target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.VMStateInfo = type { ptr, ptr, ptr }
%struct.VMStateField = type { ptr, ptr, i64, i64, i64, i32, i64, i64, ptr, i32, ptr, i32, i32, ptr }
%struct.VMStateDescription = type { ptr, i8, i8, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.MemoryRegionOps = type { ptr, ptr, ptr, ptr, i32, %struct.anon, %struct.anon.2 }
%struct.anon = type { i32, i32, i8, ptr }
%struct.anon.2 = type { i32, i32, i8 }
%struct.TypeInfo = type { ptr, ptr, i64, i64, ptr, ptr, ptr, i8, i64, ptr, ptr, ptr, ptr }
%struct.InterfaceInfo = type { ptr }
%struct.Property = type { ptr, ptr, i64, i8, i64, i8, %union.anon.3, i32, ptr, i32, ptr }
%union.anon.3 = type { i64 }
%struct.PropertyInfo = type { ptr, ptr, ptr, i8, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.CirrusVGAState = type { %struct.VGACommonState, %struct.MemoryRegion, %struct.MemoryRegion, %struct.MemoryRegion, %struct.MemoryRegion, %struct.MemoryRegion, i8, %struct.MemoryRegion, %struct.MemoryRegion, [2 x %struct.MemoryRegion], i32, i32, i8, i8, i8, i8, [2 x i32], [2 x i32], [48 x i8], i8, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, ptr, [8192 x i8], ptr, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.VGACommonState = type { ptr, ptr, %struct.MemoryRegion, i32, i32, i32, i32, i32, i8, %struct.MemoryRegion, i8, [256 x i8], [256 x i8], i8, [256 x i8], i8, [21 x i8], i32, i8, [256 x i8], i8, i8, i8, i8, i8, i8, i8, i8, [3 x i8], i32, [768 x i8], i32, ptr, ptr, ptr, %struct.PortioList, %struct.PortioList, i16, [10 x i16], i32, i32, i32, ptr, [2 x i32], i32, i8, i8, i32, i32, i32, i32, i32, i8, i8, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, i64, i32, ptr, i8, i8, i8, i8, i8, [64 x i32], i32, i32, ptr, ptr, [256 x i32], [16000 x i32], ptr, ptr, %union.vga_retrace, i8 }
%struct.PortioList = type { ptr, ptr, ptr, i32, ptr, ptr, ptr, i8 }
%union.vga_retrace = type { %struct.vga_precise_retrace }
%struct.vga_precise_retrace = type { i64, i64, i32, i32, i32, i32, i32, i32 }
%struct.MemoryRegion = type { %struct.Object, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, ptr, ptr, ptr, ptr, ptr, ptr, i32, i128, i64, ptr, i64, i8, i8, i8, i8, i8, ptr, i64, i32, %union.anon, %union.anon.0, %union.anon.1, ptr, i32, ptr, ptr, i8 }
%struct.Object = type { ptr, ptr, ptr, i32, ptr }
%union.anon = type { %struct.QTailQLink }
%struct.QTailQLink = type { ptr, ptr }
%union.anon.0 = type { %struct.QTailQLink }
%union.anon.1 = type { %struct.QTailQLink }
%struct.timeval = type { i64, i64 }
%struct.PCIDeviceClass = type { %struct.DeviceClass, ptr, ptr, ptr, ptr, i16, i16, i8, i16, i16, i16, ptr }
%struct.DeviceClass = type { %struct.ObjectClass, [1 x i64], ptr, ptr, ptr, i8, i8, ptr, ptr, ptr, ptr, ptr }
%struct.ObjectClass = type { ptr, ptr, [4 x ptr], [4 x ptr], ptr, ptr }
%struct.PCICirrusVGAState = type { %struct.PCIDevice, %struct.CirrusVGAState }
%struct.PCIDevice = type { %struct.DeviceState, i8, i8, ptr, ptr, ptr, ptr, ptr, i32, %struct.PCIReqIDCache, [64 x i8], [7 x %struct.PCIIORegion], %struct.AddressSpace, %struct.MemoryRegion, %struct.MemoryRegion, ptr, ptr, [3 x ptr], i8, i8, i32, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, %struct.MemoryRegion, %struct.MemoryRegion, %struct.MemoryRegion, ptr, i8, i32, i8, %struct.PCIExpressDevice, ptr, ptr, i32, i8, %struct.MemoryRegion, i32, ptr, ptr, ptr, ptr, ptr, i32 }
%struct.DeviceState = type { %struct.Object, ptr, ptr, i8, i8, i64, ptr, i32, i8, ptr, %struct.NamedGPIOListHead, %struct.NamedClockListHead, %struct.BusStateHead, i32, i32, i32, %struct.ResettableState, ptr, %struct.MemReentrancyGuard }
%struct.NamedGPIOListHead = type { ptr }
%struct.NamedClockListHead = type { ptr }
%struct.BusStateHead = type { ptr }
%struct.ResettableState = type { i32, i8, i8 }
%struct.MemReentrancyGuard = type { i8 }
%struct.PCIReqIDCache = type { ptr, i32 }
%struct.PCIIORegion = type { i64, i64, i8, ptr, ptr }
%struct.AddressSpace = type { %struct.rcu_head, ptr, ptr, ptr, i32, i32, ptr, %union.anon.4, %union.anon.5 }
%struct.rcu_head = type { ptr, ptr }
%union.anon.4 = type { %struct.QTailQLink }
%union.anon.5 = type { %struct.QTailQLink }
%struct.PCIExpressDevice = type { i8, i8, i8, i16, %struct.PCIEAERLog, i16, i16, i16, %struct.PCIESriovPF, %struct.PCIESriovVF }
%struct.PCIEAERLog = type { i16, i16, ptr }
%struct.PCIESriovPF = type { i16, [7 x i8], ptr, ptr }
%struct.PCIESriovVF = type { ptr, i16 }

@.str = private unnamed_addr constant [11 x i8] c"cirrus_vga\00", align 1
@.str.1 = private unnamed_addr constant [10 x i8] c"vga.latch\00", align 1
@vmstate_info_uint32 = external constant %struct.VMStateInfo, align 8
@.str.2 = private unnamed_addr constant [13 x i8] c"vga.sr_index\00", align 1
@vmstate_info_uint8 = external constant %struct.VMStateInfo, align 8
@.str.3 = private unnamed_addr constant [7 x i8] c"vga.sr\00", align 1
@vmstate_info_buffer = external constant %struct.VMStateInfo, align 8
@.str.4 = private unnamed_addr constant [13 x i8] c"vga.gr_index\00", align 1
@.str.5 = private unnamed_addr constant [18 x i8] c"cirrus_shadow_gr0\00", align 1
@.str.6 = private unnamed_addr constant [18 x i8] c"cirrus_shadow_gr1\00", align 1
@.str.7 = private unnamed_addr constant [7 x i8] c"vga.gr\00", align 1
@.str.8 = private unnamed_addr constant [13 x i8] c"vga.ar_index\00", align 1
@.str.9 = private unnamed_addr constant [7 x i8] c"vga.ar\00", align 1
@.str.10 = private unnamed_addr constant [17 x i8] c"vga.ar_flip_flop\00", align 1
@vmstate_info_int32 = external constant %struct.VMStateInfo, align 8
@.str.11 = private unnamed_addr constant [13 x i8] c"vga.cr_index\00", align 1
@.str.12 = private unnamed_addr constant [7 x i8] c"vga.cr\00", align 1
@.str.13 = private unnamed_addr constant [8 x i8] c"vga.msr\00", align 1
@.str.14 = private unnamed_addr constant [8 x i8] c"vga.fcr\00", align 1
@.str.15 = private unnamed_addr constant [9 x i8] c"vga.st00\00", align 1
@.str.16 = private unnamed_addr constant [9 x i8] c"vga.st01\00", align 1
@.str.17 = private unnamed_addr constant [14 x i8] c"vga.dac_state\00", align 1
@.str.18 = private unnamed_addr constant [18 x i8] c"vga.dac_sub_index\00", align 1
@.str.19 = private unnamed_addr constant [19 x i8] c"vga.dac_read_index\00", align 1
@.str.20 = private unnamed_addr constant [20 x i8] c"vga.dac_write_index\00", align 1
@.str.21 = private unnamed_addr constant [14 x i8] c"vga.dac_cache\00", align 1
@.str.22 = private unnamed_addr constant [12 x i8] c"vga.palette\00", align 1
@.str.23 = private unnamed_addr constant [16 x i8] c"vga.bank_offset\00", align 1
@.str.24 = private unnamed_addr constant [28 x i8] c"cirrus_hidden_dac_lockindex\00", align 1
@.str.25 = private unnamed_addr constant [23 x i8] c"cirrus_hidden_dac_data\00", align 1
@.str.26 = private unnamed_addr constant [16 x i8] c"vga.hw_cursor_x\00", align 1
@.str.27 = private unnamed_addr constant [16 x i8] c"vga.hw_cursor_y\00", align 1
@.compoundliteral = internal global [28 x %struct.VMStateField] [%struct.VMStateField { ptr @.str.1, ptr null, i64 304, i64 4, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint32, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.2, ptr null, i64 592, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.3, ptr null, i64 593, i64 256, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.4, ptr null, i64 1105, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.5, ptr null, i64 70584, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.6, ptr null, i64 70585, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.7, ptr null, i64 1108, i64 254, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.8, ptr null, i64 1362, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.9, ptr null, i64 1363, i64 21, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.10, ptr null, i64 1384, i64 4, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_int32, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.11, ptr null, i64 1388, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.12, ptr null, i64 1389, i64 256, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.13, ptr null, i64 1645, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.14, ptr null, i64 1646, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.15, ptr null, i64 1647, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.16, ptr null, i64 1648, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.17, ptr null, i64 1649, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.18, ptr null, i64 1650, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.19, ptr null, i64 1651, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.20, ptr null, i64 1652, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.21, ptr null, i64 1653, i64 3, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.22, ptr null, i64 1660, i64 768, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_buffer, i32 32, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.23, ptr null, i64 2428, i64 4, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_int32, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.24, ptr null, i64 70586, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.25, ptr null, i64 70587, i64 1, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint8, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.26, ptr null, i64 2992, i64 4, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint32, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str.27, ptr null, i64 2996, i64 4, i64 0, i32 0, i64 0, i64 0, ptr @vmstate_info_uint32, i32 1, ptr null, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr null, ptr null, i64 0, i64 0, i64 0, i32 0, i64 0, i64 0, ptr null, i32 65536, ptr null, i32 0, i32 0, ptr null }], align 8
@vmstate_cirrus_vga = dso_local constant %struct.VMStateDescription { ptr @.str, i8 0, i8 0, i32 2, i32 1, i32 0, ptr null, ptr @cirrus_post_load, ptr null, ptr null, ptr null, ptr null, ptr @.compoundliteral, ptr null }, align 8
@cirrus_init_common.inited = internal global i32 0, align 4
@rop_to_index = internal global [256 x i8] zeroinitializer, align 16
@cirrus_vga_io_ops = internal constant %struct.MemoryRegionOps { ptr @cirrus_vga_ioport_read, ptr @cirrus_vga_ioport_write, ptr null, ptr null, i32 2, %struct.anon zeroinitializer, %struct.anon.2 { i32 1, i32 1, i8 0 } }, align 8
@.str.28 = private unnamed_addr constant [10 x i8] c"cirrus-io\00", align 1
@.str.29 = private unnamed_addr constant [24 x i8] c"cirrus-lowmem-container\00", align 1
@cirrus_vga_mem_ops = internal constant %struct.MemoryRegionOps { ptr @cirrus_vga_mem_read, ptr @cirrus_vga_mem_write, ptr null, ptr null, i32 2, %struct.anon zeroinitializer, %struct.anon.2 { i32 1, i32 1, i8 0 } }, align 8
@.str.30 = private unnamed_addr constant [18 x i8] c"cirrus-low-memory\00", align 1
@cirrus_init_common.names = internal global [2 x ptr] [ptr @.str.31, ptr @.str.32], align 16
@.str.31 = private unnamed_addr constant [10 x i8] c"vga.bank0\00", align 1
@.str.32 = private unnamed_addr constant [10 x i8] c"vga.bank1\00", align 1
@cirrus_linear_io_ops = internal constant %struct.MemoryRegionOps { ptr @cirrus_linear_read, ptr @cirrus_linear_write, ptr null, ptr null, i32 2, %struct.anon zeroinitializer, %struct.anon.2 { i32 1, i32 1, i8 0 } }, align 8
@.str.33 = private unnamed_addr constant [17 x i8] c"cirrus-linear-io\00", align 1
@cirrus_linear_bitblt_io_ops = internal constant %struct.MemoryRegionOps { ptr @cirrus_linear_bitblt_read, ptr @cirrus_linear_bitblt_write, ptr null, ptr null, i32 2, %struct.anon zeroinitializer, %struct.anon.2 { i32 1, i32 1, i8 0 } }, align 8
@.str.34 = private unnamed_addr constant [19 x i8] c"cirrus-bitblt-mmio\00", align 1
@cirrus_mmio_io_ops = internal constant %struct.MemoryRegionOps { ptr @cirrus_mmio_read, ptr @cirrus_mmio_write, ptr null, ptr null, i32 2, %struct.anon zeroinitializer, %struct.anon.2 { i32 1, i32 1, i8 0 } }, align 8
@.str.35 = private unnamed_addr constant [12 x i8] c"cirrus-mmio\00", align 1
@.str.36 = private unnamed_addr constant [32 x i8] c"cirrus: inport sr_index 0x%02x\0A\00", align 1
@qemu_loglevel = external global i32, align 4
@.str.37 = private unnamed_addr constant [32 x i8] c"cirrus: inport gr_index 0x%02x\0A\00", align 1
@.str.38 = private unnamed_addr constant [32 x i8] c"cirrus: inport cr_index 0x%02x\0A\00", align 1
@trace_events_enabled_count = external global i32, align 4
@_TRACE_VGA_CIRRUS_READ_IO_DSTATE = external global i16, align 2
@message_with_timestamp = external global i8, align 1
@.str.39 = private unnamed_addr constant [53 x i8] c"%d@%zu.%06zu:vga_cirrus_read_io addr 0x%x, val 0x%x\0A\00", align 1
@.str.40 = private unnamed_addr constant [40 x i8] c"vga_cirrus_read_io addr 0x%x, val 0x%x\0A\00", align 1
@_TRACE_VGA_CIRRUS_WRITE_IO_DSTATE = external global i16, align 2
@.str.41 = private unnamed_addr constant [54 x i8] c"%d@%zu.%06zu:vga_cirrus_write_io addr 0x%x, val 0x%x\0A\00", align 1
@.str.42 = private unnamed_addr constant [41 x i8] c"vga_cirrus_write_io addr 0x%x, val 0x%x\0A\00", align 1
@sr_mask = external constant [8 x i8], align 1
@.str.43 = private unnamed_addr constant [50 x i8] c"cirrus: outport sr_index 0x%02x, sr_value 0x%02x\0A\00", align 1
@gr_mask = external constant [16 x i8], align 16
@.str.44 = private unnamed_addr constant [50 x i8] c"cirrus: outport gr_index 0x%02x, gr_value 0x%02x\0A\00", align 1
@_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE = external global i16, align 2
@.str.45 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:vga_cirrus_write_gr GR addr 0x%02x, val 0x%02x\0A\00", align 1
@.str.46 = private unnamed_addr constant [48 x i8] c"vga_cirrus_write_gr GR addr 0x%02x, val 0x%02x\0A\00", align 1
@.str.47 = private unnamed_addr constant [41 x i8] c"cirrus: bitblt - pixel width is unknown\0A\00", align 1
@.str.48 = private unnamed_addr constant [50 x i8] c"cirrus: bitblt - memory-to-memory copy requested\0A\00", align 1
@cirrus_colorexpand_transp = internal constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_colorexpand_transp_0_8, ptr @cirrus_colorexpand_transp_0_16, ptr @cirrus_colorexpand_transp_0_24, ptr @cirrus_colorexpand_transp_0_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_and_dst_8, ptr @cirrus_colorexpand_transp_src_and_dst_16, ptr @cirrus_colorexpand_transp_src_and_dst_24, ptr @cirrus_colorexpand_transp_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_and_notdst_8, ptr @cirrus_colorexpand_transp_src_and_notdst_16, ptr @cirrus_colorexpand_transp_src_and_notdst_24, ptr @cirrus_colorexpand_transp_src_and_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notdst_8, ptr @cirrus_colorexpand_transp_notdst_16, ptr @cirrus_colorexpand_transp_notdst_24, ptr @cirrus_colorexpand_transp_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_8, ptr @cirrus_colorexpand_transp_src_16, ptr @cirrus_colorexpand_transp_src_24, ptr @cirrus_colorexpand_transp_src_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_1_8, ptr @cirrus_colorexpand_transp_1_16, ptr @cirrus_colorexpand_transp_1_24, ptr @cirrus_colorexpand_transp_1_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notsrc_and_dst_8, ptr @cirrus_colorexpand_transp_notsrc_and_dst_16, ptr @cirrus_colorexpand_transp_notsrc_and_dst_24, ptr @cirrus_colorexpand_transp_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_xor_dst_8, ptr @cirrus_colorexpand_transp_src_xor_dst_16, ptr @cirrus_colorexpand_transp_src_xor_dst_24, ptr @cirrus_colorexpand_transp_src_xor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_or_dst_8, ptr @cirrus_colorexpand_transp_src_or_dst_16, ptr @cirrus_colorexpand_transp_src_or_dst_24, ptr @cirrus_colorexpand_transp_src_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notsrc_or_notdst_8, ptr @cirrus_colorexpand_transp_notsrc_or_notdst_16, ptr @cirrus_colorexpand_transp_notsrc_or_notdst_24, ptr @cirrus_colorexpand_transp_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_notxor_dst_8, ptr @cirrus_colorexpand_transp_src_notxor_dst_16, ptr @cirrus_colorexpand_transp_src_notxor_dst_24, ptr @cirrus_colorexpand_transp_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_src_or_notdst_8, ptr @cirrus_colorexpand_transp_src_or_notdst_16, ptr @cirrus_colorexpand_transp_src_or_notdst_24, ptr @cirrus_colorexpand_transp_src_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notsrc_8, ptr @cirrus_colorexpand_transp_notsrc_16, ptr @cirrus_colorexpand_transp_notsrc_24, ptr @cirrus_colorexpand_transp_notsrc_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notsrc_or_dst_8, ptr @cirrus_colorexpand_transp_notsrc_or_dst_16, ptr @cirrus_colorexpand_transp_notsrc_or_dst_24, ptr @cirrus_colorexpand_transp_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_transp_notsrc_and_notdst_8, ptr @cirrus_colorexpand_transp_notsrc_and_notdst_16, ptr @cirrus_colorexpand_transp_notsrc_and_notdst_24, ptr @cirrus_colorexpand_transp_notsrc_and_notdst_32]], align 16
@cirrus_colorexpand = internal constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_colorexpand_0_8, ptr @cirrus_colorexpand_0_16, ptr @cirrus_colorexpand_0_24, ptr @cirrus_colorexpand_0_32], [4 x ptr] [ptr @cirrus_colorexpand_src_and_dst_8, ptr @cirrus_colorexpand_src_and_dst_16, ptr @cirrus_colorexpand_src_and_dst_24, ptr @cirrus_colorexpand_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [4 x ptr] [ptr @cirrus_colorexpand_src_and_notdst_8, ptr @cirrus_colorexpand_src_and_notdst_16, ptr @cirrus_colorexpand_src_and_notdst_24, ptr @cirrus_colorexpand_src_and_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_notdst_8, ptr @cirrus_colorexpand_notdst_16, ptr @cirrus_colorexpand_notdst_24, ptr @cirrus_colorexpand_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_src_8, ptr @cirrus_colorexpand_src_16, ptr @cirrus_colorexpand_src_24, ptr @cirrus_colorexpand_src_32], [4 x ptr] [ptr @cirrus_colorexpand_1_8, ptr @cirrus_colorexpand_1_16, ptr @cirrus_colorexpand_1_24, ptr @cirrus_colorexpand_1_32], [4 x ptr] [ptr @cirrus_colorexpand_notsrc_and_dst_8, ptr @cirrus_colorexpand_notsrc_and_dst_16, ptr @cirrus_colorexpand_notsrc_and_dst_24, ptr @cirrus_colorexpand_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_src_xor_dst_8, ptr @cirrus_colorexpand_src_xor_dst_16, ptr @cirrus_colorexpand_src_xor_dst_24, ptr @cirrus_colorexpand_src_xor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_src_or_dst_8, ptr @cirrus_colorexpand_src_or_dst_16, ptr @cirrus_colorexpand_src_or_dst_24, ptr @cirrus_colorexpand_src_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_notsrc_or_notdst_8, ptr @cirrus_colorexpand_notsrc_or_notdst_16, ptr @cirrus_colorexpand_notsrc_or_notdst_24, ptr @cirrus_colorexpand_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_src_notxor_dst_8, ptr @cirrus_colorexpand_src_notxor_dst_16, ptr @cirrus_colorexpand_src_notxor_dst_24, ptr @cirrus_colorexpand_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_src_or_notdst_8, ptr @cirrus_colorexpand_src_or_notdst_16, ptr @cirrus_colorexpand_src_or_notdst_24, ptr @cirrus_colorexpand_src_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_notsrc_8, ptr @cirrus_colorexpand_notsrc_16, ptr @cirrus_colorexpand_notsrc_24, ptr @cirrus_colorexpand_notsrc_32], [4 x ptr] [ptr @cirrus_colorexpand_notsrc_or_dst_8, ptr @cirrus_colorexpand_notsrc_or_dst_16, ptr @cirrus_colorexpand_notsrc_or_dst_24, ptr @cirrus_colorexpand_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_notsrc_and_notdst_8, ptr @cirrus_colorexpand_notsrc_and_notdst_16, ptr @cirrus_colorexpand_notsrc_and_notdst_24, ptr @cirrus_colorexpand_notsrc_and_notdst_32]], align 16
@cirrus_colorexpand_pattern_transp = internal constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_0_8, ptr @cirrus_colorexpand_pattern_transp_0_16, ptr @cirrus_colorexpand_pattern_transp_0_24, ptr @cirrus_colorexpand_pattern_transp_0_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_and_dst_8, ptr @cirrus_colorexpand_pattern_transp_src_and_dst_16, ptr @cirrus_colorexpand_pattern_transp_src_and_dst_24, ptr @cirrus_colorexpand_pattern_transp_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_and_notdst_8, ptr @cirrus_colorexpand_pattern_transp_src_and_notdst_16, ptr @cirrus_colorexpand_pattern_transp_src_and_notdst_24, ptr @cirrus_colorexpand_pattern_transp_src_and_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notdst_8, ptr @cirrus_colorexpand_pattern_transp_notdst_16, ptr @cirrus_colorexpand_pattern_transp_notdst_24, ptr @cirrus_colorexpand_pattern_transp_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_8, ptr @cirrus_colorexpand_pattern_transp_src_16, ptr @cirrus_colorexpand_pattern_transp_src_24, ptr @cirrus_colorexpand_pattern_transp_src_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_1_8, ptr @cirrus_colorexpand_pattern_transp_1_16, ptr @cirrus_colorexpand_pattern_transp_1_24, ptr @cirrus_colorexpand_pattern_transp_1_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notsrc_and_dst_8, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_dst_16, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_dst_24, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_xor_dst_8, ptr @cirrus_colorexpand_pattern_transp_src_xor_dst_16, ptr @cirrus_colorexpand_pattern_transp_src_xor_dst_24, ptr @cirrus_colorexpand_pattern_transp_src_xor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_or_dst_8, ptr @cirrus_colorexpand_pattern_transp_src_or_dst_16, ptr @cirrus_colorexpand_pattern_transp_src_or_dst_24, ptr @cirrus_colorexpand_pattern_transp_src_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_8, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_16, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_24, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_notxor_dst_8, ptr @cirrus_colorexpand_pattern_transp_src_notxor_dst_16, ptr @cirrus_colorexpand_pattern_transp_src_notxor_dst_24, ptr @cirrus_colorexpand_pattern_transp_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_src_or_notdst_8, ptr @cirrus_colorexpand_pattern_transp_src_or_notdst_16, ptr @cirrus_colorexpand_pattern_transp_src_or_notdst_24, ptr @cirrus_colorexpand_pattern_transp_src_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notsrc_8, ptr @cirrus_colorexpand_pattern_transp_notsrc_16, ptr @cirrus_colorexpand_pattern_transp_notsrc_24, ptr @cirrus_colorexpand_pattern_transp_notsrc_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notsrc_or_dst_8, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_dst_16, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_dst_24, ptr @cirrus_colorexpand_pattern_transp_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_8, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_16, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_24, ptr @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_32]], align 16
@cirrus_colorexpand_pattern = internal constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_colorexpand_pattern_0_8, ptr @cirrus_colorexpand_pattern_0_16, ptr @cirrus_colorexpand_pattern_0_24, ptr @cirrus_colorexpand_pattern_0_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_and_dst_8, ptr @cirrus_colorexpand_pattern_src_and_dst_16, ptr @cirrus_colorexpand_pattern_src_and_dst_24, ptr @cirrus_colorexpand_pattern_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_and_notdst_8, ptr @cirrus_colorexpand_pattern_src_and_notdst_16, ptr @cirrus_colorexpand_pattern_src_and_notdst_24, ptr @cirrus_colorexpand_pattern_src_and_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notdst_8, ptr @cirrus_colorexpand_pattern_notdst_16, ptr @cirrus_colorexpand_pattern_notdst_24, ptr @cirrus_colorexpand_pattern_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_8, ptr @cirrus_colorexpand_pattern_src_16, ptr @cirrus_colorexpand_pattern_src_24, ptr @cirrus_colorexpand_pattern_src_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_1_8, ptr @cirrus_colorexpand_pattern_1_16, ptr @cirrus_colorexpand_pattern_1_24, ptr @cirrus_colorexpand_pattern_1_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notsrc_and_dst_8, ptr @cirrus_colorexpand_pattern_notsrc_and_dst_16, ptr @cirrus_colorexpand_pattern_notsrc_and_dst_24, ptr @cirrus_colorexpand_pattern_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_xor_dst_8, ptr @cirrus_colorexpand_pattern_src_xor_dst_16, ptr @cirrus_colorexpand_pattern_src_xor_dst_24, ptr @cirrus_colorexpand_pattern_src_xor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_or_dst_8, ptr @cirrus_colorexpand_pattern_src_or_dst_16, ptr @cirrus_colorexpand_pattern_src_or_dst_24, ptr @cirrus_colorexpand_pattern_src_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notsrc_or_notdst_8, ptr @cirrus_colorexpand_pattern_notsrc_or_notdst_16, ptr @cirrus_colorexpand_pattern_notsrc_or_notdst_24, ptr @cirrus_colorexpand_pattern_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_notxor_dst_8, ptr @cirrus_colorexpand_pattern_src_notxor_dst_16, ptr @cirrus_colorexpand_pattern_src_notxor_dst_24, ptr @cirrus_colorexpand_pattern_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_src_or_notdst_8, ptr @cirrus_colorexpand_pattern_src_or_notdst_16, ptr @cirrus_colorexpand_pattern_src_or_notdst_24, ptr @cirrus_colorexpand_pattern_src_or_notdst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notsrc_8, ptr @cirrus_colorexpand_pattern_notsrc_16, ptr @cirrus_colorexpand_pattern_notsrc_24, ptr @cirrus_colorexpand_pattern_notsrc_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notsrc_or_dst_8, ptr @cirrus_colorexpand_pattern_notsrc_or_dst_16, ptr @cirrus_colorexpand_pattern_notsrc_or_dst_24, ptr @cirrus_colorexpand_pattern_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_colorexpand_pattern_notsrc_and_notdst_8, ptr @cirrus_colorexpand_pattern_notsrc_and_notdst_16, ptr @cirrus_colorexpand_pattern_notsrc_and_notdst_24, ptr @cirrus_colorexpand_pattern_notsrc_and_notdst_32]], align 16
@cirrus_patternfill = internal constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_patternfill_0_8, ptr @cirrus_patternfill_0_16, ptr @cirrus_patternfill_0_24, ptr @cirrus_patternfill_0_32], [4 x ptr] [ptr @cirrus_patternfill_src_and_dst_8, ptr @cirrus_patternfill_src_and_dst_16, ptr @cirrus_patternfill_src_and_dst_24, ptr @cirrus_patternfill_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [4 x ptr] [ptr @cirrus_patternfill_src_and_notdst_8, ptr @cirrus_patternfill_src_and_notdst_16, ptr @cirrus_patternfill_src_and_notdst_24, ptr @cirrus_patternfill_src_and_notdst_32], [4 x ptr] [ptr @cirrus_patternfill_notdst_8, ptr @cirrus_patternfill_notdst_16, ptr @cirrus_patternfill_notdst_24, ptr @cirrus_patternfill_notdst_32], [4 x ptr] [ptr @cirrus_patternfill_src_8, ptr @cirrus_patternfill_src_16, ptr @cirrus_patternfill_src_24, ptr @cirrus_patternfill_src_32], [4 x ptr] [ptr @cirrus_patternfill_1_8, ptr @cirrus_patternfill_1_16, ptr @cirrus_patternfill_1_24, ptr @cirrus_patternfill_1_32], [4 x ptr] [ptr @cirrus_patternfill_notsrc_and_dst_8, ptr @cirrus_patternfill_notsrc_and_dst_16, ptr @cirrus_patternfill_notsrc_and_dst_24, ptr @cirrus_patternfill_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_patternfill_src_xor_dst_8, ptr @cirrus_patternfill_src_xor_dst_16, ptr @cirrus_patternfill_src_xor_dst_24, ptr @cirrus_patternfill_src_xor_dst_32], [4 x ptr] [ptr @cirrus_patternfill_src_or_dst_8, ptr @cirrus_patternfill_src_or_dst_16, ptr @cirrus_patternfill_src_or_dst_24, ptr @cirrus_patternfill_src_or_dst_32], [4 x ptr] [ptr @cirrus_patternfill_notsrc_or_notdst_8, ptr @cirrus_patternfill_notsrc_or_notdst_16, ptr @cirrus_patternfill_notsrc_or_notdst_24, ptr @cirrus_patternfill_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_patternfill_src_notxor_dst_8, ptr @cirrus_patternfill_src_notxor_dst_16, ptr @cirrus_patternfill_src_notxor_dst_24, ptr @cirrus_patternfill_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_patternfill_src_or_notdst_8, ptr @cirrus_patternfill_src_or_notdst_16, ptr @cirrus_patternfill_src_or_notdst_24, ptr @cirrus_patternfill_src_or_notdst_32], [4 x ptr] [ptr @cirrus_patternfill_notsrc_8, ptr @cirrus_patternfill_notsrc_16, ptr @cirrus_patternfill_notsrc_24, ptr @cirrus_patternfill_notsrc_32], [4 x ptr] [ptr @cirrus_patternfill_notsrc_or_dst_8, ptr @cirrus_patternfill_notsrc_or_dst_16, ptr @cirrus_patternfill_notsrc_or_dst_24, ptr @cirrus_patternfill_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_patternfill_notsrc_and_notdst_8, ptr @cirrus_patternfill_notsrc_and_notdst_16, ptr @cirrus_patternfill_notsrc_and_notdst_24, ptr @cirrus_patternfill_notsrc_and_notdst_32]], align 16
@.str.49 = private unnamed_addr constant [67 x i8] c"cirrus: src transparent without colorexpand must be 8bpp or 16bpp\0A\00", align 1
@cirrus_bkwd_transp_rop = internal constant [16 x [2 x ptr]] [[2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_0_8, ptr @cirrus_bitblt_rop_bkwd_transp_0_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_and_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_and_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_and_notdst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_and_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notdst_8, ptr @cirrus_bitblt_rop_bkwd_transp_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_1_8, ptr @cirrus_bitblt_rop_bkwd_transp_1_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_xor_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_xor_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_or_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_or_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst_8, ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_notxor_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_notxor_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_src_or_notdst_8, ptr @cirrus_bitblt_rop_bkwd_transp_src_or_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_8, ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst_8, ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst_8, ptr @cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst_16]], align 16
@cirrus_fwd_transp_rop = internal constant [16 x [2 x ptr]] [[2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_0_8, ptr @cirrus_bitblt_rop_fwd_transp_0_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_and_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_and_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_nop], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_and_notdst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_and_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notdst_8, ptr @cirrus_bitblt_rop_fwd_transp_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_8, ptr @cirrus_bitblt_rop_fwd_transp_src_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_1_8, ptr @cirrus_bitblt_rop_fwd_transp_1_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notsrc_and_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_notsrc_and_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_xor_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_xor_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_or_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_or_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst_8, ptr @cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_notxor_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_notxor_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_src_or_notdst_8, ptr @cirrus_bitblt_rop_fwd_transp_src_or_notdst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notsrc_8, ptr @cirrus_bitblt_rop_fwd_transp_notsrc_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notsrc_or_dst_8, ptr @cirrus_bitblt_rop_fwd_transp_notsrc_or_dst_16], [2 x ptr] [ptr @cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst_8, ptr @cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst_16]], align 16
@cirrus_bkwd_rop = internal constant [16 x ptr] [ptr @cirrus_bitblt_rop_bkwd_0, ptr @cirrus_bitblt_rop_bkwd_src_and_dst, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_bkwd_src_and_notdst, ptr @cirrus_bitblt_rop_bkwd_notdst, ptr @cirrus_bitblt_rop_bkwd_src, ptr @cirrus_bitblt_rop_bkwd_1, ptr @cirrus_bitblt_rop_bkwd_notsrc_and_dst, ptr @cirrus_bitblt_rop_bkwd_src_xor_dst, ptr @cirrus_bitblt_rop_bkwd_src_or_dst, ptr @cirrus_bitblt_rop_bkwd_notsrc_or_notdst, ptr @cirrus_bitblt_rop_bkwd_src_notxor_dst, ptr @cirrus_bitblt_rop_bkwd_src_or_notdst, ptr @cirrus_bitblt_rop_bkwd_notsrc, ptr @cirrus_bitblt_rop_bkwd_notsrc_or_dst, ptr @cirrus_bitblt_rop_bkwd_notsrc_and_notdst], align 16
@cirrus_fwd_rop = internal constant [16 x ptr] [ptr @cirrus_bitblt_rop_fwd_0, ptr @cirrus_bitblt_rop_fwd_src_and_dst, ptr @cirrus_bitblt_rop_nop, ptr @cirrus_bitblt_rop_fwd_src_and_notdst, ptr @cirrus_bitblt_rop_fwd_notdst, ptr @cirrus_bitblt_rop_fwd_src, ptr @cirrus_bitblt_rop_fwd_1, ptr @cirrus_bitblt_rop_fwd_notsrc_and_dst, ptr @cirrus_bitblt_rop_fwd_src_xor_dst, ptr @cirrus_bitblt_rop_fwd_src_or_dst, ptr @cirrus_bitblt_rop_fwd_notsrc_or_notdst, ptr @cirrus_bitblt_rop_fwd_src_notxor_dst, ptr @cirrus_bitblt_rop_fwd_src_or_notdst, ptr @cirrus_bitblt_rop_fwd_notsrc, ptr @cirrus_bitblt_rop_fwd_notsrc_or_dst, ptr @cirrus_bitblt_rop_fwd_notsrc_and_notdst], align 16
@_TRACE_VGA_CIRRUS_BITBLT_START_DSTATE = external global i16, align 2
@.str.50 = private unnamed_addr constant [149 x i8] c"%d@%zu.%06zu:vga_cirrus_bitblt_start rop=0x%02x mode=0x%02x modeext=0x%02x w=%d h=%d dpitch=%d spitch=%d daddr=0x%08x saddr=0x%08x writemask=0x%02x\0A\00", align 1
@.str.51 = private unnamed_addr constant [136 x i8] c"vga_cirrus_bitblt_start rop=0x%02x mode=0x%02x modeext=0x%02x w=%d h=%d dpitch=%d spitch=%d daddr=0x%08x saddr=0x%08x writemask=0x%02x\0A\00", align 1
@cirrus_fill = internal constant [16 x [4 x ptr]] [[4 x ptr] [ptr @cirrus_fill_0_8, ptr @cirrus_fill_0_16, ptr @cirrus_fill_0_24, ptr @cirrus_fill_0_32], [4 x ptr] [ptr @cirrus_fill_src_and_dst_8, ptr @cirrus_fill_src_and_dst_16, ptr @cirrus_fill_src_and_dst_24, ptr @cirrus_fill_src_and_dst_32], [4 x ptr] [ptr @cirrus_bitblt_fill_nop, ptr @cirrus_bitblt_fill_nop, ptr @cirrus_bitblt_fill_nop, ptr @cirrus_bitblt_fill_nop], [4 x ptr] [ptr @cirrus_fill_src_and_notdst_8, ptr @cirrus_fill_src_and_notdst_16, ptr @cirrus_fill_src_and_notdst_24, ptr @cirrus_fill_src_and_notdst_32], [4 x ptr] [ptr @cirrus_fill_notdst_8, ptr @cirrus_fill_notdst_16, ptr @cirrus_fill_notdst_24, ptr @cirrus_fill_notdst_32], [4 x ptr] [ptr @cirrus_fill_src_8, ptr @cirrus_fill_src_16, ptr @cirrus_fill_src_24, ptr @cirrus_fill_src_32], [4 x ptr] [ptr @cirrus_fill_1_8, ptr @cirrus_fill_1_16, ptr @cirrus_fill_1_24, ptr @cirrus_fill_1_32], [4 x ptr] [ptr @cirrus_fill_notsrc_and_dst_8, ptr @cirrus_fill_notsrc_and_dst_16, ptr @cirrus_fill_notsrc_and_dst_24, ptr @cirrus_fill_notsrc_and_dst_32], [4 x ptr] [ptr @cirrus_fill_src_xor_dst_8, ptr @cirrus_fill_src_xor_dst_16, ptr @cirrus_fill_src_xor_dst_24, ptr @cirrus_fill_src_xor_dst_32], [4 x ptr] [ptr @cirrus_fill_src_or_dst_8, ptr @cirrus_fill_src_or_dst_16, ptr @cirrus_fill_src_or_dst_24, ptr @cirrus_fill_src_or_dst_32], [4 x ptr] [ptr @cirrus_fill_notsrc_or_notdst_8, ptr @cirrus_fill_notsrc_or_notdst_16, ptr @cirrus_fill_notsrc_or_notdst_24, ptr @cirrus_fill_notsrc_or_notdst_32], [4 x ptr] [ptr @cirrus_fill_src_notxor_dst_8, ptr @cirrus_fill_src_notxor_dst_16, ptr @cirrus_fill_src_notxor_dst_24, ptr @cirrus_fill_src_notxor_dst_32], [4 x ptr] [ptr @cirrus_fill_src_or_notdst_8, ptr @cirrus_fill_src_or_notdst_16, ptr @cirrus_fill_src_or_notdst_24, ptr @cirrus_fill_src_or_notdst_32], [4 x ptr] [ptr @cirrus_fill_notsrc_8, ptr @cirrus_fill_notsrc_16, ptr @cirrus_fill_notsrc_24, ptr @cirrus_fill_notsrc_32], [4 x ptr] [ptr @cirrus_fill_notsrc_or_dst_8, ptr @cirrus_fill_notsrc_or_dst_16, ptr @cirrus_fill_notsrc_or_dst_24, ptr @cirrus_fill_notsrc_or_dst_32], [4 x ptr] [ptr @cirrus_fill_notsrc_and_notdst_8, ptr @cirrus_fill_notsrc_and_notdst_16, ptr @cirrus_fill_notsrc_and_notdst_24, ptr @cirrus_fill_notsrc_and_notdst_32]], align 16
@.str.52 = private unnamed_addr constant [24 x i8] c"s->cirrus_blt_width > 0\00", align 1
@.str.53 = private unnamed_addr constant [32 x i8] c"../qemu/hw/display/cirrus_vga.c\00", align 1
@__PRETTY_FUNCTION__.blit_is_unsafe = private unnamed_addr constant [53 x i8] c"_Bool blit_is_unsafe(struct CirrusVGAState *, _Bool)\00", align 1
@.str.54 = private unnamed_addr constant [25 x i8] c"s->cirrus_blt_height > 0\00", align 1
@.str.55 = private unnamed_addr constant [44 x i8] c"s->cirrus_blt_srcpitch <= CIRRUS_BLTBUFSIZE\00", align 1
@__PRETTY_FUNCTION__.cirrus_bitblt_cputovideo = private unnamed_addr constant [47 x i8] c"int cirrus_bitblt_cputovideo(CirrusVGAState *)\00", align 1
@.str.56 = private unnamed_addr constant [50 x i8] c"cirrus: bitblt (video to cpu) is not implemented\0A\00", align 1
@.str.57 = private unnamed_addr constant [50 x i8] c"cirrus: outport cr_index 0x%02x, cr_value 0x%02x\0A\00", align 1
@.str.58 = private unnamed_addr constant [28 x i8] c"cirrus: mem_readb 0x%016lx\0A\00", align 1
@.str.59 = private unnamed_addr constant [36 x i8] c"cirrus: mmio read - address 0x%04x\0A\00", align 1
@_TRACE_VGA_CIRRUS_WRITE_BLT_DSTATE = external global i16, align 2
@.str.60 = private unnamed_addr constant [57 x i8] c"%d@%zu.%06zu:vga_cirrus_write_blt offset 0x%x, val 0x%x\0A\00", align 1
@.str.61 = private unnamed_addr constant [44 x i8] c"vga_cirrus_write_blt offset 0x%x, val 0x%x\0A\00", align 1
@.str.62 = private unnamed_addr constant [43 x i8] c"cirrus: mem_writeb 0x%016lx value 0x%02lx\0A\00", align 1
@.str.63 = private unnamed_addr constant [55 x i8] c"cirrus: mmio write - addr 0x%04x val 0x%02x (ignored)\0A\00", align 1
@.str.64 = private unnamed_addr constant [42 x i8] c"cirrus: linear bitblt is not implemented\0A\00", align 1
@.str.65 = private unnamed_addr constant [41 x i8] c"cirrus: invalid DAC value 0x%x in 16bpp\0A\00", align 1
@cirrus_vga_info = internal constant %struct.TypeInfo { ptr @.str.66, ptr @.str.67, i64 81568, i64 0, ptr null, ptr null, ptr null, i8 0, i64 0, ptr @cirrus_vga_class_init, ptr null, ptr null, ptr @.compoundliteral.69 }, align 8
@.str.66 = private unnamed_addr constant [11 x i8] c"cirrus-vga\00", align 1
@.str.67 = private unnamed_addr constant [11 x i8] c"pci-device\00", align 1
@.str.68 = private unnamed_addr constant [24 x i8] c"conventional-pci-device\00", align 1
@.compoundliteral.69 = internal global [2 x %struct.InterfaceInfo] [%struct.InterfaceInfo { ptr @.str.68 }, %struct.InterfaceInfo zeroinitializer], align 8
@.str.70 = private unnamed_addr constant [19 x i8] c"vgabios-cirrus.bin\00", align 1
@.str.71 = private unnamed_addr constant [21 x i8] c"Cirrus CLGD 54xx VGA\00", align 1
@vmstate_pci_cirrus_vga = internal constant %struct.VMStateDescription { ptr @.str, i8 0, i8 0, i32 2, i32 2, i32 0, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @.compoundliteral.78, ptr null }, align 8
@pci_vga_cirrus_properties = internal global [4 x %struct.Property] [%struct.Property { ptr @.str.79, ptr @qdev_prop_uint32, i64 2900, i8 0, i64 0, i8 1, %union.anon.3 { i64 4 }, i32 0, ptr null, i32 0, ptr null }, %struct.Property { ptr @.str.80, ptr @qdev_prop_bool, i64 73260, i8 0, i64 0, i8 1, %union.anon.3 { i64 1 }, i32 0, ptr null, i32 0, ptr null }, %struct.Property { ptr @.str.81, ptr @qdev_prop_bool, i64 5340, i8 0, i64 0, i8 1, %union.anon.3 zeroinitializer, i32 0, ptr null, i32 0, ptr null }, %struct.Property zeroinitializer], align 16
@.str.72 = private unnamed_addr constant [7 x i8] c"device\00", align 1
@.str.73 = private unnamed_addr constant [101 x i8] c"/home/dtcxzyw/WorkSpace/Projects/compilers/llvm-opt-benchmark/bench/qemu/qemu/include/hw/qdev-core.h\00", align 1
@__func__.DEVICE_CLASS = private unnamed_addr constant [13 x i8] c"DEVICE_CLASS\00", align 1
@.str.74 = private unnamed_addr constant [106 x i8] c"/home/dtcxzyw/WorkSpace/Projects/compilers/llvm-opt-benchmark/bench/qemu/qemu/include/hw/pci/pci_device.h\00", align 1
@__func__.PCI_DEVICE_CLASS = private unnamed_addr constant [17 x i8] c"PCI_DEVICE_CLASS\00", align 1
@__func__.pci_cirrus_vga_realize = private unnamed_addr constant [23 x i8] c"pci_cirrus_vga_realize\00", align 1
@.str.75 = private unnamed_addr constant [33 x i8] c"Invalid cirrus_vga ram size '%u'\00", align 1
@.str.76 = private unnamed_addr constant [16 x i8] c"cirrus-pci-bar0\00", align 1
@__func__.PCI_CIRRUS_VGA = private unnamed_addr constant [15 x i8] c"PCI_CIRRUS_VGA\00", align 1
@__func__.PCI_DEVICE_GET_CLASS = private unnamed_addr constant [21 x i8] c"PCI_DEVICE_GET_CLASS\00", align 1
@__func__.DEVICE = private unnamed_addr constant [7 x i8] c"DEVICE\00", align 1
@.str.77 = private unnamed_addr constant [4 x i8] c"dev\00", align 1
@vmstate_pci_device = external constant %struct.VMStateDescription, align 8
@.compoundliteral.78 = internal global [3 x %struct.VMStateField] [%struct.VMStateField { ptr @.str.77, ptr null, i64 0, i64 2608, i64 0, i32 0, i64 0, i64 0, ptr null, i32 8, ptr @vmstate_pci_device, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr @.str, ptr null, i64 2608, i64 78960, i64 0, i32 0, i64 0, i64 0, ptr null, i32 8, ptr @vmstate_cirrus_vga, i32 0, i32 0, ptr null }, %struct.VMStateField { ptr null, ptr null, i64 0, i64 0, i64 0, i32 0, i64 0, i64 0, ptr null, i32 65536, ptr null, i32 0, i32 0, ptr null }], align 8
@.str.79 = private unnamed_addr constant [10 x i8] c"vgamem_mb\00", align 1
@qdev_prop_uint32 = external constant %struct.PropertyInfo, align 8
@.str.80 = private unnamed_addr constant [8 x i8] c"blitter\00", align 1
@qdev_prop_bool = external constant %struct.PropertyInfo, align 8
@.str.81 = private unnamed_addr constant [15 x i8] c"global-vmstate\00", align 1
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 65535, ptr @do_qemu_init_cirrus_vga_register_types, ptr null }]

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_post_load(ptr noundef %opaque, i32 noundef %version_id) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %version_id.addr = alloca i32, align 4
  %s = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  store i32 %version_id, ptr %version_id.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %s, align 8
  %1 = load ptr, ptr %s, align 8
  %cirrus_shadow_gr0 = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 12
  %2 = load i8, ptr %cirrus_shadow_gr0, align 8
  %conv = zext i8 %2 to i32
  %and = and i32 %conv, 15
  %conv1 = trunc i32 %and to i8
  %3 = load ptr, ptr %s, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 0
  store i8 %conv1, ptr %arrayidx, align 2
  %4 = load ptr, ptr %s, align 8
  %cirrus_shadow_gr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 13
  %5 = load i8, ptr %cirrus_shadow_gr1, align 1
  %conv2 = zext i8 %5 to i32
  %and3 = and i32 %conv2, 15
  %conv4 = trunc i32 %and3 to i8
  %6 = load ptr, ptr %s, align 8
  %vga5 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %gr6 = getelementptr inbounds %struct.VGACommonState, ptr %vga5, i32 0, i32 14
  %arrayidx7 = getelementptr [256 x i8], ptr %gr6, i64 0, i64 1
  store i8 %conv4, ptr %arrayidx7, align 1
  %7 = load ptr, ptr %s, align 8
  call void @cirrus_update_bank_ptr(ptr noundef %7, i32 noundef 0)
  %8 = load ptr, ptr %s, align 8
  call void @cirrus_update_bank_ptr(ptr noundef %8, i32 noundef 1)
  %9 = load ptr, ptr %s, align 8
  call void @cirrus_update_memory_access(ptr noundef %9)
  %10 = load ptr, ptr %s, align 8
  %vga8 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 0
  %graphic_mode = getelementptr inbounds %struct.VGACommonState, ptr %vga8, i32 0, i32 44
  store i32 -1, ptr %graphic_mode, align 16
  ret i32 0
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @cirrus_init_common(ptr noundef %s, ptr noundef %owner, i32 noundef %device_id, i32 noundef %is_pci, ptr noundef %system_memory, ptr noundef %system_io) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %owner.addr = alloca ptr, align 8
  %device_id.addr = alloca i32, align 4
  %is_pci.addr = alloca i32, align 4
  %system_memory.addr = alloca ptr, align 8
  %system_io.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  %bank = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store ptr %owner, ptr %owner.addr, align 8
  store i32 %device_id, ptr %device_id.addr, align 4
  store i32 %is_pci, ptr %is_pci.addr, align 4
  store ptr %system_memory, ptr %system_memory.addr, align 8
  store ptr %system_io, ptr %system_io.addr, align 8
  %0 = load i32, ptr @cirrus_init_common.inited, align 4
  %tobool = icmp ne i32 %0, 0
  br i1 %tobool, label %if.end5, label %if.then

if.then:                                          ; preds = %entry
  store i32 1, ptr @cirrus_init_common.inited, align 4
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.then
  %1 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %1, 256
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %2 = load i32, ptr %i, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom
  store i8 2, ptr %arrayidx, align 1
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %3 = load i32, ptr %i, align 4
  %inc = add i32 %3, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !5

for.end:                                          ; preds = %for.cond
  store i8 0, ptr @rop_to_index, align 16
  store i8 1, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 5), align 1
  store i8 2, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 6), align 2
  store i8 3, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 9), align 1
  store i8 4, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 11), align 1
  store i8 5, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 13), align 1
  store i8 6, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 14), align 2
  store i8 7, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 80), align 16
  store i8 8, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 89), align 1
  store i8 9, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 109), align 1
  store i8 10, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 144), align 16
  store i8 11, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 149), align 1
  store i8 12, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 173), align 1
  store i8 13, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 208), align 16
  store i8 14, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 214), align 2
  store i8 15, ptr getelementptr inbounds ([256 x i8], ptr @rop_to_index, i64 0, i64 218), align 2
  %4 = load i32, ptr %device_id.addr, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %device_id1 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 42
  store i32 %4, ptr %device_id1, align 4
  %6 = load i32, ptr %is_pci.addr, align 4
  %tobool2 = icmp ne i32 %6, 0
  br i1 %tobool2, label %if.then3, label %if.else

if.then3:                                         ; preds = %for.end
  %7 = load ptr, ptr %s.addr, align 8
  %bustype = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 43
  store i32 32, ptr %bustype, align 16
  br label %if.end

if.else:                                          ; preds = %for.end
  %8 = load ptr, ptr %s.addr, align 8
  %bustype4 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 43
  store i32 56, ptr %bustype4, align 16
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then3
  br label %if.end5

if.end5:                                          ; preds = %if.end, %entry
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_vga_io = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 1
  %10 = load ptr, ptr %owner.addr, align 8
  %11 = load ptr, ptr %s.addr, align 8
  call void @memory_region_init_io(ptr noundef %cirrus_vga_io, ptr noundef %10, ptr noundef @cirrus_vga_io_ops, ptr noundef %11, ptr noundef @.str.28, i64 noundef 48)
  %12 = load ptr, ptr %s.addr, align 8
  %cirrus_vga_io6 = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 1
  call void @memory_region_set_flush_coalesced(ptr noundef %cirrus_vga_io6)
  %13 = load ptr, ptr %system_io.addr, align 8
  %14 = load ptr, ptr %s.addr, align 8
  %cirrus_vga_io7 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 1
  call void @memory_region_add_subregion(ptr noundef %13, i64 noundef 944, ptr noundef %cirrus_vga_io7)
  %15 = load ptr, ptr %s.addr, align 8
  %low_mem_container = getelementptr inbounds %struct.CirrusVGAState, ptr %15, i32 0, i32 7
  %16 = load ptr, ptr %owner.addr, align 8
  call void @memory_region_init(ptr noundef %low_mem_container, ptr noundef %16, ptr noundef @.str.29, i64 noundef 131072)
  %17 = load ptr, ptr %s.addr, align 8
  %low_mem = getelementptr inbounds %struct.CirrusVGAState, ptr %17, i32 0, i32 8
  %18 = load ptr, ptr %owner.addr, align 8
  %19 = load ptr, ptr %s.addr, align 8
  call void @memory_region_init_io(ptr noundef %low_mem, ptr noundef %18, ptr noundef @cirrus_vga_mem_ops, ptr noundef %19, ptr noundef @.str.30, i64 noundef 131072)
  %20 = load ptr, ptr %s.addr, align 8
  %low_mem_container8 = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 7
  %21 = load ptr, ptr %s.addr, align 8
  %low_mem9 = getelementptr inbounds %struct.CirrusVGAState, ptr %21, i32 0, i32 8
  call void @memory_region_add_subregion(ptr noundef %low_mem_container8, i64 noundef 0, ptr noundef %low_mem9)
  store i32 0, ptr %i, align 4
  br label %for.cond10

for.cond10:                                       ; preds = %for.inc18, %if.end5
  %22 = load i32, ptr %i, align 4
  %cmp11 = icmp slt i32 %22, 2
  br i1 %cmp11, label %for.body12, label %for.end20

for.body12:                                       ; preds = %for.cond10
  %23 = load ptr, ptr %s.addr, align 8
  %cirrus_bank = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 9
  %24 = load i32, ptr %i, align 4
  %idxprom13 = sext i32 %24 to i64
  %arrayidx14 = getelementptr [2 x %struct.MemoryRegion], ptr %cirrus_bank, i64 0, i64 %idxprom13
  store ptr %arrayidx14, ptr %bank, align 8
  %25 = load ptr, ptr %bank, align 8
  %26 = load ptr, ptr %owner.addr, align 8
  %27 = load i32, ptr %i, align 4
  %idxprom15 = sext i32 %27 to i64
  %arrayidx16 = getelementptr [2 x ptr], ptr @cirrus_init_common.names, i64 0, i64 %idxprom15
  %28 = load ptr, ptr %arrayidx16, align 8
  %29 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %29, i32 0, i32 0
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 2
  call void @memory_region_init_alias(ptr noundef %25, ptr noundef %26, ptr noundef %28, ptr noundef %vram, i64 noundef 0, i64 noundef 32768)
  %30 = load ptr, ptr %bank, align 8
  call void @memory_region_set_enabled(ptr noundef %30, i1 noundef zeroext false)
  %31 = load ptr, ptr %s.addr, align 8
  %low_mem_container17 = getelementptr inbounds %struct.CirrusVGAState, ptr %31, i32 0, i32 7
  %32 = load i32, ptr %i, align 4
  %mul = mul i32 %32, 32768
  %conv = sext i32 %mul to i64
  %33 = load ptr, ptr %bank, align 8
  call void @memory_region_add_subregion_overlap(ptr noundef %low_mem_container17, i64 noundef %conv, ptr noundef %33, i32 noundef 1)
  br label %for.inc18

for.inc18:                                        ; preds = %for.body12
  %34 = load i32, ptr %i, align 4
  %inc19 = add i32 %34, 1
  store i32 %inc19, ptr %i, align 4
  br label %for.cond10, !llvm.loop !7

for.end20:                                        ; preds = %for.cond10
  %35 = load ptr, ptr %system_memory.addr, align 8
  %36 = load ptr, ptr %s.addr, align 8
  %low_mem_container21 = getelementptr inbounds %struct.CirrusVGAState, ptr %36, i32 0, i32 7
  call void @memory_region_add_subregion_overlap(ptr noundef %35, i64 noundef 655360, ptr noundef %low_mem_container21, i32 noundef 1)
  %37 = load ptr, ptr %s.addr, align 8
  %low_mem22 = getelementptr inbounds %struct.CirrusVGAState, ptr %37, i32 0, i32 8
  call void @memory_region_set_coalescing(ptr noundef %low_mem22)
  %38 = load ptr, ptr %s.addr, align 8
  %cirrus_linear_io = getelementptr inbounds %struct.CirrusVGAState, ptr %38, i32 0, i32 2
  %39 = load ptr, ptr %owner.addr, align 8
  %40 = load ptr, ptr %s.addr, align 8
  %41 = load ptr, ptr %s.addr, align 8
  %vga23 = getelementptr inbounds %struct.CirrusVGAState, ptr %41, i32 0, i32 0
  %vram_size_mb = getelementptr inbounds %struct.VGACommonState, ptr %vga23, i32 0, i32 4
  %42 = load i32, ptr %vram_size_mb, align 4
  %conv24 = zext i32 %42 to i64
  %mul25 = mul i64 %conv24, 1048576
  call void @memory_region_init_io(ptr noundef %cirrus_linear_io, ptr noundef %39, ptr noundef @cirrus_linear_io_ops, ptr noundef %40, ptr noundef @.str.33, i64 noundef %mul25)
  %43 = load ptr, ptr %s.addr, align 8
  %cirrus_linear_io26 = getelementptr inbounds %struct.CirrusVGAState, ptr %43, i32 0, i32 2
  call void @memory_region_set_flush_coalesced(ptr noundef %cirrus_linear_io26)
  %44 = load ptr, ptr %s.addr, align 8
  %cirrus_linear_bitblt_io = getelementptr inbounds %struct.CirrusVGAState, ptr %44, i32 0, i32 3
  %45 = load ptr, ptr %owner.addr, align 8
  %46 = load ptr, ptr %s.addr, align 8
  call void @memory_region_init_io(ptr noundef %cirrus_linear_bitblt_io, ptr noundef %45, ptr noundef @cirrus_linear_bitblt_io_ops, ptr noundef %46, ptr noundef @.str.34, i64 noundef 4194304)
  %47 = load ptr, ptr %s.addr, align 8
  %cirrus_linear_bitblt_io27 = getelementptr inbounds %struct.CirrusVGAState, ptr %47, i32 0, i32 3
  call void @memory_region_set_flush_coalesced(ptr noundef %cirrus_linear_bitblt_io27)
  %48 = load ptr, ptr %s.addr, align 8
  %cirrus_mmio_io = getelementptr inbounds %struct.CirrusVGAState, ptr %48, i32 0, i32 4
  %49 = load ptr, ptr %owner.addr, align 8
  %50 = load ptr, ptr %s.addr, align 8
  call void @memory_region_init_io(ptr noundef %cirrus_mmio_io, ptr noundef %49, ptr noundef @cirrus_mmio_io_ops, ptr noundef %50, ptr noundef @.str.35, i64 noundef 4096)
  %51 = load ptr, ptr %s.addr, align 8
  %cirrus_mmio_io28 = getelementptr inbounds %struct.CirrusVGAState, ptr %51, i32 0, i32 4
  call void @memory_region_set_flush_coalesced(ptr noundef %cirrus_mmio_io28)
  %52 = load ptr, ptr %s.addr, align 8
  %device_id29 = getelementptr inbounds %struct.CirrusVGAState, ptr %52, i32 0, i32 42
  %53 = load i32, ptr %device_id29, align 4
  %cmp30 = icmp eq i32 %53, 184
  %cond = select i1 %cmp30, i64 4194304, i64 2097152
  %conv32 = trunc i64 %cond to i32
  %54 = load ptr, ptr %s.addr, align 8
  %real_vram_size = getelementptr inbounds %struct.CirrusVGAState, ptr %54, i32 0, i32 41
  store i32 %conv32, ptr %real_vram_size, align 8
  %55 = load ptr, ptr %s.addr, align 8
  %real_vram_size33 = getelementptr inbounds %struct.CirrusVGAState, ptr %55, i32 0, i32 41
  %56 = load i32, ptr %real_vram_size33, align 8
  %sub = sub i32 %56, 1
  %57 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %57, i32 0, i32 10
  store i32 %sub, ptr %cirrus_addr_mask, align 16
  %58 = load ptr, ptr %s.addr, align 8
  %real_vram_size34 = getelementptr inbounds %struct.CirrusVGAState, ptr %58, i32 0, i32 41
  %59 = load i32, ptr %real_vram_size34, align 8
  %sub35 = sub i32 %59, 256
  %60 = load ptr, ptr %s.addr, align 8
  %linear_mmio_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %60, i32 0, i32 11
  store i32 %sub35, ptr %linear_mmio_mask, align 4
  %61 = load ptr, ptr %s.addr, align 8
  %vga36 = getelementptr inbounds %struct.CirrusVGAState, ptr %61, i32 0, i32 0
  %get_bpp = getelementptr inbounds %struct.VGACommonState, ptr %vga36, i32 0, i32 32
  store ptr @cirrus_get_bpp, ptr %get_bpp, align 16
  %62 = load ptr, ptr %s.addr, align 8
  %vga37 = getelementptr inbounds %struct.CirrusVGAState, ptr %62, i32 0, i32 0
  %get_offsets = getelementptr inbounds %struct.VGACommonState, ptr %vga37, i32 0, i32 33
  store ptr @cirrus_get_offsets, ptr %get_offsets, align 8
  %63 = load ptr, ptr %s.addr, align 8
  %vga38 = getelementptr inbounds %struct.CirrusVGAState, ptr %63, i32 0, i32 0
  %get_resolution = getelementptr inbounds %struct.VGACommonState, ptr %vga38, i32 0, i32 34
  store ptr @cirrus_get_resolution, ptr %get_resolution, align 16
  %64 = load ptr, ptr %s.addr, align 8
  %vga39 = getelementptr inbounds %struct.CirrusVGAState, ptr %64, i32 0, i32 0
  %cursor_invalidate = getelementptr inbounds %struct.VGACommonState, ptr %vga39, i32 0, i32 75
  store ptr @cirrus_cursor_invalidate, ptr %cursor_invalidate, align 8
  %65 = load ptr, ptr %s.addr, align 8
  %vga40 = getelementptr inbounds %struct.CirrusVGAState, ptr %65, i32 0, i32 0
  %cursor_draw_line = getelementptr inbounds %struct.VGACommonState, ptr %vga40, i32 0, i32 76
  store ptr @cirrus_cursor_draw_line, ptr %cursor_draw_line, align 16
  %66 = load ptr, ptr %s.addr, align 8
  call void @qemu_register_reset(ptr noundef @cirrus_reset, ptr noundef %66)
  ret void
}

declare void @memory_region_init_io(ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, i64 noundef) #1

declare void @memory_region_set_flush_coalesced(ptr noundef) #1

declare void @memory_region_add_subregion(ptr noundef, i64 noundef, ptr noundef) #1

declare void @memory_region_init(ptr noundef, ptr noundef, ptr noundef, i64 noundef) #1

declare void @memory_region_init_alias(ptr noundef, ptr noundef, ptr noundef, ptr noundef, i64 noundef, i64 noundef) #1

declare void @memory_region_set_enabled(ptr noundef, i1 noundef zeroext) #1

declare void @memory_region_add_subregion_overlap(ptr noundef, i64 noundef, ptr noundef, i32 noundef) #1

declare void @memory_region_set_coalescing(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_get_bpp(ptr noundef %s1) #0 {
entry:
  %s1.addr = alloca ptr, align 8
  %s = alloca ptr, align 8
  %__mptr = alloca ptr, align 8
  %tmp = alloca ptr, align 8
  %ret = alloca i32, align 4
  store ptr %s1, ptr %s1.addr, align 8
  %0 = load ptr, ptr %s1.addr, align 8
  store ptr %0, ptr %__mptr, align 8
  %1 = load ptr, ptr %__mptr, align 8
  %add.ptr = getelementptr i8, ptr %1, i64 0
  store ptr %add.ptr, ptr %tmp, align 8
  %2 = load ptr, ptr %tmp, align 8
  store ptr %2, ptr %s, align 8
  store i32 8, ptr %ret, align 4
  %3 = load ptr, ptr %s, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 11
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 7
  %4 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %4 to i32
  %and = and i32 %conv, 1
  %cmp = icmp ne i32 %and, 0
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %5 = load ptr, ptr %s, align 8
  %vga2 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 0
  %sr3 = getelementptr inbounds %struct.VGACommonState, ptr %vga2, i32 0, i32 11
  %arrayidx4 = getelementptr [256 x i8], ptr %sr3, i64 0, i64 7
  %6 = load i8, ptr %arrayidx4, align 1
  %conv5 = zext i8 %6 to i32
  %and6 = and i32 %conv5, 14
  switch i32 %and6, label %sw.default [
    i32 0, label %sw.bb
    i32 2, label %sw.bb7
    i32 4, label %sw.bb8
    i32 6, label %sw.bb9
    i32 8, label %sw.bb11
  ]

sw.bb:                                            ; preds = %if.then
  store i32 8, ptr %ret, align 4
  br label %sw.epilog

sw.bb7:                                           ; preds = %if.then
  %7 = load ptr, ptr %s, align 8
  %call = call i32 @cirrus_get_bpp16_depth(ptr noundef %7)
  store i32 %call, ptr %ret, align 4
  br label %sw.epilog

sw.bb8:                                           ; preds = %if.then
  store i32 24, ptr %ret, align 4
  br label %sw.epilog

sw.bb9:                                           ; preds = %if.then
  %8 = load ptr, ptr %s, align 8
  %call10 = call i32 @cirrus_get_bpp16_depth(ptr noundef %8)
  store i32 %call10, ptr %ret, align 4
  br label %sw.epilog

sw.bb11:                                          ; preds = %if.then
  store i32 32, ptr %ret, align 4
  br label %sw.epilog

sw.default:                                       ; preds = %if.then
  store i32 8, ptr %ret, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb11, %sw.bb9, %sw.bb8, %sw.bb7, %sw.bb
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %ret, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %sw.epilog
  %9 = load i32, ptr %ret, align 4
  ret i32 %9
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_get_offsets(ptr noundef %s1, ptr noundef %pline_offset, ptr noundef %pstart_addr, ptr noundef %pline_compare) #0 {
entry:
  %s1.addr = alloca ptr, align 8
  %pline_offset.addr = alloca ptr, align 8
  %pstart_addr.addr = alloca ptr, align 8
  %pline_compare.addr = alloca ptr, align 8
  %s = alloca ptr, align 8
  %__mptr = alloca ptr, align 8
  %tmp = alloca ptr, align 8
  %start_addr = alloca i32, align 4
  %line_offset = alloca i32, align 4
  %line_compare = alloca i32, align 4
  store ptr %s1, ptr %s1.addr, align 8
  store ptr %pline_offset, ptr %pline_offset.addr, align 8
  store ptr %pstart_addr, ptr %pstart_addr.addr, align 8
  store ptr %pline_compare, ptr %pline_compare.addr, align 8
  %0 = load ptr, ptr %s1.addr, align 8
  store ptr %0, ptr %__mptr, align 8
  %1 = load ptr, ptr %__mptr, align 8
  %add.ptr = getelementptr i8, ptr %1, i64 0
  store ptr %add.ptr, ptr %tmp, align 8
  %2 = load ptr, ptr %tmp, align 8
  store ptr %2, ptr %s, align 8
  %3 = load ptr, ptr %s, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %cr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 19
  %arrayidx = getelementptr [256 x i8], ptr %cr, i64 0, i64 19
  %4 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %4 to i32
  %5 = load ptr, ptr %s, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 0
  %cr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 19
  %arrayidx3 = getelementptr [256 x i8], ptr %cr2, i64 0, i64 27
  %6 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %6 to i32
  %and = and i32 %conv4, 16
  %shl = shl i32 %and, 4
  %or = or i32 %conv, %shl
  store i32 %or, ptr %line_offset, align 4
  %7 = load i32, ptr %line_offset, align 4
  %shl5 = shl i32 %7, 3
  store i32 %shl5, ptr %line_offset, align 4
  %8 = load i32, ptr %line_offset, align 4
  %9 = load ptr, ptr %pline_offset.addr, align 8
  store i32 %8, ptr %9, align 4
  %10 = load ptr, ptr %s, align 8
  %vga6 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 0
  %cr7 = getelementptr inbounds %struct.VGACommonState, ptr %vga6, i32 0, i32 19
  %arrayidx8 = getelementptr [256 x i8], ptr %cr7, i64 0, i64 12
  %11 = load i8, ptr %arrayidx8, align 1
  %conv9 = zext i8 %11 to i32
  %shl10 = shl i32 %conv9, 8
  %12 = load ptr, ptr %s, align 8
  %vga11 = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 0
  %cr12 = getelementptr inbounds %struct.VGACommonState, ptr %vga11, i32 0, i32 19
  %arrayidx13 = getelementptr [256 x i8], ptr %cr12, i64 0, i64 13
  %13 = load i8, ptr %arrayidx13, align 1
  %conv14 = zext i8 %13 to i32
  %or15 = or i32 %shl10, %conv14
  %14 = load ptr, ptr %s, align 8
  %vga16 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 0
  %cr17 = getelementptr inbounds %struct.VGACommonState, ptr %vga16, i32 0, i32 19
  %arrayidx18 = getelementptr [256 x i8], ptr %cr17, i64 0, i64 27
  %15 = load i8, ptr %arrayidx18, align 1
  %conv19 = zext i8 %15 to i32
  %and20 = and i32 %conv19, 1
  %shl21 = shl i32 %and20, 16
  %or22 = or i32 %or15, %shl21
  %16 = load ptr, ptr %s, align 8
  %vga23 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 0
  %cr24 = getelementptr inbounds %struct.VGACommonState, ptr %vga23, i32 0, i32 19
  %arrayidx25 = getelementptr [256 x i8], ptr %cr24, i64 0, i64 27
  %17 = load i8, ptr %arrayidx25, align 1
  %conv26 = zext i8 %17 to i32
  %and27 = and i32 %conv26, 12
  %shl28 = shl i32 %and27, 15
  %or29 = or i32 %or22, %shl28
  %18 = load ptr, ptr %s, align 8
  %vga30 = getelementptr inbounds %struct.CirrusVGAState, ptr %18, i32 0, i32 0
  %cr31 = getelementptr inbounds %struct.VGACommonState, ptr %vga30, i32 0, i32 19
  %arrayidx32 = getelementptr [256 x i8], ptr %cr31, i64 0, i64 29
  %19 = load i8, ptr %arrayidx32, align 1
  %conv33 = zext i8 %19 to i32
  %and34 = and i32 %conv33, 128
  %shl35 = shl i32 %and34, 12
  %or36 = or i32 %or29, %shl35
  store i32 %or36, ptr %start_addr, align 4
  %20 = load i32, ptr %start_addr, align 4
  %21 = load ptr, ptr %pstart_addr.addr, align 8
  store i32 %20, ptr %21, align 4
  %22 = load ptr, ptr %s, align 8
  %vga37 = getelementptr inbounds %struct.CirrusVGAState, ptr %22, i32 0, i32 0
  %cr38 = getelementptr inbounds %struct.VGACommonState, ptr %vga37, i32 0, i32 19
  %arrayidx39 = getelementptr [256 x i8], ptr %cr38, i64 0, i64 24
  %23 = load i8, ptr %arrayidx39, align 1
  %conv40 = zext i8 %23 to i32
  %24 = load ptr, ptr %s, align 8
  %vga41 = getelementptr inbounds %struct.CirrusVGAState, ptr %24, i32 0, i32 0
  %cr42 = getelementptr inbounds %struct.VGACommonState, ptr %vga41, i32 0, i32 19
  %arrayidx43 = getelementptr [256 x i8], ptr %cr42, i64 0, i64 7
  %25 = load i8, ptr %arrayidx43, align 1
  %conv44 = zext i8 %25 to i32
  %and45 = and i32 %conv44, 16
  %shl46 = shl i32 %and45, 4
  %or47 = or i32 %conv40, %shl46
  %26 = load ptr, ptr %s, align 8
  %vga48 = getelementptr inbounds %struct.CirrusVGAState, ptr %26, i32 0, i32 0
  %cr49 = getelementptr inbounds %struct.VGACommonState, ptr %vga48, i32 0, i32 19
  %arrayidx50 = getelementptr [256 x i8], ptr %cr49, i64 0, i64 9
  %27 = load i8, ptr %arrayidx50, align 1
  %conv51 = zext i8 %27 to i32
  %and52 = and i32 %conv51, 64
  %shl53 = shl i32 %and52, 3
  %or54 = or i32 %or47, %shl53
  store i32 %or54, ptr %line_compare, align 4
  %28 = load i32, ptr %line_compare, align 4
  %29 = load ptr, ptr %pline_compare.addr, align 8
  store i32 %28, ptr %29, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_get_resolution(ptr noundef %s, ptr noundef %pwidth, ptr noundef %pheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %pwidth.addr = alloca ptr, align 8
  %pheight.addr = alloca ptr, align 8
  %width = alloca i32, align 4
  %height = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store ptr %pwidth, ptr %pwidth.addr, align 8
  store ptr %pheight, ptr %pheight.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %cr = getelementptr inbounds %struct.VGACommonState, ptr %0, i32 0, i32 19
  %arrayidx = getelementptr [256 x i8], ptr %cr, i64 0, i64 1
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %add = add i32 %conv, 1
  %mul = mul i32 %add, 8
  store i32 %mul, ptr %width, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cr1 = getelementptr inbounds %struct.VGACommonState, ptr %2, i32 0, i32 19
  %arrayidx2 = getelementptr [256 x i8], ptr %cr1, i64 0, i64 18
  %3 = load i8, ptr %arrayidx2, align 1
  %conv3 = zext i8 %3 to i32
  %4 = load ptr, ptr %s.addr, align 8
  %cr4 = getelementptr inbounds %struct.VGACommonState, ptr %4, i32 0, i32 19
  %arrayidx5 = getelementptr [256 x i8], ptr %cr4, i64 0, i64 7
  %5 = load i8, ptr %arrayidx5, align 1
  %conv6 = zext i8 %5 to i32
  %and = and i32 %conv6, 2
  %shl = shl i32 %and, 7
  %or = or i32 %conv3, %shl
  %6 = load ptr, ptr %s.addr, align 8
  %cr7 = getelementptr inbounds %struct.VGACommonState, ptr %6, i32 0, i32 19
  %arrayidx8 = getelementptr [256 x i8], ptr %cr7, i64 0, i64 7
  %7 = load i8, ptr %arrayidx8, align 1
  %conv9 = zext i8 %7 to i32
  %and10 = and i32 %conv9, 64
  %shl11 = shl i32 %and10, 3
  %or12 = or i32 %or, %shl11
  store i32 %or12, ptr %height, align 4
  %8 = load i32, ptr %height, align 4
  %add13 = add i32 %8, 1
  store i32 %add13, ptr %height, align 4
  %9 = load ptr, ptr %s.addr, align 8
  %cr14 = getelementptr inbounds %struct.VGACommonState, ptr %9, i32 0, i32 19
  %arrayidx15 = getelementptr [256 x i8], ptr %cr14, i64 0, i64 26
  %10 = load i8, ptr %arrayidx15, align 1
  %conv16 = zext i8 %10 to i32
  %and17 = and i32 %conv16, 1
  %tobool = icmp ne i32 %and17, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %11 = load i32, ptr %height, align 4
  %mul18 = mul i32 %11, 2
  store i32 %mul18, ptr %height, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %12 = load i32, ptr %width, align 4
  %13 = load ptr, ptr %pwidth.addr, align 8
  store i32 %12, ptr %13, align 4
  %14 = load i32, ptr %height, align 4
  %15 = load ptr, ptr %pheight.addr, align 8
  store i32 %14, ptr %15, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_cursor_invalidate(ptr noundef %s1) #0 {
entry:
  %s1.addr = alloca ptr, align 8
  %s = alloca ptr, align 8
  %__mptr = alloca ptr, align 8
  %tmp = alloca ptr, align 8
  %size = alloca i32, align 4
  store ptr %s1, ptr %s1.addr, align 8
  %0 = load ptr, ptr %s1.addr, align 8
  store ptr %0, ptr %__mptr, align 8
  %1 = load ptr, ptr %__mptr, align 8
  %add.ptr = getelementptr i8, ptr %1, i64 0
  store ptr %add.ptr, ptr %tmp, align 8
  %2 = load ptr, ptr %tmp, align 8
  store ptr %2, ptr %s, align 8
  %3 = load ptr, ptr %s, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 11
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 18
  %4 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %4 to i32
  %and = and i32 %conv, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  store i32 0, ptr %size, align 4
  br label %if.end9

if.else:                                          ; preds = %entry
  %5 = load ptr, ptr %s, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 0
  %sr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 11
  %arrayidx3 = getelementptr [256 x i8], ptr %sr2, i64 0, i64 18
  %6 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %6 to i32
  %and5 = and i32 %conv4, 4
  %tobool6 = icmp ne i32 %and5, 0
  br i1 %tobool6, label %if.then7, label %if.else8

if.then7:                                         ; preds = %if.else
  store i32 64, ptr %size, align 4
  br label %if.end

if.else8:                                         ; preds = %if.else
  store i32 32, ptr %size, align 4
  br label %if.end

if.end:                                           ; preds = %if.else8, %if.then7
  br label %if.end9

if.end9:                                          ; preds = %if.end, %if.then
  %7 = load ptr, ptr %s, align 8
  %last_hw_cursor_size = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 36
  %8 = load i32, ptr %last_hw_cursor_size, align 4
  %9 = load i32, ptr %size, align 4
  %cmp = icmp ne i32 %8, %9
  br i1 %cmp, label %if.then18, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end9
  %10 = load ptr, ptr %s, align 8
  %last_hw_cursor_x = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 37
  %11 = load i32, ptr %last_hw_cursor_x, align 8
  %12 = load ptr, ptr %s, align 8
  %vga11 = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 0
  %hw_cursor_x = getelementptr inbounds %struct.VGACommonState, ptr %vga11, i32 0, i32 73
  %13 = load i32, ptr %hw_cursor_x, align 16
  %cmp12 = icmp ne i32 %11, %13
  br i1 %cmp12, label %if.then18, label %lor.lhs.false14

lor.lhs.false14:                                  ; preds = %lor.lhs.false
  %14 = load ptr, ptr %s, align 8
  %last_hw_cursor_y = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 38
  %15 = load i32, ptr %last_hw_cursor_y, align 4
  %16 = load ptr, ptr %s, align 8
  %vga15 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 0
  %hw_cursor_y = getelementptr inbounds %struct.VGACommonState, ptr %vga15, i32 0, i32 74
  %17 = load i32, ptr %hw_cursor_y, align 4
  %cmp16 = icmp ne i32 %15, %17
  br i1 %cmp16, label %if.then18, label %if.end26

if.then18:                                        ; preds = %lor.lhs.false14, %lor.lhs.false, %if.end9
  %18 = load ptr, ptr %s, align 8
  call void @invalidate_cursor1(ptr noundef %18)
  %19 = load i32, ptr %size, align 4
  %20 = load ptr, ptr %s, align 8
  %last_hw_cursor_size19 = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 36
  store i32 %19, ptr %last_hw_cursor_size19, align 4
  %21 = load ptr, ptr %s, align 8
  %vga20 = getelementptr inbounds %struct.CirrusVGAState, ptr %21, i32 0, i32 0
  %hw_cursor_x21 = getelementptr inbounds %struct.VGACommonState, ptr %vga20, i32 0, i32 73
  %22 = load i32, ptr %hw_cursor_x21, align 16
  %23 = load ptr, ptr %s, align 8
  %last_hw_cursor_x22 = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 37
  store i32 %22, ptr %last_hw_cursor_x22, align 8
  %24 = load ptr, ptr %s, align 8
  %vga23 = getelementptr inbounds %struct.CirrusVGAState, ptr %24, i32 0, i32 0
  %hw_cursor_y24 = getelementptr inbounds %struct.VGACommonState, ptr %vga23, i32 0, i32 74
  %25 = load i32, ptr %hw_cursor_y24, align 4
  %26 = load ptr, ptr %s, align 8
  %last_hw_cursor_y25 = getelementptr inbounds %struct.CirrusVGAState, ptr %26, i32 0, i32 38
  store i32 %25, ptr %last_hw_cursor_y25, align 4
  %27 = load ptr, ptr %s, align 8
  call void @cirrus_cursor_compute_yrange(ptr noundef %27)
  %28 = load ptr, ptr %s, align 8
  call void @invalidate_cursor1(ptr noundef %28)
  br label %if.end26

if.end26:                                         ; preds = %if.then18, %lor.lhs.false14
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_cursor_draw_line(ptr noundef %s1, ptr noundef %d1, i32 noundef %scr_y) #0 {
entry:
  %s1.addr = alloca ptr, align 8
  %d1.addr = alloca ptr, align 8
  %scr_y.addr = alloca i32, align 4
  %s = alloca ptr, align 8
  %__mptr = alloca ptr, align 8
  %tmp = alloca ptr, align 8
  %w = alloca i32, align 4
  %h = alloca i32, align 4
  %x1 = alloca i32, align 4
  %x2 = alloca i32, align 4
  %poffset = alloca i32, align 4
  %color0 = alloca i32, align 4
  %color1 = alloca i32, align 4
  %palette = alloca ptr, align 8
  %src = alloca ptr, align 8
  %content = alloca i32, align 4
  store ptr %s1, ptr %s1.addr, align 8
  store ptr %d1, ptr %d1.addr, align 8
  store i32 %scr_y, ptr %scr_y.addr, align 4
  %0 = load ptr, ptr %s1.addr, align 8
  store ptr %0, ptr %__mptr, align 8
  %1 = load ptr, ptr %__mptr, align 8
  %add.ptr = getelementptr i8, ptr %1, i64 0
  store ptr %add.ptr, ptr %tmp, align 8
  %2 = load ptr, ptr %tmp, align 8
  store ptr %2, ptr %s, align 8
  %3 = load ptr, ptr %s, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 11
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 18
  %4 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %4 to i32
  %and = and i32 %conv, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  br label %return

if.end:                                           ; preds = %entry
  %5 = load ptr, ptr %s, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 0
  %sr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 11
  %arrayidx3 = getelementptr [256 x i8], ptr %sr2, i64 0, i64 18
  %6 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %6 to i32
  %and5 = and i32 %conv4, 4
  %tobool6 = icmp ne i32 %and5, 0
  br i1 %tobool6, label %if.then7, label %if.else

if.then7:                                         ; preds = %if.end
  store i32 64, ptr %h, align 4
  br label %if.end8

if.else:                                          ; preds = %if.end
  store i32 32, ptr %h, align 4
  br label %if.end8

if.end8:                                          ; preds = %if.else, %if.then7
  %7 = load i32, ptr %scr_y.addr, align 4
  %8 = load ptr, ptr %s, align 8
  %vga9 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 0
  %hw_cursor_y = getelementptr inbounds %struct.VGACommonState, ptr %vga9, i32 0, i32 74
  %9 = load i32, ptr %hw_cursor_y, align 4
  %cmp = icmp ult i32 %7, %9
  br i1 %cmp, label %if.then15, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end8
  %10 = load i32, ptr %scr_y.addr, align 4
  %11 = load ptr, ptr %s, align 8
  %vga11 = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 0
  %hw_cursor_y12 = getelementptr inbounds %struct.VGACommonState, ptr %vga11, i32 0, i32 74
  %12 = load i32, ptr %hw_cursor_y12, align 4
  %13 = load i32, ptr %h, align 4
  %add = add i32 %12, %13
  %cmp13 = icmp uge i32 %10, %add
  br i1 %cmp13, label %if.then15, label %if.end16

if.then15:                                        ; preds = %lor.lhs.false, %if.end8
  br label %return

if.end16:                                         ; preds = %lor.lhs.false
  %14 = load ptr, ptr %s, align 8
  %vga17 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga17, i32 0, i32 1
  %15 = load ptr, ptr %vram_ptr, align 8
  %16 = load ptr, ptr %s, align 8
  %real_vram_size = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 41
  %17 = load i32, ptr %real_vram_size, align 8
  %idx.ext = sext i32 %17 to i64
  %add.ptr18 = getelementptr i8, ptr %15, i64 %idx.ext
  %add.ptr19 = getelementptr i8, ptr %add.ptr18, i64 -16384
  store ptr %add.ptr19, ptr %src, align 8
  %18 = load ptr, ptr %s, align 8
  %vga20 = getelementptr inbounds %struct.CirrusVGAState, ptr %18, i32 0, i32 0
  %sr21 = getelementptr inbounds %struct.VGACommonState, ptr %vga20, i32 0, i32 11
  %arrayidx22 = getelementptr [256 x i8], ptr %sr21, i64 0, i64 18
  %19 = load i8, ptr %arrayidx22, align 1
  %conv23 = zext i8 %19 to i32
  %and24 = and i32 %conv23, 4
  %tobool25 = icmp ne i32 %and24, 0
  br i1 %tobool25, label %if.then26, label %if.else45

if.then26:                                        ; preds = %if.end16
  %20 = load ptr, ptr %s, align 8
  %vga27 = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 0
  %sr28 = getelementptr inbounds %struct.VGACommonState, ptr %vga27, i32 0, i32 11
  %arrayidx29 = getelementptr [256 x i8], ptr %sr28, i64 0, i64 19
  %21 = load i8, ptr %arrayidx29, align 1
  %conv30 = zext i8 %21 to i32
  %and31 = and i32 %conv30, 60
  %mul = mul i32 %and31, 256
  %22 = load ptr, ptr %src, align 8
  %idx.ext32 = sext i32 %mul to i64
  %add.ptr33 = getelementptr i8, ptr %22, i64 %idx.ext32
  store ptr %add.ptr33, ptr %src, align 8
  %23 = load i32, ptr %scr_y.addr, align 4
  %24 = load ptr, ptr %s, align 8
  %vga34 = getelementptr inbounds %struct.CirrusVGAState, ptr %24, i32 0, i32 0
  %hw_cursor_y35 = getelementptr inbounds %struct.VGACommonState, ptr %vga34, i32 0, i32 74
  %25 = load i32, ptr %hw_cursor_y35, align 4
  %sub = sub i32 %23, %25
  %mul36 = mul i32 %sub, 16
  %26 = load ptr, ptr %src, align 8
  %idx.ext37 = zext i32 %mul36 to i64
  %add.ptr38 = getelementptr i8, ptr %26, i64 %idx.ext37
  store ptr %add.ptr38, ptr %src, align 8
  store i32 8, ptr %poffset, align 4
  %27 = load ptr, ptr %src, align 8
  %arrayidx39 = getelementptr i32, ptr %27, i64 0
  %28 = load i32, ptr %arrayidx39, align 4
  %29 = load ptr, ptr %src, align 8
  %arrayidx40 = getelementptr i32, ptr %29, i64 1
  %30 = load i32, ptr %arrayidx40, align 4
  %or = or i32 %28, %30
  %31 = load ptr, ptr %src, align 8
  %arrayidx41 = getelementptr i32, ptr %31, i64 2
  %32 = load i32, ptr %arrayidx41, align 4
  %or42 = or i32 %or, %32
  %33 = load ptr, ptr %src, align 8
  %arrayidx43 = getelementptr i32, ptr %33, i64 3
  %34 = load i32, ptr %arrayidx43, align 4
  %or44 = or i32 %or42, %34
  store i32 %or44, ptr %content, align 4
  br label %if.end64

if.else45:                                        ; preds = %if.end16
  %35 = load ptr, ptr %s, align 8
  %vga46 = getelementptr inbounds %struct.CirrusVGAState, ptr %35, i32 0, i32 0
  %sr47 = getelementptr inbounds %struct.VGACommonState, ptr %vga46, i32 0, i32 11
  %arrayidx48 = getelementptr [256 x i8], ptr %sr47, i64 0, i64 19
  %36 = load i8, ptr %arrayidx48, align 1
  %conv49 = zext i8 %36 to i32
  %and50 = and i32 %conv49, 63
  %mul51 = mul i32 %and50, 256
  %37 = load ptr, ptr %src, align 8
  %idx.ext52 = sext i32 %mul51 to i64
  %add.ptr53 = getelementptr i8, ptr %37, i64 %idx.ext52
  store ptr %add.ptr53, ptr %src, align 8
  %38 = load i32, ptr %scr_y.addr, align 4
  %39 = load ptr, ptr %s, align 8
  %vga54 = getelementptr inbounds %struct.CirrusVGAState, ptr %39, i32 0, i32 0
  %hw_cursor_y55 = getelementptr inbounds %struct.VGACommonState, ptr %vga54, i32 0, i32 74
  %40 = load i32, ptr %hw_cursor_y55, align 4
  %sub56 = sub i32 %38, %40
  %mul57 = mul i32 %sub56, 4
  %41 = load ptr, ptr %src, align 8
  %idx.ext58 = zext i32 %mul57 to i64
  %add.ptr59 = getelementptr i8, ptr %41, i64 %idx.ext58
  store ptr %add.ptr59, ptr %src, align 8
  store i32 128, ptr %poffset, align 4
  %42 = load ptr, ptr %src, align 8
  %arrayidx60 = getelementptr i32, ptr %42, i64 0
  %43 = load i32, ptr %arrayidx60, align 4
  %44 = load ptr, ptr %src, align 8
  %add.ptr61 = getelementptr i8, ptr %44, i64 128
  %arrayidx62 = getelementptr i32, ptr %add.ptr61, i64 0
  %45 = load i32, ptr %arrayidx62, align 4
  %or63 = or i32 %43, %45
  store i32 %or63, ptr %content, align 4
  br label %if.end64

if.end64:                                         ; preds = %if.else45, %if.then26
  %46 = load i32, ptr %content, align 4
  %tobool65 = icmp ne i32 %46, 0
  br i1 %tobool65, label %if.end67, label %if.then66

if.then66:                                        ; preds = %if.end64
  br label %return

if.end67:                                         ; preds = %if.end64
  %47 = load i32, ptr %h, align 4
  store i32 %47, ptr %w, align 4
  %48 = load ptr, ptr %s, align 8
  %vga68 = getelementptr inbounds %struct.CirrusVGAState, ptr %48, i32 0, i32 0
  %hw_cursor_x = getelementptr inbounds %struct.VGACommonState, ptr %vga68, i32 0, i32 73
  %49 = load i32, ptr %hw_cursor_x, align 16
  store i32 %49, ptr %x1, align 4
  %50 = load i32, ptr %x1, align 4
  %51 = load ptr, ptr %s, align 8
  %vga69 = getelementptr inbounds %struct.CirrusVGAState, ptr %51, i32 0, i32 0
  %last_scr_width = getelementptr inbounds %struct.VGACommonState, ptr %vga69, i32 0, i32 56
  %52 = load i32, ptr %last_scr_width, align 8
  %cmp70 = icmp uge i32 %50, %52
  br i1 %cmp70, label %if.then72, label %if.end73

if.then72:                                        ; preds = %if.end67
  br label %return

if.end73:                                         ; preds = %if.end67
  %53 = load ptr, ptr %s, align 8
  %vga74 = getelementptr inbounds %struct.CirrusVGAState, ptr %53, i32 0, i32 0
  %hw_cursor_x75 = getelementptr inbounds %struct.VGACommonState, ptr %vga74, i32 0, i32 73
  %54 = load i32, ptr %hw_cursor_x75, align 16
  %55 = load i32, ptr %w, align 4
  %add76 = add i32 %54, %55
  store i32 %add76, ptr %x2, align 4
  %56 = load i32, ptr %x2, align 4
  %57 = load ptr, ptr %s, align 8
  %vga77 = getelementptr inbounds %struct.CirrusVGAState, ptr %57, i32 0, i32 0
  %last_scr_width78 = getelementptr inbounds %struct.VGACommonState, ptr %vga77, i32 0, i32 56
  %58 = load i32, ptr %last_scr_width78, align 8
  %cmp79 = icmp ugt i32 %56, %58
  br i1 %cmp79, label %if.then81, label %if.end84

if.then81:                                        ; preds = %if.end73
  %59 = load ptr, ptr %s, align 8
  %vga82 = getelementptr inbounds %struct.CirrusVGAState, ptr %59, i32 0, i32 0
  %last_scr_width83 = getelementptr inbounds %struct.VGACommonState, ptr %vga82, i32 0, i32 56
  %60 = load i32, ptr %last_scr_width83, align 8
  store i32 %60, ptr %x2, align 4
  br label %if.end84

if.end84:                                         ; preds = %if.then81, %if.end73
  %61 = load i32, ptr %x2, align 4
  %62 = load i32, ptr %x1, align 4
  %sub85 = sub i32 %61, %62
  store i32 %sub85, ptr %w, align 4
  %63 = load ptr, ptr %s, align 8
  %cirrus_hidden_palette = getelementptr inbounds %struct.CirrusVGAState, ptr %63, i32 0, i32 18
  %arraydecay = getelementptr inbounds [48 x i8], ptr %cirrus_hidden_palette, i64 0, i64 0
  store ptr %arraydecay, ptr %palette, align 8
  %64 = load ptr, ptr %palette, align 8
  %arrayidx86 = getelementptr i8, ptr %64, i64 0
  %65 = load i8, ptr %arrayidx86, align 1
  %conv87 = zext i8 %65 to i32
  %call = call i32 @c6_to_8(i32 noundef %conv87)
  %66 = load ptr, ptr %palette, align 8
  %arrayidx88 = getelementptr i8, ptr %66, i64 1
  %67 = load i8, ptr %arrayidx88, align 1
  %conv89 = zext i8 %67 to i32
  %call90 = call i32 @c6_to_8(i32 noundef %conv89)
  %68 = load ptr, ptr %palette, align 8
  %arrayidx91 = getelementptr i8, ptr %68, i64 2
  %69 = load i8, ptr %arrayidx91, align 1
  %conv92 = zext i8 %69 to i32
  %call93 = call i32 @c6_to_8(i32 noundef %conv92)
  %call94 = call i32 @rgb_to_pixel32(i32 noundef %call, i32 noundef %call90, i32 noundef %call93)
  store i32 %call94, ptr %color0, align 4
  %70 = load ptr, ptr %palette, align 8
  %arrayidx95 = getelementptr i8, ptr %70, i64 45
  %71 = load i8, ptr %arrayidx95, align 1
  %conv96 = zext i8 %71 to i32
  %call97 = call i32 @c6_to_8(i32 noundef %conv96)
  %72 = load ptr, ptr %palette, align 8
  %arrayidx98 = getelementptr i8, ptr %72, i64 46
  %73 = load i8, ptr %arrayidx98, align 1
  %conv99 = zext i8 %73 to i32
  %call100 = call i32 @c6_to_8(i32 noundef %conv99)
  %74 = load ptr, ptr %palette, align 8
  %arrayidx101 = getelementptr i8, ptr %74, i64 47
  %75 = load i8, ptr %arrayidx101, align 1
  %conv102 = zext i8 %75 to i32
  %call103 = call i32 @c6_to_8(i32 noundef %conv102)
  %call104 = call i32 @rgb_to_pixel32(i32 noundef %call97, i32 noundef %call100, i32 noundef %call103)
  store i32 %call104, ptr %color1, align 4
  %76 = load i32, ptr %x1, align 4
  %mul105 = mul i32 %76, 4
  %77 = load ptr, ptr %d1.addr, align 8
  %idx.ext106 = sext i32 %mul105 to i64
  %add.ptr107 = getelementptr i8, ptr %77, i64 %idx.ext106
  store ptr %add.ptr107, ptr %d1.addr, align 8
  %78 = load ptr, ptr %d1.addr, align 8
  %79 = load ptr, ptr %src, align 8
  %80 = load i32, ptr %poffset, align 4
  %81 = load i32, ptr %w, align 4
  %82 = load i32, ptr %color0, align 4
  %83 = load i32, ptr %color1, align 4
  call void @vga_draw_cursor_line(ptr noundef %78, ptr noundef %79, i32 noundef %80, i32 noundef %81, i32 noundef %82, i32 noundef %83, i32 noundef 16777215)
  br label %return

return:                                           ; preds = %if.end84, %if.then72, %if.then66, %if.then15, %if.then
  ret void
}

declare void @qemu_register_reset(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_reset(ptr noundef %opaque) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %s = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %s, align 8
  %1 = load ptr, ptr %s, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 0
  call void @vga_common_reset(ptr noundef %vga)
  %2 = load ptr, ptr %s, align 8
  call void @unmap_linear_vram(ptr noundef %2)
  %3 = load ptr, ptr %s, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 11
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 6
  store i8 15, ptr %arrayidx, align 1
  %4 = load ptr, ptr %s, align 8
  %device_id = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 42
  %5 = load i32, ptr %device_id, align 4
  %cmp = icmp eq i32 %5, 184
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %6 = load ptr, ptr %s, align 8
  %vga2 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %sr3 = getelementptr inbounds %struct.VGACommonState, ptr %vga2, i32 0, i32 11
  %arrayidx4 = getelementptr [256 x i8], ptr %sr3, i64 0, i64 31
  store i8 45, ptr %arrayidx4, align 1
  %7 = load ptr, ptr %s, align 8
  %vga5 = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga5, i32 0, i32 14
  %arrayidx6 = getelementptr [256 x i8], ptr %gr, i64 0, i64 24
  store i8 15, ptr %arrayidx6, align 2
  %8 = load ptr, ptr %s, align 8
  %vga7 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 0
  %sr8 = getelementptr inbounds %struct.VGACommonState, ptr %vga7, i32 0, i32 11
  %arrayidx9 = getelementptr [256 x i8], ptr %sr8, i64 0, i64 15
  store i8 -104, ptr %arrayidx9, align 1
  %9 = load ptr, ptr %s, align 8
  %vga10 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 0
  %sr11 = getelementptr inbounds %struct.VGACommonState, ptr %vga10, i32 0, i32 11
  %arrayidx12 = getelementptr [256 x i8], ptr %sr11, i64 0, i64 23
  store i8 32, ptr %arrayidx12, align 1
  %10 = load ptr, ptr %s, align 8
  %vga13 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 0
  %sr14 = getelementptr inbounds %struct.VGACommonState, ptr %vga13, i32 0, i32 11
  %arrayidx15 = getelementptr [256 x i8], ptr %sr14, i64 0, i64 21
  store i8 4, ptr %arrayidx15, align 1
  br label %if.end

if.else:                                          ; preds = %entry
  %11 = load ptr, ptr %s, align 8
  %vga16 = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 0
  %sr17 = getelementptr inbounds %struct.VGACommonState, ptr %vga16, i32 0, i32 11
  %arrayidx18 = getelementptr [256 x i8], ptr %sr17, i64 0, i64 31
  store i8 34, ptr %arrayidx18, align 1
  %12 = load ptr, ptr %s, align 8
  %vga19 = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 0
  %sr20 = getelementptr inbounds %struct.VGACommonState, ptr %vga19, i32 0, i32 11
  %arrayidx21 = getelementptr [256 x i8], ptr %sr20, i64 0, i64 15
  store i8 24, ptr %arrayidx21, align 1
  %13 = load ptr, ptr %s, align 8
  %bustype = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 43
  %14 = load i32, ptr %bustype, align 16
  %conv = trunc i32 %14 to i8
  %15 = load ptr, ptr %s, align 8
  %vga22 = getelementptr inbounds %struct.CirrusVGAState, ptr %15, i32 0, i32 0
  %sr23 = getelementptr inbounds %struct.VGACommonState, ptr %vga22, i32 0, i32 11
  %arrayidx24 = getelementptr [256 x i8], ptr %sr23, i64 0, i64 23
  store i8 %conv, ptr %arrayidx24, align 1
  %16 = load ptr, ptr %s, align 8
  %vga25 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 0
  %sr26 = getelementptr inbounds %struct.VGACommonState, ptr %vga25, i32 0, i32 11
  %arrayidx27 = getelementptr [256 x i8], ptr %sr26, i64 0, i64 21
  store i8 3, ptr %arrayidx27, align 1
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %17 = load ptr, ptr %s, align 8
  %device_id28 = getelementptr inbounds %struct.CirrusVGAState, ptr %17, i32 0, i32 42
  %18 = load i32, ptr %device_id28, align 4
  %conv29 = trunc i32 %18 to i8
  %19 = load ptr, ptr %s, align 8
  %vga30 = getelementptr inbounds %struct.CirrusVGAState, ptr %19, i32 0, i32 0
  %cr = getelementptr inbounds %struct.VGACommonState, ptr %vga30, i32 0, i32 19
  %arrayidx31 = getelementptr [256 x i8], ptr %cr, i64 0, i64 39
  store i8 %conv29, ptr %arrayidx31, align 1
  %20 = load ptr, ptr %s, align 8
  %cirrus_hidden_dac_lockindex = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 14
  store i8 5, ptr %cirrus_hidden_dac_lockindex, align 2
  %21 = load ptr, ptr %s, align 8
  %cirrus_hidden_dac_data = getelementptr inbounds %struct.CirrusVGAState, ptr %21, i32 0, i32 15
  store i8 0, ptr %cirrus_hidden_dac_data, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @do_qemu_init_cirrus_vga_register_types() #0 {
entry:
  call void @register_module_init(ptr noundef @cirrus_vga_register_types, i32 noundef 3)
  ret void
}

declare void @register_module_init(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_register_types() #0 {
entry:
  %call = call ptr @type_register_static(ptr noundef @cirrus_vga_info)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_update_bank_ptr(ptr noundef %s, i32 noundef %bank_index) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %bank_index.addr = alloca i32, align 4
  %offset = alloca i32, align 4
  %limit = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %bank_index, ptr %bank_index.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 11
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 1
  %cmp = icmp ne i32 %and, 0
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %vga2 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr3 = getelementptr inbounds %struct.VGACommonState, ptr %vga2, i32 0, i32 14
  %3 = load i32, ptr %bank_index.addr, align 4
  %add = add i32 9, %3
  %idxprom = zext i32 %add to i64
  %arrayidx4 = getelementptr [256 x i8], ptr %gr3, i64 0, i64 %idxprom
  %4 = load i8, ptr %arrayidx4, align 1
  %conv5 = zext i8 %4 to i32
  store i32 %conv5, ptr %offset, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  %5 = load ptr, ptr %s.addr, align 8
  %vga6 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 0
  %gr7 = getelementptr inbounds %struct.VGACommonState, ptr %vga6, i32 0, i32 14
  %arrayidx8 = getelementptr [256 x i8], ptr %gr7, i64 0, i64 9
  %6 = load i8, ptr %arrayidx8, align 1
  %conv9 = zext i8 %6 to i32
  store i32 %conv9, ptr %offset, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %7 = load ptr, ptr %s.addr, align 8
  %vga10 = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 0
  %gr11 = getelementptr inbounds %struct.VGACommonState, ptr %vga10, i32 0, i32 14
  %arrayidx12 = getelementptr [256 x i8], ptr %gr11, i64 0, i64 11
  %8 = load i8, ptr %arrayidx12, align 1
  %conv13 = zext i8 %8 to i32
  %and14 = and i32 %conv13, 32
  %cmp15 = icmp ne i32 %and14, 0
  br i1 %cmp15, label %if.then17, label %if.else18

if.then17:                                        ; preds = %if.end
  %9 = load i32, ptr %offset, align 4
  %shl = shl i32 %9, 14
  store i32 %shl, ptr %offset, align 4
  br label %if.end20

if.else18:                                        ; preds = %if.end
  %10 = load i32, ptr %offset, align 4
  %shl19 = shl i32 %10, 12
  store i32 %shl19, ptr %offset, align 4
  br label %if.end20

if.end20:                                         ; preds = %if.else18, %if.then17
  %11 = load ptr, ptr %s.addr, align 8
  %real_vram_size = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 41
  %12 = load i32, ptr %real_vram_size, align 8
  %13 = load i32, ptr %offset, align 4
  %cmp21 = icmp ule i32 %12, %13
  br i1 %cmp21, label %if.then23, label %if.else24

if.then23:                                        ; preds = %if.end20
  store i32 0, ptr %limit, align 4
  br label %if.end26

if.else24:                                        ; preds = %if.end20
  %14 = load ptr, ptr %s.addr, align 8
  %real_vram_size25 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 41
  %15 = load i32, ptr %real_vram_size25, align 8
  %16 = load i32, ptr %offset, align 4
  %sub = sub i32 %15, %16
  store i32 %sub, ptr %limit, align 4
  br label %if.end26

if.end26:                                         ; preds = %if.else24, %if.then23
  %17 = load ptr, ptr %s.addr, align 8
  %vga27 = getelementptr inbounds %struct.CirrusVGAState, ptr %17, i32 0, i32 0
  %gr28 = getelementptr inbounds %struct.VGACommonState, ptr %vga27, i32 0, i32 14
  %arrayidx29 = getelementptr [256 x i8], ptr %gr28, i64 0, i64 11
  %18 = load i8, ptr %arrayidx29, align 1
  %conv30 = zext i8 %18 to i32
  %and31 = and i32 %conv30, 1
  %cmp32 = icmp eq i32 %and31, 0
  br i1 %cmp32, label %land.lhs.true, label %if.end44

land.lhs.true:                                    ; preds = %if.end26
  %19 = load i32, ptr %bank_index.addr, align 4
  %cmp34 = icmp ne i32 %19, 0
  br i1 %cmp34, label %if.then36, label %if.end44

if.then36:                                        ; preds = %land.lhs.true
  %20 = load i32, ptr %limit, align 4
  %cmp37 = icmp ugt i32 %20, 32768
  br i1 %cmp37, label %if.then39, label %if.else42

if.then39:                                        ; preds = %if.then36
  %21 = load i32, ptr %offset, align 4
  %add40 = add i32 %21, 32768
  store i32 %add40, ptr %offset, align 4
  %22 = load i32, ptr %limit, align 4
  %sub41 = sub i32 %22, 32768
  store i32 %sub41, ptr %limit, align 4
  br label %if.end43

if.else42:                                        ; preds = %if.then36
  store i32 0, ptr %limit, align 4
  br label %if.end43

if.end43:                                         ; preds = %if.else42, %if.then39
  br label %if.end44

if.end44:                                         ; preds = %if.end43, %land.lhs.true, %if.end26
  %23 = load i32, ptr %limit, align 4
  %cmp45 = icmp ugt i32 %23, 0
  br i1 %cmp45, label %if.then47, label %if.else52

if.then47:                                        ; preds = %if.end44
  %24 = load i32, ptr %offset, align 4
  %25 = load ptr, ptr %s.addr, align 8
  %cirrus_bank_base = getelementptr inbounds %struct.CirrusVGAState, ptr %25, i32 0, i32 16
  %26 = load i32, ptr %bank_index.addr, align 4
  %idxprom48 = zext i32 %26 to i64
  %arrayidx49 = getelementptr [2 x i32], ptr %cirrus_bank_base, i64 0, i64 %idxprom48
  store i32 %24, ptr %arrayidx49, align 4
  %27 = load i32, ptr %limit, align 4
  %28 = load ptr, ptr %s.addr, align 8
  %cirrus_bank_limit = getelementptr inbounds %struct.CirrusVGAState, ptr %28, i32 0, i32 17
  %29 = load i32, ptr %bank_index.addr, align 4
  %idxprom50 = zext i32 %29 to i64
  %arrayidx51 = getelementptr [2 x i32], ptr %cirrus_bank_limit, i64 0, i64 %idxprom50
  store i32 %27, ptr %arrayidx51, align 4
  br label %if.end59

if.else52:                                        ; preds = %if.end44
  %30 = load ptr, ptr %s.addr, align 8
  %cirrus_bank_base53 = getelementptr inbounds %struct.CirrusVGAState, ptr %30, i32 0, i32 16
  %31 = load i32, ptr %bank_index.addr, align 4
  %idxprom54 = zext i32 %31 to i64
  %arrayidx55 = getelementptr [2 x i32], ptr %cirrus_bank_base53, i64 0, i64 %idxprom54
  store i32 0, ptr %arrayidx55, align 4
  %32 = load ptr, ptr %s.addr, align 8
  %cirrus_bank_limit56 = getelementptr inbounds %struct.CirrusVGAState, ptr %32, i32 0, i32 17
  %33 = load i32, ptr %bank_index.addr, align 4
  %idxprom57 = zext i32 %33 to i64
  %arrayidx58 = getelementptr [2 x i32], ptr %cirrus_bank_limit56, i64 0, i64 %idxprom57
  store i32 0, ptr %arrayidx58, align 4
  br label %if.end59

if.end59:                                         ; preds = %if.else52, %if.then47
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_update_memory_access(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %mode = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  call void @memory_region_transaction_begin()
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 11
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 23
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 68
  %cmp = icmp eq i32 %and, 68
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %generic_io

if.else:                                          ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 33
  %3 = load ptr, ptr %cirrus_srcptr, align 16
  %4 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 34
  %5 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp2 = icmp ne ptr %3, %5
  br i1 %cmp2, label %if.then4, label %if.else5

if.then4:                                         ; preds = %if.else
  br label %generic_io

if.else5:                                         ; preds = %if.else
  %6 = load ptr, ptr %s.addr, align 8
  %vga6 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga6, i32 0, i32 14
  %arrayidx7 = getelementptr [256 x i8], ptr %gr, i64 0, i64 11
  %7 = load i8, ptr %arrayidx7, align 1
  %conv8 = zext i8 %7 to i32
  %and9 = and i32 %conv8, 20
  %cmp10 = icmp eq i32 %and9, 20
  br i1 %cmp10, label %if.then12, label %if.else13

if.then12:                                        ; preds = %if.else5
  br label %generic_io

if.else13:                                        ; preds = %if.else5
  %8 = load ptr, ptr %s.addr, align 8
  %vga14 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 0
  %gr15 = getelementptr inbounds %struct.VGACommonState, ptr %vga14, i32 0, i32 14
  %arrayidx16 = getelementptr [256 x i8], ptr %gr15, i64 0, i64 11
  %9 = load i8, ptr %arrayidx16, align 1
  %conv17 = zext i8 %9 to i32
  %and18 = and i32 %conv17, 2
  %tobool = icmp ne i32 %and18, 0
  br i1 %tobool, label %if.then19, label %if.end

if.then19:                                        ; preds = %if.else13
  br label %generic_io

if.end:                                           ; preds = %if.else13
  br label %if.end20

if.end20:                                         ; preds = %if.end
  %10 = load ptr, ptr %s.addr, align 8
  %vga21 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 0
  %gr22 = getelementptr inbounds %struct.VGACommonState, ptr %vga21, i32 0, i32 14
  %arrayidx23 = getelementptr [256 x i8], ptr %gr22, i64 0, i64 5
  %11 = load i8, ptr %arrayidx23, align 1
  %conv24 = zext i8 %11 to i32
  %and25 = and i32 %conv24, 7
  store i32 %and25, ptr %mode, align 4
  %12 = load i32, ptr %mode, align 4
  %cmp26 = icmp ult i32 %12, 4
  br i1 %cmp26, label %if.then38, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end20
  %13 = load i32, ptr %mode, align 4
  %cmp28 = icmp ugt i32 %13, 5
  br i1 %cmp28, label %if.then38, label %lor.lhs.false30

lor.lhs.false30:                                  ; preds = %lor.lhs.false
  %14 = load ptr, ptr %s.addr, align 8
  %vga31 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 0
  %gr32 = getelementptr inbounds %struct.VGACommonState, ptr %vga31, i32 0, i32 14
  %arrayidx33 = getelementptr [256 x i8], ptr %gr32, i64 0, i64 11
  %15 = load i8, ptr %arrayidx33, align 1
  %conv34 = zext i8 %15 to i32
  %and35 = and i32 %conv34, 4
  %cmp36 = icmp eq i32 %and35, 0
  br i1 %cmp36, label %if.then38, label %if.else39

if.then38:                                        ; preds = %lor.lhs.false30, %lor.lhs.false, %if.end20
  %16 = load ptr, ptr %s.addr, align 8
  call void @map_linear_vram(ptr noundef %16)
  br label %if.end40

if.else39:                                        ; preds = %lor.lhs.false30
  br label %generic_io

generic_io:                                       ; preds = %if.else39, %if.then19, %if.then12, %if.then4, %if.then
  %17 = load ptr, ptr %s.addr, align 8
  call void @unmap_linear_vram(ptr noundef %17)
  br label %if.end40

if.end40:                                         ; preds = %generic_io, %if.then38
  br label %if.end41

if.end41:                                         ; preds = %if.end40
  br label %if.end42

if.end42:                                         ; preds = %if.end41
  call void @memory_region_transaction_commit()
  ret void
}

declare void @memory_region_transaction_begin() #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @map_linear_vram(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %bustype = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 43
  %1 = load i32, ptr %bustype, align 16
  %cmp = icmp eq i32 %1, 32
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %linear_vram = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 6
  %3 = load i8, ptr %linear_vram, align 16
  %tobool = trunc i8 %3 to i1
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %land.lhs.true
  %4 = load ptr, ptr %s.addr, align 8
  %linear_vram1 = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 6
  store i8 1, ptr %linear_vram1, align 16
  %5 = load ptr, ptr %s.addr, align 8
  %pci_bar = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 5
  %6 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 2
  call void @memory_region_add_subregion_overlap(ptr noundef %pci_bar, i64 noundef 0, ptr noundef %vram, i32 noundef 1)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  %7 = load ptr, ptr %s.addr, align 8
  call void @map_linear_vram_bank(ptr noundef %7, i32 noundef 0)
  %8 = load ptr, ptr %s.addr, align 8
  call void @map_linear_vram_bank(ptr noundef %8, i32 noundef 1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @unmap_linear_vram(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %bustype = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 43
  %1 = load i32, ptr %bustype, align 16
  %cmp = icmp eq i32 %1, 32
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %linear_vram = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 6
  %3 = load i8, ptr %linear_vram, align 16
  %tobool = trunc i8 %3 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true
  %4 = load ptr, ptr %s.addr, align 8
  %linear_vram1 = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 6
  store i8 0, ptr %linear_vram1, align 16
  %5 = load ptr, ptr %s.addr, align 8
  %pci_bar = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 5
  %6 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 2
  call void @memory_region_del_subregion(ptr noundef %pci_bar, ptr noundef %vram)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_bank = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 9
  %arrayidx = getelementptr [2 x %struct.MemoryRegion], ptr %cirrus_bank, i64 0, i64 0
  call void @memory_region_set_enabled(ptr noundef %arrayidx, i1 noundef zeroext false)
  %8 = load ptr, ptr %s.addr, align 8
  %cirrus_bank2 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 9
  %arrayidx3 = getelementptr [2 x %struct.MemoryRegion], ptr %cirrus_bank2, i64 0, i64 1
  call void @memory_region_set_enabled(ptr noundef %arrayidx3, i1 noundef zeroext false)
  ret void
}

declare void @memory_region_transaction_commit() #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @map_linear_vram_bank(ptr noundef %s, i32 noundef %bank) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %bank.addr = alloca i32, align 4
  %mr = alloca ptr, align 8
  %enabled = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %bank, ptr %bank.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_bank = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 9
  %1 = load i32, ptr %bank.addr, align 4
  %idxprom = zext i32 %1 to i64
  %arrayidx = getelementptr [2 x %struct.MemoryRegion], ptr %cirrus_bank, i64 0, i64 %idxprom
  store ptr %arrayidx, ptr %mr, align 8
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 33
  %3 = load ptr, ptr %cirrus_srcptr, align 16
  %4 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 34
  %5 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp = icmp ne ptr %3, %5
  br i1 %cmp, label %land.end, label %land.lhs.true

land.lhs.true:                                    ; preds = %entry
  %6 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 11
  %arrayidx1 = getelementptr [256 x i8], ptr %sr, i64 0, i64 7
  %7 = load i8, ptr %arrayidx1, align 1
  %conv = zext i8 %7 to i32
  %and = and i32 %conv, 1
  %cmp2 = icmp eq i32 %and, 0
  br i1 %cmp2, label %land.end, label %land.lhs.true4

land.lhs.true4:                                   ; preds = %land.lhs.true
  %8 = load ptr, ptr %s.addr, align 8
  %vga5 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga5, i32 0, i32 14
  %arrayidx6 = getelementptr [256 x i8], ptr %gr, i64 0, i64 11
  %9 = load i8, ptr %arrayidx6, align 1
  %conv7 = zext i8 %9 to i32
  %and8 = and i32 %conv7, 20
  %cmp9 = icmp eq i32 %and8, 20
  br i1 %cmp9, label %land.end, label %land.rhs

land.rhs:                                         ; preds = %land.lhs.true4
  %10 = load ptr, ptr %s.addr, align 8
  %vga11 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 0
  %gr12 = getelementptr inbounds %struct.VGACommonState, ptr %vga11, i32 0, i32 14
  %arrayidx13 = getelementptr [256 x i8], ptr %gr12, i64 0, i64 11
  %11 = load i8, ptr %arrayidx13, align 1
  %conv14 = zext i8 %11 to i32
  %and15 = and i32 %conv14, 2
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  br label %land.end

land.end:                                         ; preds = %land.rhs, %land.lhs.true4, %land.lhs.true, %entry
  %12 = phi i1 [ false, %land.lhs.true4 ], [ false, %land.lhs.true ], [ false, %entry ], [ %lnot, %land.rhs ]
  %frombool = zext i1 %12 to i8
  store i8 %frombool, ptr %enabled, align 1
  %13 = load ptr, ptr %mr, align 8
  %14 = load i8, ptr %enabled, align 1
  %tobool16 = trunc i8 %14 to i1
  call void @memory_region_set_enabled(ptr noundef %13, i1 noundef zeroext %tobool16)
  %15 = load ptr, ptr %mr, align 8
  %16 = load ptr, ptr %s.addr, align 8
  %cirrus_bank_base = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 16
  %17 = load i32, ptr %bank.addr, align 4
  %idxprom17 = zext i32 %17 to i64
  %arrayidx18 = getelementptr [2 x i32], ptr %cirrus_bank_base, i64 0, i64 %idxprom17
  %18 = load i32, ptr %arrayidx18, align 4
  %conv19 = zext i32 %18 to i64
  call void @memory_region_set_alias_offset(ptr noundef %15, i64 noundef %conv19)
  ret void
}

declare void @memory_region_set_alias_offset(ptr noundef, i64 noundef) #1

declare void @memory_region_del_subregion(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @cirrus_vga_ioport_read(ptr noundef %opaque, i64 noundef %addr, i32 noundef %size) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %c = alloca ptr, align 8
  %s = alloca ptr, align 8
  %val = alloca i32, align 4
  %index = alloca i32, align 4
  store ptr %opaque, ptr %opaque.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %c, align 8
  %1 = load ptr, ptr %c, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 0
  store ptr %vga, ptr %s, align 8
  %2 = load i64, ptr %addr.addr, align 8
  %add = add i64 %2, 944
  store i64 %add, ptr %addr.addr, align 8
  %3 = load ptr, ptr %s, align 8
  %4 = load i64, ptr %addr.addr, align 8
  %conv = trunc i64 %4 to i32
  %call = call i32 @vga_ioport_invalid(ptr noundef %3, i32 noundef %conv)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %val, align 4
  br label %if.end48

if.else:                                          ; preds = %entry
  %5 = load i64, ptr %addr.addr, align 8
  switch i64 %5, label %sw.default [
    i64 960, label %sw.bb
    i64 961, label %sw.bb5
    i64 962, label %sw.bb14
    i64 964, label %sw.bb16
    i64 965, label %sw.bb18
    i64 966, label %sw.bb20
    i64 967, label %sw.bb22
    i64 968, label %sw.bb24
    i64 969, label %sw.bb26
    i64 970, label %sw.bb28
    i64 972, label %sw.bb30
    i64 974, label %sw.bb32
    i64 975, label %sw.bb34
    i64 948, label %sw.bb38
    i64 980, label %sw.bb38
    i64 949, label %sw.bb40
    i64 981, label %sw.bb40
    i64 954, label %sw.bb44
    i64 986, label %sw.bb44
  ]

sw.bb:                                            ; preds = %if.else
  %6 = load ptr, ptr %s, align 8
  %ar_flip_flop = getelementptr inbounds %struct.VGACommonState, ptr %6, i32 0, i32 17
  %7 = load i32, ptr %ar_flip_flop, align 8
  %cmp = icmp eq i32 %7, 0
  br i1 %cmp, label %if.then2, label %if.else4

if.then2:                                         ; preds = %sw.bb
  %8 = load ptr, ptr %s, align 8
  %ar_index = getelementptr inbounds %struct.VGACommonState, ptr %8, i32 0, i32 15
  %9 = load i8, ptr %ar_index, align 2
  %conv3 = zext i8 %9 to i32
  store i32 %conv3, ptr %val, align 4
  br label %if.end

if.else4:                                         ; preds = %sw.bb
  store i32 0, ptr %val, align 4
  br label %if.end

if.end:                                           ; preds = %if.else4, %if.then2
  br label %sw.epilog

sw.bb5:                                           ; preds = %if.else
  %10 = load ptr, ptr %s, align 8
  %ar_index6 = getelementptr inbounds %struct.VGACommonState, ptr %10, i32 0, i32 15
  %11 = load i8, ptr %ar_index6, align 2
  %conv7 = zext i8 %11 to i32
  %and = and i32 %conv7, 31
  store i32 %and, ptr %index, align 4
  %12 = load i32, ptr %index, align 4
  %cmp8 = icmp slt i32 %12, 21
  br i1 %cmp8, label %if.then10, label %if.else12

if.then10:                                        ; preds = %sw.bb5
  %13 = load ptr, ptr %s, align 8
  %ar = getelementptr inbounds %struct.VGACommonState, ptr %13, i32 0, i32 16
  %14 = load i32, ptr %index, align 4
  %idxprom = sext i32 %14 to i64
  %arrayidx = getelementptr [21 x i8], ptr %ar, i64 0, i64 %idxprom
  %15 = load i8, ptr %arrayidx, align 1
  %conv11 = zext i8 %15 to i32
  store i32 %conv11, ptr %val, align 4
  br label %if.end13

if.else12:                                        ; preds = %sw.bb5
  store i32 0, ptr %val, align 4
  br label %if.end13

if.end13:                                         ; preds = %if.else12, %if.then10
  br label %sw.epilog

sw.bb14:                                          ; preds = %if.else
  %16 = load ptr, ptr %s, align 8
  %st00 = getelementptr inbounds %struct.VGACommonState, ptr %16, i32 0, i32 22
  %17 = load i8, ptr %st00, align 1
  %conv15 = zext i8 %17 to i32
  store i32 %conv15, ptr %val, align 4
  br label %sw.epilog

sw.bb16:                                          ; preds = %if.else
  %18 = load ptr, ptr %s, align 8
  %sr_index = getelementptr inbounds %struct.VGACommonState, ptr %18, i32 0, i32 10
  %19 = load i8, ptr %sr_index, align 16
  %conv17 = zext i8 %19 to i32
  store i32 %conv17, ptr %val, align 4
  br label %sw.epilog

sw.bb18:                                          ; preds = %if.else
  %20 = load ptr, ptr %c, align 8
  %call19 = call i32 @cirrus_vga_read_sr(ptr noundef %20)
  store i32 %call19, ptr %val, align 4
  br label %sw.epilog

sw.bb20:                                          ; preds = %if.else
  %21 = load ptr, ptr %c, align 8
  %call21 = call i32 @cirrus_read_hidden_dac(ptr noundef %21)
  store i32 %call21, ptr %val, align 4
  br label %sw.epilog

sw.bb22:                                          ; preds = %if.else
  %22 = load ptr, ptr %s, align 8
  %dac_state = getelementptr inbounds %struct.VGACommonState, ptr %22, i32 0, i32 24
  %23 = load i8, ptr %dac_state, align 1
  %conv23 = zext i8 %23 to i32
  store i32 %conv23, ptr %val, align 4
  br label %sw.epilog

sw.bb24:                                          ; preds = %if.else
  %24 = load ptr, ptr %s, align 8
  %dac_write_index = getelementptr inbounds %struct.VGACommonState, ptr %24, i32 0, i32 27
  %25 = load i8, ptr %dac_write_index, align 4
  %conv25 = zext i8 %25 to i32
  store i32 %conv25, ptr %val, align 4
  %26 = load ptr, ptr %c, align 8
  %cirrus_hidden_dac_lockindex = getelementptr inbounds %struct.CirrusVGAState, ptr %26, i32 0, i32 14
  store i8 0, ptr %cirrus_hidden_dac_lockindex, align 2
  br label %sw.epilog

sw.bb26:                                          ; preds = %if.else
  %27 = load ptr, ptr %c, align 8
  %call27 = call i32 @cirrus_vga_read_palette(ptr noundef %27)
  store i32 %call27, ptr %val, align 4
  br label %sw.epilog

sw.bb28:                                          ; preds = %if.else
  %28 = load ptr, ptr %s, align 8
  %fcr = getelementptr inbounds %struct.VGACommonState, ptr %28, i32 0, i32 21
  %29 = load i8, ptr %fcr, align 2
  %conv29 = zext i8 %29 to i32
  store i32 %conv29, ptr %val, align 4
  br label %sw.epilog

sw.bb30:                                          ; preds = %if.else
  %30 = load ptr, ptr %s, align 8
  %msr = getelementptr inbounds %struct.VGACommonState, ptr %30, i32 0, i32 20
  %31 = load i8, ptr %msr, align 1
  %conv31 = zext i8 %31 to i32
  store i32 %conv31, ptr %val, align 4
  br label %sw.epilog

sw.bb32:                                          ; preds = %if.else
  %32 = load ptr, ptr %s, align 8
  %gr_index = getelementptr inbounds %struct.VGACommonState, ptr %32, i32 0, i32 13
  %33 = load i8, ptr %gr_index, align 1
  %conv33 = zext i8 %33 to i32
  store i32 %conv33, ptr %val, align 4
  br label %sw.epilog

sw.bb34:                                          ; preds = %if.else
  %34 = load ptr, ptr %c, align 8
  %35 = load ptr, ptr %s, align 8
  %gr_index35 = getelementptr inbounds %struct.VGACommonState, ptr %35, i32 0, i32 13
  %36 = load i8, ptr %gr_index35, align 1
  %conv36 = zext i8 %36 to i32
  %call37 = call i32 @cirrus_vga_read_gr(ptr noundef %34, i32 noundef %conv36)
  store i32 %call37, ptr %val, align 4
  br label %sw.epilog

sw.bb38:                                          ; preds = %if.else, %if.else
  %37 = load ptr, ptr %s, align 8
  %cr_index = getelementptr inbounds %struct.VGACommonState, ptr %37, i32 0, i32 18
  %38 = load i8, ptr %cr_index, align 4
  %conv39 = zext i8 %38 to i32
  store i32 %conv39, ptr %val, align 4
  br label %sw.epilog

sw.bb40:                                          ; preds = %if.else, %if.else
  %39 = load ptr, ptr %c, align 8
  %40 = load ptr, ptr %s, align 8
  %cr_index41 = getelementptr inbounds %struct.VGACommonState, ptr %40, i32 0, i32 18
  %41 = load i8, ptr %cr_index41, align 4
  %conv42 = zext i8 %41 to i32
  %call43 = call i32 @cirrus_vga_read_cr(ptr noundef %39, i32 noundef %conv42)
  store i32 %call43, ptr %val, align 4
  br label %sw.epilog

sw.bb44:                                          ; preds = %if.else, %if.else
  %42 = load ptr, ptr %s, align 8
  %retrace = getelementptr inbounds %struct.VGACommonState, ptr %42, i32 0, i32 79
  %43 = load ptr, ptr %retrace, align 8
  %44 = load ptr, ptr %s, align 8
  %call45 = call zeroext i8 %43(ptr noundef %44)
  %45 = load ptr, ptr %s, align 8
  %st01 = getelementptr inbounds %struct.VGACommonState, ptr %45, i32 0, i32 23
  store i8 %call45, ptr %st01, align 16
  %conv46 = zext i8 %call45 to i32
  store i32 %conv46, ptr %val, align 4
  %46 = load ptr, ptr %s, align 8
  %ar_flip_flop47 = getelementptr inbounds %struct.VGACommonState, ptr %46, i32 0, i32 17
  store i32 0, ptr %ar_flip_flop47, align 8
  br label %sw.epilog

sw.default:                                       ; preds = %if.else
  store i32 0, ptr %val, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb44, %sw.bb40, %sw.bb38, %sw.bb34, %sw.bb32, %sw.bb30, %sw.bb28, %sw.bb26, %sw.bb24, %sw.bb22, %sw.bb20, %sw.bb18, %sw.bb16, %sw.bb14, %if.end13, %if.end
  br label %if.end48

if.end48:                                         ; preds = %sw.epilog, %if.then
  %47 = load i64, ptr %addr.addr, align 8
  %conv49 = trunc i64 %47 to i32
  %48 = load i32, ptr %val, align 4
  call void @trace_vga_cirrus_read_io(i32 noundef %conv49, i32 noundef %48)
  %49 = load i32, ptr %val, align 4
  %conv50 = sext i32 %49 to i64
  ret i64 %conv50
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_ioport_write(ptr noundef %opaque, i64 noundef %addr, i64 noundef %val, i32 noundef %size) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %val.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %c = alloca ptr, align 8
  %s = alloca ptr, align 8
  %index = alloca i32, align 4
  store ptr %opaque, ptr %opaque.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i64 %val, ptr %val.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %c, align 8
  %1 = load ptr, ptr %c, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 0
  store ptr %vga, ptr %s, align 8
  %2 = load i64, ptr %addr.addr, align 8
  %add = add i64 %2, 944
  store i64 %add, ptr %addr.addr, align 8
  %3 = load ptr, ptr %s, align 8
  %4 = load i64, ptr %addr.addr, align 8
  %conv = trunc i64 %4 to i32
  %call = call i32 @vga_ioport_invalid(ptr noundef %3, i32 noundef %conv)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  br label %sw.epilog73

if.end:                                           ; preds = %entry
  %5 = load i64, ptr %addr.addr, align 8
  %conv1 = trunc i64 %5 to i32
  %6 = load i64, ptr %val.addr, align 8
  %conv2 = trunc i64 %6 to i32
  call void @trace_vga_cirrus_write_io(i32 noundef %conv1, i32 noundef %conv2)
  %7 = load i64, ptr %addr.addr, align 8
  switch i64 %7, label %sw.epilog73 [
    i64 960, label %sw.bb
    i64 962, label %sw.bb43
    i64 964, label %sw.bb46
    i64 965, label %sw.bb48
    i64 966, label %sw.bb50
    i64 967, label %sw.bb52
    i64 968, label %sw.bb54
    i64 969, label %sw.bb58
    i64 974, label %sw.bb60
    i64 975, label %sw.bb62
    i64 948, label %sw.bb66
    i64 980, label %sw.bb66
    i64 949, label %sw.bb68
    i64 981, label %sw.bb68
    i64 954, label %sw.bb70
    i64 986, label %sw.bb70
  ]

sw.bb:                                            ; preds = %if.end
  %8 = load ptr, ptr %s, align 8
  %ar_flip_flop = getelementptr inbounds %struct.VGACommonState, ptr %8, i32 0, i32 17
  %9 = load i32, ptr %ar_flip_flop, align 8
  %cmp = icmp eq i32 %9, 0
  br i1 %cmp, label %if.then4, label %if.else

if.then4:                                         ; preds = %sw.bb
  %10 = load i64, ptr %val.addr, align 8
  %and = and i64 %10, 63
  store i64 %and, ptr %val.addr, align 8
  %11 = load i64, ptr %val.addr, align 8
  %conv5 = trunc i64 %11 to i8
  %12 = load ptr, ptr %s, align 8
  %ar_index = getelementptr inbounds %struct.VGACommonState, ptr %12, i32 0, i32 15
  store i8 %conv5, ptr %ar_index, align 2
  br label %if.end41

if.else:                                          ; preds = %sw.bb
  %13 = load ptr, ptr %s, align 8
  %ar_index6 = getelementptr inbounds %struct.VGACommonState, ptr %13, i32 0, i32 15
  %14 = load i8, ptr %ar_index6, align 2
  %conv7 = zext i8 %14 to i32
  %and8 = and i32 %conv7, 31
  store i32 %and8, ptr %index, align 4
  %15 = load i32, ptr %index, align 4
  switch i32 %15, label %sw.default [
    i32 0, label %sw.bb9
    i32 1, label %sw.bb9
    i32 2, label %sw.bb9
    i32 3, label %sw.bb9
    i32 4, label %sw.bb9
    i32 5, label %sw.bb9
    i32 6, label %sw.bb9
    i32 7, label %sw.bb9
    i32 8, label %sw.bb9
    i32 9, label %sw.bb9
    i32 10, label %sw.bb9
    i32 11, label %sw.bb9
    i32 12, label %sw.bb9
    i32 13, label %sw.bb9
    i32 14, label %sw.bb9
    i32 15, label %sw.bb9
    i32 16, label %sw.bb12
    i32 17, label %sw.bb18
    i32 18, label %sw.bb23
    i32 19, label %sw.bb29
    i32 20, label %sw.bb35
  ]

sw.bb9:                                           ; preds = %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else, %if.else
  %16 = load i64, ptr %val.addr, align 8
  %and10 = and i64 %16, 63
  %conv11 = trunc i64 %and10 to i8
  %17 = load ptr, ptr %s, align 8
  %ar = getelementptr inbounds %struct.VGACommonState, ptr %17, i32 0, i32 16
  %18 = load i32, ptr %index, align 4
  %idxprom = sext i32 %18 to i64
  %arrayidx = getelementptr [21 x i8], ptr %ar, i64 0, i64 %idxprom
  store i8 %conv11, ptr %arrayidx, align 1
  br label %sw.epilog

sw.bb12:                                          ; preds = %if.else
  %19 = load i64, ptr %val.addr, align 8
  %and13 = and i64 %19, -17
  %conv14 = trunc i64 %and13 to i8
  %20 = load ptr, ptr %s, align 8
  %ar15 = getelementptr inbounds %struct.VGACommonState, ptr %20, i32 0, i32 16
  %21 = load i32, ptr %index, align 4
  %idxprom16 = sext i32 %21 to i64
  %arrayidx17 = getelementptr [21 x i8], ptr %ar15, i64 0, i64 %idxprom16
  store i8 %conv14, ptr %arrayidx17, align 1
  br label %sw.epilog

sw.bb18:                                          ; preds = %if.else
  %22 = load i64, ptr %val.addr, align 8
  %conv19 = trunc i64 %22 to i8
  %23 = load ptr, ptr %s, align 8
  %ar20 = getelementptr inbounds %struct.VGACommonState, ptr %23, i32 0, i32 16
  %24 = load i32, ptr %index, align 4
  %idxprom21 = sext i32 %24 to i64
  %arrayidx22 = getelementptr [21 x i8], ptr %ar20, i64 0, i64 %idxprom21
  store i8 %conv19, ptr %arrayidx22, align 1
  br label %sw.epilog

sw.bb23:                                          ; preds = %if.else
  %25 = load i64, ptr %val.addr, align 8
  %and24 = and i64 %25, -193
  %conv25 = trunc i64 %and24 to i8
  %26 = load ptr, ptr %s, align 8
  %ar26 = getelementptr inbounds %struct.VGACommonState, ptr %26, i32 0, i32 16
  %27 = load i32, ptr %index, align 4
  %idxprom27 = sext i32 %27 to i64
  %arrayidx28 = getelementptr [21 x i8], ptr %ar26, i64 0, i64 %idxprom27
  store i8 %conv25, ptr %arrayidx28, align 1
  br label %sw.epilog

sw.bb29:                                          ; preds = %if.else
  %28 = load i64, ptr %val.addr, align 8
  %and30 = and i64 %28, -241
  %conv31 = trunc i64 %and30 to i8
  %29 = load ptr, ptr %s, align 8
  %ar32 = getelementptr inbounds %struct.VGACommonState, ptr %29, i32 0, i32 16
  %30 = load i32, ptr %index, align 4
  %idxprom33 = sext i32 %30 to i64
  %arrayidx34 = getelementptr [21 x i8], ptr %ar32, i64 0, i64 %idxprom33
  store i8 %conv31, ptr %arrayidx34, align 1
  br label %sw.epilog

sw.bb35:                                          ; preds = %if.else
  %31 = load i64, ptr %val.addr, align 8
  %and36 = and i64 %31, -241
  %conv37 = trunc i64 %and36 to i8
  %32 = load ptr, ptr %s, align 8
  %ar38 = getelementptr inbounds %struct.VGACommonState, ptr %32, i32 0, i32 16
  %33 = load i32, ptr %index, align 4
  %idxprom39 = sext i32 %33 to i64
  %arrayidx40 = getelementptr [21 x i8], ptr %ar38, i64 0, i64 %idxprom39
  store i8 %conv37, ptr %arrayidx40, align 1
  br label %sw.epilog

sw.default:                                       ; preds = %if.else
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb35, %sw.bb29, %sw.bb23, %sw.bb18, %sw.bb12, %sw.bb9
  br label %if.end41

if.end41:                                         ; preds = %sw.epilog, %if.then4
  %34 = load ptr, ptr %s, align 8
  %ar_flip_flop42 = getelementptr inbounds %struct.VGACommonState, ptr %34, i32 0, i32 17
  %35 = load i32, ptr %ar_flip_flop42, align 8
  %xor = xor i32 %35, 1
  store i32 %xor, ptr %ar_flip_flop42, align 8
  br label %sw.epilog73

sw.bb43:                                          ; preds = %if.end
  %36 = load i64, ptr %val.addr, align 8
  %and44 = and i64 %36, -17
  %conv45 = trunc i64 %and44 to i8
  %37 = load ptr, ptr %s, align 8
  %msr = getelementptr inbounds %struct.VGACommonState, ptr %37, i32 0, i32 20
  store i8 %conv45, ptr %msr, align 1
  %38 = load ptr, ptr %s, align 8
  %update_retrace_info = getelementptr inbounds %struct.VGACommonState, ptr %38, i32 0, i32 80
  %39 = load ptr, ptr %update_retrace_info, align 16
  %40 = load ptr, ptr %s, align 8
  call void %39(ptr noundef %40)
  br label %sw.epilog73

sw.bb46:                                          ; preds = %if.end
  %41 = load i64, ptr %val.addr, align 8
  %conv47 = trunc i64 %41 to i8
  %42 = load ptr, ptr %s, align 8
  %sr_index = getelementptr inbounds %struct.VGACommonState, ptr %42, i32 0, i32 10
  store i8 %conv47, ptr %sr_index, align 16
  br label %sw.epilog73

sw.bb48:                                          ; preds = %if.end
  %43 = load ptr, ptr %c, align 8
  %44 = load i64, ptr %val.addr, align 8
  %conv49 = trunc i64 %44 to i32
  call void @cirrus_vga_write_sr(ptr noundef %43, i32 noundef %conv49)
  br label %sw.epilog73

sw.bb50:                                          ; preds = %if.end
  %45 = load ptr, ptr %c, align 8
  %46 = load i64, ptr %val.addr, align 8
  %conv51 = trunc i64 %46 to i32
  call void @cirrus_write_hidden_dac(ptr noundef %45, i32 noundef %conv51)
  br label %sw.epilog73

sw.bb52:                                          ; preds = %if.end
  %47 = load i64, ptr %val.addr, align 8
  %conv53 = trunc i64 %47 to i8
  %48 = load ptr, ptr %s, align 8
  %dac_read_index = getelementptr inbounds %struct.VGACommonState, ptr %48, i32 0, i32 26
  store i8 %conv53, ptr %dac_read_index, align 1
  %49 = load ptr, ptr %s, align 8
  %dac_sub_index = getelementptr inbounds %struct.VGACommonState, ptr %49, i32 0, i32 25
  store i8 0, ptr %dac_sub_index, align 2
  %50 = load ptr, ptr %s, align 8
  %dac_state = getelementptr inbounds %struct.VGACommonState, ptr %50, i32 0, i32 24
  store i8 3, ptr %dac_state, align 1
  br label %sw.epilog73

sw.bb54:                                          ; preds = %if.end
  %51 = load i64, ptr %val.addr, align 8
  %conv55 = trunc i64 %51 to i8
  %52 = load ptr, ptr %s, align 8
  %dac_write_index = getelementptr inbounds %struct.VGACommonState, ptr %52, i32 0, i32 27
  store i8 %conv55, ptr %dac_write_index, align 4
  %53 = load ptr, ptr %s, align 8
  %dac_sub_index56 = getelementptr inbounds %struct.VGACommonState, ptr %53, i32 0, i32 25
  store i8 0, ptr %dac_sub_index56, align 2
  %54 = load ptr, ptr %s, align 8
  %dac_state57 = getelementptr inbounds %struct.VGACommonState, ptr %54, i32 0, i32 24
  store i8 0, ptr %dac_state57, align 1
  br label %sw.epilog73

sw.bb58:                                          ; preds = %if.end
  %55 = load ptr, ptr %c, align 8
  %56 = load i64, ptr %val.addr, align 8
  %conv59 = trunc i64 %56 to i32
  call void @cirrus_vga_write_palette(ptr noundef %55, i32 noundef %conv59)
  br label %sw.epilog73

sw.bb60:                                          ; preds = %if.end
  %57 = load i64, ptr %val.addr, align 8
  %conv61 = trunc i64 %57 to i8
  %58 = load ptr, ptr %s, align 8
  %gr_index = getelementptr inbounds %struct.VGACommonState, ptr %58, i32 0, i32 13
  store i8 %conv61, ptr %gr_index, align 1
  br label %sw.epilog73

sw.bb62:                                          ; preds = %if.end
  %59 = load ptr, ptr %c, align 8
  %60 = load ptr, ptr %s, align 8
  %gr_index63 = getelementptr inbounds %struct.VGACommonState, ptr %60, i32 0, i32 13
  %61 = load i8, ptr %gr_index63, align 1
  %conv64 = zext i8 %61 to i32
  %62 = load i64, ptr %val.addr, align 8
  %conv65 = trunc i64 %62 to i32
  call void @cirrus_vga_write_gr(ptr noundef %59, i32 noundef %conv64, i32 noundef %conv65)
  br label %sw.epilog73

sw.bb66:                                          ; preds = %if.end, %if.end
  %63 = load i64, ptr %val.addr, align 8
  %conv67 = trunc i64 %63 to i8
  %64 = load ptr, ptr %s, align 8
  %cr_index = getelementptr inbounds %struct.VGACommonState, ptr %64, i32 0, i32 18
  store i8 %conv67, ptr %cr_index, align 4
  br label %sw.epilog73

sw.bb68:                                          ; preds = %if.end, %if.end
  %65 = load ptr, ptr %c, align 8
  %66 = load i64, ptr %val.addr, align 8
  %conv69 = trunc i64 %66 to i32
  call void @cirrus_vga_write_cr(ptr noundef %65, i32 noundef %conv69)
  br label %sw.epilog73

sw.bb70:                                          ; preds = %if.end, %if.end
  %67 = load i64, ptr %val.addr, align 8
  %and71 = and i64 %67, 16
  %conv72 = trunc i64 %and71 to i8
  %68 = load ptr, ptr %s, align 8
  %fcr = getelementptr inbounds %struct.VGACommonState, ptr %68, i32 0, i32 21
  store i8 %conv72, ptr %fcr, align 2
  br label %sw.epilog73

sw.epilog73:                                      ; preds = %sw.bb70, %sw.bb68, %sw.bb66, %sw.bb62, %sw.bb60, %sw.bb58, %sw.bb54, %sw.bb52, %sw.bb50, %sw.bb48, %sw.bb46, %sw.bb43, %if.end41, %if.end, %if.then
  ret void
}

declare i32 @vga_ioport_invalid(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_vga_read_sr(ptr noundef %s) #0 {
entry:
  %retval = alloca i32, align 4
  %s.addr = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %sr_index = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 10
  %1 = load i8, ptr %sr_index, align 16
  %conv = zext i8 %1 to i32
  switch i32 %conv, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb
    i32 2, label %sw.bb
    i32 3, label %sw.bb
    i32 4, label %sw.bb
    i32 6, label %sw.bb5
    i32 16, label %sw.bb13
    i32 48, label %sw.bb13
    i32 80, label %sw.bb13
    i32 112, label %sw.bb13
    i32 144, label %sw.bb13
    i32 176, label %sw.bb13
    i32 208, label %sw.bb13
    i32 240, label %sw.bb13
    i32 17, label %sw.bb18
    i32 49, label %sw.bb18
    i32 81, label %sw.bb18
    i32 113, label %sw.bb18
    i32 145, label %sw.bb18
    i32 177, label %sw.bb18
    i32 209, label %sw.bb18
    i32 241, label %sw.bb18
    i32 5, label %sw.bb23
    i32 7, label %sw.bb23
    i32 8, label %sw.bb23
    i32 9, label %sw.bb23
    i32 10, label %sw.bb23
    i32 11, label %sw.bb23
    i32 12, label %sw.bb23
    i32 13, label %sw.bb23
    i32 14, label %sw.bb23
    i32 15, label %sw.bb23
    i32 18, label %sw.bb23
    i32 19, label %sw.bb23
    i32 20, label %sw.bb23
    i32 21, label %sw.bb23
    i32 22, label %sw.bb23
    i32 23, label %sw.bb23
    i32 24, label %sw.bb23
    i32 25, label %sw.bb23
    i32 26, label %sw.bb23
    i32 27, label %sw.bb23
    i32 28, label %sw.bb23
    i32 29, label %sw.bb23
    i32 30, label %sw.bb23
    i32 31, label %sw.bb23
  ]

sw.bb:                                            ; preds = %entry, %entry, %entry, %entry, %entry
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 11
  %3 = load ptr, ptr %s.addr, align 8
  %vga2 = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %sr_index3 = getelementptr inbounds %struct.VGACommonState, ptr %vga2, i32 0, i32 10
  %4 = load i8, ptr %sr_index3, align 16
  %idxprom = zext i8 %4 to i64
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 %idxprom
  %5 = load i8, ptr %arrayidx, align 1
  %conv4 = zext i8 %5 to i32
  store i32 %conv4, ptr %retval, align 4
  br label %return

sw.bb5:                                           ; preds = %entry
  %6 = load ptr, ptr %s.addr, align 8
  %vga6 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %sr7 = getelementptr inbounds %struct.VGACommonState, ptr %vga6, i32 0, i32 11
  %7 = load ptr, ptr %s.addr, align 8
  %vga8 = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 0
  %sr_index9 = getelementptr inbounds %struct.VGACommonState, ptr %vga8, i32 0, i32 10
  %8 = load i8, ptr %sr_index9, align 16
  %idxprom10 = zext i8 %8 to i64
  %arrayidx11 = getelementptr [256 x i8], ptr %sr7, i64 0, i64 %idxprom10
  %9 = load i8, ptr %arrayidx11, align 1
  %conv12 = zext i8 %9 to i32
  store i32 %conv12, ptr %retval, align 4
  br label %return

sw.bb13:                                          ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %10 = load ptr, ptr %s.addr, align 8
  %vga14 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 0
  %sr15 = getelementptr inbounds %struct.VGACommonState, ptr %vga14, i32 0, i32 11
  %arrayidx16 = getelementptr [256 x i8], ptr %sr15, i64 0, i64 16
  %11 = load i8, ptr %arrayidx16, align 1
  %conv17 = zext i8 %11 to i32
  store i32 %conv17, ptr %retval, align 4
  br label %return

sw.bb18:                                          ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %12 = load ptr, ptr %s.addr, align 8
  %vga19 = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 0
  %sr20 = getelementptr inbounds %struct.VGACommonState, ptr %vga19, i32 0, i32 11
  %arrayidx21 = getelementptr [256 x i8], ptr %sr20, i64 0, i64 17
  %13 = load i8, ptr %arrayidx21, align 1
  %conv22 = zext i8 %13 to i32
  store i32 %conv22, ptr %retval, align 4
  br label %return

sw.bb23:                                          ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %14 = load ptr, ptr %s.addr, align 8
  %vga24 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 0
  %sr25 = getelementptr inbounds %struct.VGACommonState, ptr %vga24, i32 0, i32 11
  %15 = load ptr, ptr %s.addr, align 8
  %vga26 = getelementptr inbounds %struct.CirrusVGAState, ptr %15, i32 0, i32 0
  %sr_index27 = getelementptr inbounds %struct.VGACommonState, ptr %vga26, i32 0, i32 10
  %16 = load i8, ptr %sr_index27, align 16
  %idxprom28 = zext i8 %16 to i64
  %arrayidx29 = getelementptr [256 x i8], ptr %sr25, i64 0, i64 %idxprom28
  %17 = load i8, ptr %arrayidx29, align 1
  %conv30 = zext i8 %17 to i32
  store i32 %conv30, ptr %retval, align 4
  br label %return

sw.default:                                       ; preds = %entry
  br label %do.body

do.body:                                          ; preds = %sw.default
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call, true
  %lnot31 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot31 to i32
  %conv32 = sext i32 %lnot.ext to i64
  %tobool = icmp ne i64 %conv32, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %do.body
  %18 = load ptr, ptr %s.addr, align 8
  %vga33 = getelementptr inbounds %struct.CirrusVGAState, ptr %18, i32 0, i32 0
  %sr_index34 = getelementptr inbounds %struct.VGACommonState, ptr %vga33, i32 0, i32 10
  %19 = load i8, ptr %sr_index34, align 16
  %conv35 = zext i8 %19 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.36, i32 noundef %conv35)
  br label %if.end

if.end:                                           ; preds = %if.then, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end
  store i32 255, ptr %retval, align 4
  br label %return

return:                                           ; preds = %do.end, %sw.bb23, %sw.bb18, %sw.bb13, %sw.bb5, %sw.bb
  %20 = load i32, ptr %retval, align 4
  ret i32 %20
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_read_hidden_dac(ptr noundef %s) #0 {
entry:
  %retval = alloca i32, align 4
  %s.addr = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_hidden_dac_lockindex = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 14
  %1 = load i8, ptr %cirrus_hidden_dac_lockindex, align 2
  %inc = add i8 %1, 1
  store i8 %inc, ptr %cirrus_hidden_dac_lockindex, align 2
  %conv = zext i8 %inc to i32
  %cmp = icmp eq i32 %conv, 5
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_hidden_dac_lockindex2 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 14
  store i8 0, ptr %cirrus_hidden_dac_lockindex2, align 2
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_hidden_dac_data = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 15
  %4 = load i8, ptr %cirrus_hidden_dac_data, align 1
  %conv3 = zext i8 %4 to i32
  store i32 %conv3, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %entry
  store i32 255, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end, %if.then
  %5 = load i32, ptr %retval, align 4
  ret i32 %5
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_vga_read_palette(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %val = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 11
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 18
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 2
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_hidden_palette = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 18
  %3 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %dac_read_index = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 26
  %4 = load i8, ptr %dac_read_index, align 1
  %conv2 = zext i8 %4 to i32
  %and3 = and i32 %conv2, 15
  %mul = mul i32 %and3, 3
  %5 = load ptr, ptr %s.addr, align 8
  %vga4 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 0
  %dac_sub_index = getelementptr inbounds %struct.VGACommonState, ptr %vga4, i32 0, i32 25
  %6 = load i8, ptr %dac_sub_index, align 2
  %conv5 = zext i8 %6 to i32
  %add = add i32 %mul, %conv5
  %idxprom = sext i32 %add to i64
  %arrayidx6 = getelementptr [48 x i8], ptr %cirrus_hidden_palette, i64 0, i64 %idxprom
  %7 = load i8, ptr %arrayidx6, align 1
  %conv7 = zext i8 %7 to i32
  store i32 %conv7, ptr %val, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  %8 = load ptr, ptr %s.addr, align 8
  %vga8 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 0
  %palette = getelementptr inbounds %struct.VGACommonState, ptr %vga8, i32 0, i32 30
  %9 = load ptr, ptr %s.addr, align 8
  %vga9 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 0
  %dac_read_index10 = getelementptr inbounds %struct.VGACommonState, ptr %vga9, i32 0, i32 26
  %10 = load i8, ptr %dac_read_index10, align 1
  %conv11 = zext i8 %10 to i32
  %mul12 = mul i32 %conv11, 3
  %11 = load ptr, ptr %s.addr, align 8
  %vga13 = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 0
  %dac_sub_index14 = getelementptr inbounds %struct.VGACommonState, ptr %vga13, i32 0, i32 25
  %12 = load i8, ptr %dac_sub_index14, align 2
  %conv15 = zext i8 %12 to i32
  %add16 = add i32 %mul12, %conv15
  %idxprom17 = sext i32 %add16 to i64
  %arrayidx18 = getelementptr [768 x i8], ptr %palette, i64 0, i64 %idxprom17
  %13 = load i8, ptr %arrayidx18, align 1
  %conv19 = zext i8 %13 to i32
  store i32 %conv19, ptr %val, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %14 = load ptr, ptr %s.addr, align 8
  %vga20 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 0
  %dac_sub_index21 = getelementptr inbounds %struct.VGACommonState, ptr %vga20, i32 0, i32 25
  %15 = load i8, ptr %dac_sub_index21, align 2
  %inc = add i8 %15, 1
  store i8 %inc, ptr %dac_sub_index21, align 2
  %conv22 = zext i8 %inc to i32
  %cmp = icmp eq i32 %conv22, 3
  br i1 %cmp, label %if.then24, label %if.end30

if.then24:                                        ; preds = %if.end
  %16 = load ptr, ptr %s.addr, align 8
  %vga25 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 0
  %dac_sub_index26 = getelementptr inbounds %struct.VGACommonState, ptr %vga25, i32 0, i32 25
  store i8 0, ptr %dac_sub_index26, align 2
  %17 = load ptr, ptr %s.addr, align 8
  %vga27 = getelementptr inbounds %struct.CirrusVGAState, ptr %17, i32 0, i32 0
  %dac_read_index28 = getelementptr inbounds %struct.VGACommonState, ptr %vga27, i32 0, i32 26
  %18 = load i8, ptr %dac_read_index28, align 1
  %inc29 = add i8 %18, 1
  store i8 %inc29, ptr %dac_read_index28, align 1
  br label %if.end30

if.end30:                                         ; preds = %if.then24, %if.end
  %19 = load i32, ptr %val, align 4
  ret i32 %19
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_vga_read_gr(ptr noundef %s, i32 noundef %reg_index) #0 {
entry:
  %retval = alloca i32, align 4
  %s.addr = alloca ptr, align 8
  %reg_index.addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %reg_index, ptr %reg_index.addr, align 4
  %0 = load i32, ptr %reg_index.addr, align 4
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
    i32 2, label %sw.bb3
    i32 3, label %sw.bb3
    i32 4, label %sw.bb3
    i32 6, label %sw.bb3
    i32 7, label %sw.bb3
    i32 8, label %sw.bb3
    i32 5, label %sw.bb6
  ]

sw.bb:                                            ; preds = %entry
  %1 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr0 = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 12
  %2 = load i8, ptr %cirrus_shadow_gr0, align 8
  %conv = zext i8 %2 to i32
  store i32 %conv, ptr %retval, align 4
  br label %return

sw.bb1:                                           ; preds = %entry
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 13
  %4 = load i8, ptr %cirrus_shadow_gr1, align 1
  %conv2 = zext i8 %4 to i32
  store i32 %conv2, ptr %retval, align 4
  br label %return

sw.bb3:                                           ; preds = %entry, %entry, %entry, %entry, %entry, %entry
  %5 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %6 = load ptr, ptr %s.addr, align 8
  %vga4 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %gr_index = getelementptr inbounds %struct.VGACommonState, ptr %vga4, i32 0, i32 13
  %7 = load i8, ptr %gr_index, align 1
  %idxprom = zext i8 %7 to i64
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 %idxprom
  %8 = load i8, ptr %arrayidx, align 1
  %conv5 = zext i8 %8 to i32
  store i32 %conv5, ptr %retval, align 4
  br label %return

sw.bb6:                                           ; preds = %entry
  br label %sw.default

sw.default:                                       ; preds = %sw.bb6, %entry
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default
  %9 = load i32, ptr %reg_index.addr, align 4
  %cmp = icmp ult i32 %9, 58
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %sw.epilog
  %10 = load ptr, ptr %s.addr, align 8
  %vga8 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 0
  %gr9 = getelementptr inbounds %struct.VGACommonState, ptr %vga8, i32 0, i32 14
  %11 = load i32, ptr %reg_index.addr, align 4
  %idxprom10 = zext i32 %11 to i64
  %arrayidx11 = getelementptr [256 x i8], ptr %gr9, i64 0, i64 %idxprom10
  %12 = load i8, ptr %arrayidx11, align 1
  %conv12 = zext i8 %12 to i32
  store i32 %conv12, ptr %retval, align 4
  br label %return

if.else:                                          ; preds = %sw.epilog
  br label %do.body

do.body:                                          ; preds = %if.else
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call, true
  %lnot13 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot13 to i32
  %conv14 = sext i32 %lnot.ext to i64
  %tobool = icmp ne i64 %conv14, 0
  br i1 %tobool, label %if.then15, label %if.end

if.then15:                                        ; preds = %do.body
  %13 = load i32, ptr %reg_index.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.37, i32 noundef %13)
  br label %if.end

if.end:                                           ; preds = %if.then15, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end
  store i32 255, ptr %retval, align 4
  br label %return

return:                                           ; preds = %do.end, %if.then, %sw.bb3, %sw.bb1, %sw.bb
  %14 = load i32, ptr %retval, align 4
  ret i32 %14
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_vga_read_cr(ptr noundef %s, i32 noundef %reg_index) #0 {
entry:
  %retval = alloca i32, align 4
  %s.addr = alloca ptr, align 8
  %reg_index.addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %reg_index, ptr %reg_index.addr, align 4
  %0 = load i32, ptr %reg_index.addr, align 4
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb
    i32 2, label %sw.bb
    i32 3, label %sw.bb
    i32 4, label %sw.bb
    i32 5, label %sw.bb
    i32 6, label %sw.bb
    i32 7, label %sw.bb
    i32 8, label %sw.bb
    i32 9, label %sw.bb
    i32 10, label %sw.bb
    i32 11, label %sw.bb
    i32 12, label %sw.bb
    i32 13, label %sw.bb
    i32 14, label %sw.bb
    i32 15, label %sw.bb
    i32 16, label %sw.bb
    i32 17, label %sw.bb
    i32 18, label %sw.bb
    i32 19, label %sw.bb
    i32 20, label %sw.bb
    i32 21, label %sw.bb
    i32 22, label %sw.bb
    i32 23, label %sw.bb
    i32 24, label %sw.bb
    i32 36, label %sw.bb2
    i32 25, label %sw.bb4
    i32 26, label %sw.bb4
    i32 27, label %sw.bb4
    i32 28, label %sw.bb4
    i32 29, label %sw.bb4
    i32 34, label %sw.bb4
    i32 37, label %sw.bb4
    i32 39, label %sw.bb4
    i32 38, label %sw.bb12
  ]

sw.bb:                                            ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %1 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 0
  %cr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 19
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %cr_index = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 18
  %3 = load i8, ptr %cr_index, align 4
  %idxprom = zext i8 %3 to i64
  %arrayidx = getelementptr [256 x i8], ptr %cr, i64 0, i64 %idxprom
  %4 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %4 to i32
  store i32 %conv, ptr %retval, align 4
  br label %return

sw.bb2:                                           ; preds = %entry
  %5 = load ptr, ptr %s.addr, align 8
  %vga3 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 0
  %ar_flip_flop = getelementptr inbounds %struct.VGACommonState, ptr %vga3, i32 0, i32 17
  %6 = load i32, ptr %ar_flip_flop, align 8
  %shl = shl i32 %6, 7
  store i32 %shl, ptr %retval, align 4
  br label %return

sw.bb4:                                           ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %7 = load ptr, ptr %s.addr, align 8
  %vga5 = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 0
  %cr6 = getelementptr inbounds %struct.VGACommonState, ptr %vga5, i32 0, i32 19
  %8 = load ptr, ptr %s.addr, align 8
  %vga7 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 0
  %cr_index8 = getelementptr inbounds %struct.VGACommonState, ptr %vga7, i32 0, i32 18
  %9 = load i8, ptr %cr_index8, align 4
  %idxprom9 = zext i8 %9 to i64
  %arrayidx10 = getelementptr [256 x i8], ptr %cr6, i64 0, i64 %idxprom9
  %10 = load i8, ptr %arrayidx10, align 1
  %conv11 = zext i8 %10 to i32
  store i32 %conv11, ptr %retval, align 4
  br label %return

sw.bb12:                                          ; preds = %entry
  %11 = load ptr, ptr %s.addr, align 8
  %vga13 = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 0
  %ar_index = getelementptr inbounds %struct.VGACommonState, ptr %vga13, i32 0, i32 15
  %12 = load i8, ptr %ar_index, align 2
  %conv14 = zext i8 %12 to i32
  %and = and i32 %conv14, 63
  store i32 %and, ptr %retval, align 4
  br label %return

sw.default:                                       ; preds = %entry
  br label %do.body

do.body:                                          ; preds = %sw.default
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call, true
  %lnot15 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot15 to i32
  %conv16 = sext i32 %lnot.ext to i64
  %tobool = icmp ne i64 %conv16, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %do.body
  %13 = load i32, ptr %reg_index.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.38, i32 noundef %13)
  br label %if.end

if.end:                                           ; preds = %if.then, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end
  store i32 255, ptr %retval, align 4
  br label %return

return:                                           ; preds = %do.end, %sw.bb12, %sw.bb4, %sw.bb2, %sw.bb
  %14 = load i32, ptr %retval, align 4
  ret i32 %14
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_vga_cirrus_read_io(i32 noundef %addr, i32 noundef %val) #0 {
entry:
  %addr.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %addr.addr, align 4
  %1 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_vga_cirrus_read_io(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @qemu_loglevel_mask(i32 noundef %mask) #0 {
entry:
  %mask.addr = alloca i32, align 4
  store i32 %mask, ptr %mask.addr, align 4
  %0 = load i32, ptr @qemu_loglevel, align 4
  %1 = load i32, ptr %mask.addr, align 4
  %and = and i32 %0, %1
  %cmp = icmp ne i32 %and, 0
  ret i1 %cmp
}

declare void @qemu_log(ptr noundef, ...) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_vga_cirrus_read_io(i32 noundef %addr, i32 noundef %val) #0 {
entry:
  %addr.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_VGA_CIRRUS_READ_IO_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #5
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %addr.addr, align 4
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.39, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %addr.addr, align 4
  %8 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.40, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind
declare i32 @gettimeofday(ptr noundef, ptr noundef) #2

declare i32 @qemu_get_thread_id() #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_vga_cirrus_write_io(i32 noundef %addr, i32 noundef %val) #0 {
entry:
  %addr.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %addr.addr, align 4
  %1 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_vga_cirrus_write_io(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_write_sr(ptr noundef %s, i32 noundef %val) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %val.addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %sr_index = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 10
  %1 = load i8, ptr %sr_index, align 16
  %conv = zext i8 %1 to i32
  switch i32 %conv, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb
    i32 2, label %sw.bb
    i32 3, label %sw.bb
    i32 4, label %sw.bb
    i32 6, label %sw.bb16
    i32 16, label %sw.bb34
    i32 48, label %sw.bb34
    i32 80, label %sw.bb34
    i32 112, label %sw.bb34
    i32 144, label %sw.bb34
    i32 176, label %sw.bb34
    i32 208, label %sw.bb34
    i32 240, label %sw.bb34
    i32 17, label %sw.bb43
    i32 49, label %sw.bb43
    i32 81, label %sw.bb43
    i32 113, label %sw.bb43
    i32 145, label %sw.bb43
    i32 177, label %sw.bb43
    i32 209, label %sw.bb43
    i32 241, label %sw.bb43
    i32 7, label %sw.bb55
    i32 8, label %sw.bb56
    i32 9, label %sw.bb56
    i32 10, label %sw.bb56
    i32 11, label %sw.bb56
    i32 12, label %sw.bb56
    i32 13, label %sw.bb56
    i32 14, label %sw.bb56
    i32 15, label %sw.bb56
    i32 19, label %sw.bb56
    i32 20, label %sw.bb56
    i32 21, label %sw.bb56
    i32 22, label %sw.bb56
    i32 24, label %sw.bb56
    i32 25, label %sw.bb56
    i32 26, label %sw.bb56
    i32 27, label %sw.bb56
    i32 28, label %sw.bb56
    i32 29, label %sw.bb56
    i32 30, label %sw.bb56
    i32 31, label %sw.bb56
    i32 18, label %sw.bb64
    i32 23, label %sw.bb72
  ]

sw.bb:                                            ; preds = %entry, %entry, %entry, %entry, %entry
  %2 = load i32, ptr %val.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %sr_index2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 10
  %4 = load i8, ptr %sr_index2, align 16
  %idxprom = zext i8 %4 to i64
  %arrayidx = getelementptr [8 x i8], ptr @sr_mask, i64 0, i64 %idxprom
  %5 = load i8, ptr %arrayidx, align 1
  %conv3 = zext i8 %5 to i32
  %and = and i32 %2, %conv3
  %conv4 = trunc i32 %and to i8
  %6 = load ptr, ptr %s.addr, align 8
  %vga5 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga5, i32 0, i32 11
  %7 = load ptr, ptr %s.addr, align 8
  %vga6 = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 0
  %sr_index7 = getelementptr inbounds %struct.VGACommonState, ptr %vga6, i32 0, i32 10
  %8 = load i8, ptr %sr_index7, align 16
  %idxprom8 = zext i8 %8 to i64
  %arrayidx9 = getelementptr [256 x i8], ptr %sr, i64 0, i64 %idxprom8
  store i8 %conv4, ptr %arrayidx9, align 1
  %9 = load ptr, ptr %s.addr, align 8
  %vga10 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 0
  %sr_index11 = getelementptr inbounds %struct.VGACommonState, ptr %vga10, i32 0, i32 10
  %10 = load i8, ptr %sr_index11, align 16
  %conv12 = zext i8 %10 to i32
  %cmp = icmp eq i32 %conv12, 1
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %sw.bb
  %11 = load ptr, ptr %s.addr, align 8
  %vga14 = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 0
  %update_retrace_info = getelementptr inbounds %struct.VGACommonState, ptr %vga14, i32 0, i32 80
  %12 = load ptr, ptr %update_retrace_info, align 16
  %13 = load ptr, ptr %s.addr, align 8
  %vga15 = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 0
  call void %12(ptr noundef %vga15)
  br label %if.end

if.end:                                           ; preds = %if.then, %sw.bb
  br label %sw.epilog

sw.bb16:                                          ; preds = %entry
  %14 = load i32, ptr %val.addr, align 4
  %and17 = and i32 %14, 23
  store i32 %and17, ptr %val.addr, align 4
  %15 = load i32, ptr %val.addr, align 4
  %cmp18 = icmp eq i32 %15, 18
  br i1 %cmp18, label %if.then20, label %if.else

if.then20:                                        ; preds = %sw.bb16
  %16 = load ptr, ptr %s.addr, align 8
  %vga21 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 0
  %sr22 = getelementptr inbounds %struct.VGACommonState, ptr %vga21, i32 0, i32 11
  %17 = load ptr, ptr %s.addr, align 8
  %vga23 = getelementptr inbounds %struct.CirrusVGAState, ptr %17, i32 0, i32 0
  %sr_index24 = getelementptr inbounds %struct.VGACommonState, ptr %vga23, i32 0, i32 10
  %18 = load i8, ptr %sr_index24, align 16
  %idxprom25 = zext i8 %18 to i64
  %arrayidx26 = getelementptr [256 x i8], ptr %sr22, i64 0, i64 %idxprom25
  store i8 18, ptr %arrayidx26, align 1
  br label %if.end33

if.else:                                          ; preds = %sw.bb16
  %19 = load ptr, ptr %s.addr, align 8
  %vga27 = getelementptr inbounds %struct.CirrusVGAState, ptr %19, i32 0, i32 0
  %sr28 = getelementptr inbounds %struct.VGACommonState, ptr %vga27, i32 0, i32 11
  %20 = load ptr, ptr %s.addr, align 8
  %vga29 = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 0
  %sr_index30 = getelementptr inbounds %struct.VGACommonState, ptr %vga29, i32 0, i32 10
  %21 = load i8, ptr %sr_index30, align 16
  %idxprom31 = zext i8 %21 to i64
  %arrayidx32 = getelementptr [256 x i8], ptr %sr28, i64 0, i64 %idxprom31
  store i8 15, ptr %arrayidx32, align 1
  br label %if.end33

if.end33:                                         ; preds = %if.else, %if.then20
  br label %sw.epilog

sw.bb34:                                          ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %22 = load i32, ptr %val.addr, align 4
  %conv35 = trunc i32 %22 to i8
  %23 = load ptr, ptr %s.addr, align 8
  %vga36 = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 0
  %sr37 = getelementptr inbounds %struct.VGACommonState, ptr %vga36, i32 0, i32 11
  %arrayidx38 = getelementptr [256 x i8], ptr %sr37, i64 0, i64 16
  store i8 %conv35, ptr %arrayidx38, align 1
  %24 = load i32, ptr %val.addr, align 4
  %shl = shl i32 %24, 3
  %25 = load ptr, ptr %s.addr, align 8
  %vga39 = getelementptr inbounds %struct.CirrusVGAState, ptr %25, i32 0, i32 0
  %sr_index40 = getelementptr inbounds %struct.VGACommonState, ptr %vga39, i32 0, i32 10
  %26 = load i8, ptr %sr_index40, align 16
  %conv41 = zext i8 %26 to i32
  %shr = ashr i32 %conv41, 5
  %or = or i32 %shl, %shr
  %27 = load ptr, ptr %s.addr, align 8
  %vga42 = getelementptr inbounds %struct.CirrusVGAState, ptr %27, i32 0, i32 0
  %hw_cursor_x = getelementptr inbounds %struct.VGACommonState, ptr %vga42, i32 0, i32 73
  store i32 %or, ptr %hw_cursor_x, align 16
  br label %sw.epilog

sw.bb43:                                          ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %28 = load i32, ptr %val.addr, align 4
  %conv44 = trunc i32 %28 to i8
  %29 = load ptr, ptr %s.addr, align 8
  %vga45 = getelementptr inbounds %struct.CirrusVGAState, ptr %29, i32 0, i32 0
  %sr46 = getelementptr inbounds %struct.VGACommonState, ptr %vga45, i32 0, i32 11
  %arrayidx47 = getelementptr [256 x i8], ptr %sr46, i64 0, i64 17
  store i8 %conv44, ptr %arrayidx47, align 1
  %30 = load i32, ptr %val.addr, align 4
  %shl48 = shl i32 %30, 3
  %31 = load ptr, ptr %s.addr, align 8
  %vga49 = getelementptr inbounds %struct.CirrusVGAState, ptr %31, i32 0, i32 0
  %sr_index50 = getelementptr inbounds %struct.VGACommonState, ptr %vga49, i32 0, i32 10
  %32 = load i8, ptr %sr_index50, align 16
  %conv51 = zext i8 %32 to i32
  %shr52 = ashr i32 %conv51, 5
  %or53 = or i32 %shl48, %shr52
  %33 = load ptr, ptr %s.addr, align 8
  %vga54 = getelementptr inbounds %struct.CirrusVGAState, ptr %33, i32 0, i32 0
  %hw_cursor_y = getelementptr inbounds %struct.VGACommonState, ptr %vga54, i32 0, i32 74
  store i32 %or53, ptr %hw_cursor_y, align 4
  br label %sw.epilog

sw.bb55:                                          ; preds = %entry
  %34 = load ptr, ptr %s.addr, align 8
  call void @cirrus_update_memory_access(ptr noundef %34)
  br label %sw.bb56

sw.bb56:                                          ; preds = %sw.bb55, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %35 = load i32, ptr %val.addr, align 4
  %conv57 = trunc i32 %35 to i8
  %36 = load ptr, ptr %s.addr, align 8
  %vga58 = getelementptr inbounds %struct.CirrusVGAState, ptr %36, i32 0, i32 0
  %sr59 = getelementptr inbounds %struct.VGACommonState, ptr %vga58, i32 0, i32 11
  %37 = load ptr, ptr %s.addr, align 8
  %vga60 = getelementptr inbounds %struct.CirrusVGAState, ptr %37, i32 0, i32 0
  %sr_index61 = getelementptr inbounds %struct.VGACommonState, ptr %vga60, i32 0, i32 10
  %38 = load i8, ptr %sr_index61, align 16
  %idxprom62 = zext i8 %38 to i64
  %arrayidx63 = getelementptr [256 x i8], ptr %sr59, i64 0, i64 %idxprom62
  store i8 %conv57, ptr %arrayidx63, align 1
  br label %sw.epilog

sw.bb64:                                          ; preds = %entry
  %39 = load i32, ptr %val.addr, align 4
  %conv65 = trunc i32 %39 to i8
  %40 = load ptr, ptr %s.addr, align 8
  %vga66 = getelementptr inbounds %struct.CirrusVGAState, ptr %40, i32 0, i32 0
  %sr67 = getelementptr inbounds %struct.VGACommonState, ptr %vga66, i32 0, i32 11
  %arrayidx68 = getelementptr [256 x i8], ptr %sr67, i64 0, i64 18
  store i8 %conv65, ptr %arrayidx68, align 1
  %41 = load i32, ptr %val.addr, align 4
  %and69 = and i32 %41, 1
  %tobool = icmp ne i32 %and69, 0
  %lnot = xor i1 %tobool, true
  %lnot70 = xor i1 %lnot, true
  %42 = load ptr, ptr %s.addr, align 8
  %vga71 = getelementptr inbounds %struct.CirrusVGAState, ptr %42, i32 0, i32 0
  %force_shadow = getelementptr inbounds %struct.VGACommonState, ptr %vga71, i32 0, i32 60
  %frombool = zext i1 %lnot70 to i8
  store i8 %frombool, ptr %force_shadow, align 1
  br label %sw.epilog

sw.bb72:                                          ; preds = %entry
  %43 = load ptr, ptr %s.addr, align 8
  %vga73 = getelementptr inbounds %struct.CirrusVGAState, ptr %43, i32 0, i32 0
  %sr74 = getelementptr inbounds %struct.VGACommonState, ptr %vga73, i32 0, i32 11
  %44 = load ptr, ptr %s.addr, align 8
  %vga75 = getelementptr inbounds %struct.CirrusVGAState, ptr %44, i32 0, i32 0
  %sr_index76 = getelementptr inbounds %struct.VGACommonState, ptr %vga75, i32 0, i32 10
  %45 = load i8, ptr %sr_index76, align 16
  %idxprom77 = zext i8 %45 to i64
  %arrayidx78 = getelementptr [256 x i8], ptr %sr74, i64 0, i64 %idxprom77
  %46 = load i8, ptr %arrayidx78, align 1
  %conv79 = zext i8 %46 to i32
  %and80 = and i32 %conv79, 56
  %47 = load i32, ptr %val.addr, align 4
  %and81 = and i32 %47, 199
  %or82 = or i32 %and80, %and81
  %conv83 = trunc i32 %or82 to i8
  %48 = load ptr, ptr %s.addr, align 8
  %vga84 = getelementptr inbounds %struct.CirrusVGAState, ptr %48, i32 0, i32 0
  %sr85 = getelementptr inbounds %struct.VGACommonState, ptr %vga84, i32 0, i32 11
  %49 = load ptr, ptr %s.addr, align 8
  %vga86 = getelementptr inbounds %struct.CirrusVGAState, ptr %49, i32 0, i32 0
  %sr_index87 = getelementptr inbounds %struct.VGACommonState, ptr %vga86, i32 0, i32 10
  %50 = load i8, ptr %sr_index87, align 16
  %idxprom88 = zext i8 %50 to i64
  %arrayidx89 = getelementptr [256 x i8], ptr %sr85, i64 0, i64 %idxprom88
  store i8 %conv83, ptr %arrayidx89, align 1
  %51 = load ptr, ptr %s.addr, align 8
  call void @cirrus_update_memory_access(ptr noundef %51)
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  br label %do.body

do.body:                                          ; preds = %sw.default
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot90 = xor i1 %call, true
  %lnot91 = xor i1 %lnot90, true
  %lnot.ext = zext i1 %lnot91 to i32
  %conv92 = sext i32 %lnot.ext to i64
  %tobool93 = icmp ne i64 %conv92, 0
  br i1 %tobool93, label %if.then94, label %if.end98

if.then94:                                        ; preds = %do.body
  %52 = load ptr, ptr %s.addr, align 8
  %vga95 = getelementptr inbounds %struct.CirrusVGAState, ptr %52, i32 0, i32 0
  %sr_index96 = getelementptr inbounds %struct.VGACommonState, ptr %vga95, i32 0, i32 10
  %53 = load i8, ptr %sr_index96, align 16
  %conv97 = zext i8 %53 to i32
  %54 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.43, i32 noundef %conv97, i32 noundef %54)
  br label %if.end98

if.end98:                                         ; preds = %if.then94, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end98
  br label %sw.epilog

sw.epilog:                                        ; preds = %do.end, %sw.bb72, %sw.bb64, %sw.bb56, %sw.bb43, %sw.bb34, %if.end33, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_write_hidden_dac(ptr noundef %s, i32 noundef %reg_value) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %reg_value.addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %reg_value, ptr %reg_value.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_hidden_dac_lockindex = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 14
  %1 = load i8, ptr %cirrus_hidden_dac_lockindex, align 2
  %conv = zext i8 %1 to i32
  %cmp = icmp eq i32 %conv, 4
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load i32, ptr %reg_value.addr, align 4
  %conv2 = trunc i32 %2 to i8
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_hidden_dac_data = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 15
  store i8 %conv2, ptr %cirrus_hidden_dac_data, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %4 = load ptr, ptr %s.addr, align 8
  %cirrus_hidden_dac_lockindex3 = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 14
  store i8 0, ptr %cirrus_hidden_dac_lockindex3, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_write_palette(ptr noundef %s, i32 noundef %reg_value) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %reg_value.addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %reg_value, ptr %reg_value.addr, align 4
  %0 = load i32, ptr %reg_value.addr, align 4
  %conv = trunc i32 %0 to i8
  %1 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 0
  %dac_cache = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 28
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %dac_sub_index = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 25
  %3 = load i8, ptr %dac_sub_index, align 2
  %idxprom = zext i8 %3 to i64
  %arrayidx = getelementptr [3 x i8], ptr %dac_cache, i64 0, i64 %idxprom
  store i8 %conv, ptr %arrayidx, align 1
  %4 = load ptr, ptr %s.addr, align 8
  %vga2 = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 0
  %dac_sub_index3 = getelementptr inbounds %struct.VGACommonState, ptr %vga2, i32 0, i32 25
  %5 = load i8, ptr %dac_sub_index3, align 2
  %inc = add i8 %5, 1
  store i8 %inc, ptr %dac_sub_index3, align 2
  %conv4 = zext i8 %inc to i32
  %cmp = icmp eq i32 %conv4, 3
  br i1 %cmp, label %if.then, label %if.end32

if.then:                                          ; preds = %entry
  %6 = load ptr, ptr %s.addr, align 8
  %vga6 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga6, i32 0, i32 11
  %arrayidx7 = getelementptr [256 x i8], ptr %sr, i64 0, i64 18
  %7 = load i8, ptr %arrayidx7, align 1
  %conv8 = zext i8 %7 to i32
  %and = and i32 %conv8, 2
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then9, label %if.else

if.then9:                                         ; preds = %if.then
  %8 = load ptr, ptr %s.addr, align 8
  %cirrus_hidden_palette = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 18
  %9 = load ptr, ptr %s.addr, align 8
  %vga10 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 0
  %dac_write_index = getelementptr inbounds %struct.VGACommonState, ptr %vga10, i32 0, i32 27
  %10 = load i8, ptr %dac_write_index, align 4
  %conv11 = zext i8 %10 to i32
  %and12 = and i32 %conv11, 15
  %mul = mul i32 %and12, 3
  %idxprom13 = sext i32 %mul to i64
  %arrayidx14 = getelementptr [48 x i8], ptr %cirrus_hidden_palette, i64 0, i64 %idxprom13
  %11 = load ptr, ptr %s.addr, align 8
  %vga15 = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 0
  %dac_cache16 = getelementptr inbounds %struct.VGACommonState, ptr %vga15, i32 0, i32 28
  %arraydecay = getelementptr inbounds [3 x i8], ptr %dac_cache16, i64 0, i64 0
  call void @llvm.memcpy.p0.p0.i64(ptr align 1 %arrayidx14, ptr align 1 %arraydecay, i64 3, i1 false)
  br label %if.end

if.else:                                          ; preds = %if.then
  %12 = load ptr, ptr %s.addr, align 8
  %vga17 = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 0
  %palette = getelementptr inbounds %struct.VGACommonState, ptr %vga17, i32 0, i32 30
  %13 = load ptr, ptr %s.addr, align 8
  %vga18 = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 0
  %dac_write_index19 = getelementptr inbounds %struct.VGACommonState, ptr %vga18, i32 0, i32 27
  %14 = load i8, ptr %dac_write_index19, align 4
  %conv20 = zext i8 %14 to i32
  %mul21 = mul i32 %conv20, 3
  %idxprom22 = sext i32 %mul21 to i64
  %arrayidx23 = getelementptr [768 x i8], ptr %palette, i64 0, i64 %idxprom22
  %15 = load ptr, ptr %s.addr, align 8
  %vga24 = getelementptr inbounds %struct.CirrusVGAState, ptr %15, i32 0, i32 0
  %dac_cache25 = getelementptr inbounds %struct.VGACommonState, ptr %vga24, i32 0, i32 28
  %arraydecay26 = getelementptr inbounds [3 x i8], ptr %dac_cache25, i64 0, i64 0
  call void @llvm.memcpy.p0.p0.i64(ptr align 1 %arrayidx23, ptr align 1 %arraydecay26, i64 3, i1 false)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then9
  %16 = load ptr, ptr %s.addr, align 8
  %vga27 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 0
  %dac_sub_index28 = getelementptr inbounds %struct.VGACommonState, ptr %vga27, i32 0, i32 25
  store i8 0, ptr %dac_sub_index28, align 2
  %17 = load ptr, ptr %s.addr, align 8
  %vga29 = getelementptr inbounds %struct.CirrusVGAState, ptr %17, i32 0, i32 0
  %dac_write_index30 = getelementptr inbounds %struct.VGACommonState, ptr %vga29, i32 0, i32 27
  %18 = load i8, ptr %dac_write_index30, align 4
  %inc31 = add i8 %18, 1
  store i8 %inc31, ptr %dac_write_index30, align 4
  br label %if.end32

if.end32:                                         ; preds = %if.end, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_write_gr(ptr noundef %s, i32 noundef %reg_index, i32 noundef %reg_value) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %reg_index.addr = alloca i32, align 4
  %reg_value.addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %reg_index, ptr %reg_index.addr, align 4
  store i32 %reg_value, ptr %reg_value.addr, align 4
  %0 = load i32, ptr %reg_index.addr, align 4
  %conv = trunc i32 %0 to i8
  %1 = load i32, ptr %reg_value.addr, align 4
  %conv1 = trunc i32 %1 to i8
  call void @trace_vga_cirrus_write_gr(i8 noundef zeroext %conv, i8 noundef zeroext %conv1)
  %2 = load i32, ptr %reg_index.addr, align 4
  switch i32 %2, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb7
    i32 2, label %sw.bb18
    i32 3, label %sw.bb18
    i32 4, label %sw.bb18
    i32 6, label %sw.bb18
    i32 7, label %sw.bb18
    i32 8, label %sw.bb18
    i32 5, label %sw.bb28
    i32 9, label %sw.bb35
    i32 10, label %sw.bb35
    i32 11, label %sw.bb41
    i32 16, label %sw.bb47
    i32 17, label %sw.bb47
    i32 18, label %sw.bb47
    i32 19, label %sw.bb47
    i32 20, label %sw.bb47
    i32 21, label %sw.bb47
    i32 32, label %sw.bb47
    i32 34, label %sw.bb47
    i32 36, label %sw.bb47
    i32 38, label %sw.bb47
    i32 40, label %sw.bb47
    i32 41, label %sw.bb47
    i32 44, label %sw.bb47
    i32 45, label %sw.bb47
    i32 47, label %sw.bb47
    i32 48, label %sw.bb47
    i32 50, label %sw.bb47
    i32 51, label %sw.bb47
    i32 52, label %sw.bb47
    i32 53, label %sw.bb47
    i32 56, label %sw.bb47
    i32 57, label %sw.bb47
    i32 33, label %sw.bb53
    i32 35, label %sw.bb53
    i32 37, label %sw.bb53
    i32 39, label %sw.bb53
    i32 42, label %sw.bb60
    i32 46, label %sw.bb72
    i32 49, label %sw.bb79
  ]

sw.bb:                                            ; preds = %entry
  %3 = load i32, ptr %reg_value.addr, align 4
  %4 = load i32, ptr %reg_index.addr, align 4
  %idxprom = zext i32 %4 to i64
  %arrayidx = getelementptr [16 x i8], ptr @gr_mask, i64 0, i64 %idxprom
  %5 = load i8, ptr %arrayidx, align 1
  %conv2 = zext i8 %5 to i32
  %and = and i32 %3, %conv2
  %conv3 = trunc i32 %and to i8
  %6 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %7 = load i32, ptr %reg_index.addr, align 4
  %idxprom4 = zext i32 %7 to i64
  %arrayidx5 = getelementptr [256 x i8], ptr %gr, i64 0, i64 %idxprom4
  store i8 %conv3, ptr %arrayidx5, align 1
  %8 = load i32, ptr %reg_value.addr, align 4
  %conv6 = trunc i32 %8 to i8
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr0 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 12
  store i8 %conv6, ptr %cirrus_shadow_gr0, align 8
  br label %sw.epilog

sw.bb7:                                           ; preds = %entry
  %10 = load i32, ptr %reg_value.addr, align 4
  %11 = load i32, ptr %reg_index.addr, align 4
  %idxprom8 = zext i32 %11 to i64
  %arrayidx9 = getelementptr [16 x i8], ptr @gr_mask, i64 0, i64 %idxprom8
  %12 = load i8, ptr %arrayidx9, align 1
  %conv10 = zext i8 %12 to i32
  %and11 = and i32 %10, %conv10
  %conv12 = trunc i32 %and11 to i8
  %13 = load ptr, ptr %s.addr, align 8
  %vga13 = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 0
  %gr14 = getelementptr inbounds %struct.VGACommonState, ptr %vga13, i32 0, i32 14
  %14 = load i32, ptr %reg_index.addr, align 4
  %idxprom15 = zext i32 %14 to i64
  %arrayidx16 = getelementptr [256 x i8], ptr %gr14, i64 0, i64 %idxprom15
  store i8 %conv12, ptr %arrayidx16, align 1
  %15 = load i32, ptr %reg_value.addr, align 4
  %conv17 = trunc i32 %15 to i8
  %16 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 13
  store i8 %conv17, ptr %cirrus_shadow_gr1, align 1
  br label %sw.epilog

sw.bb18:                                          ; preds = %entry, %entry, %entry, %entry, %entry, %entry
  %17 = load i32, ptr %reg_value.addr, align 4
  %18 = load i32, ptr %reg_index.addr, align 4
  %idxprom19 = zext i32 %18 to i64
  %arrayidx20 = getelementptr [16 x i8], ptr @gr_mask, i64 0, i64 %idxprom19
  %19 = load i8, ptr %arrayidx20, align 1
  %conv21 = zext i8 %19 to i32
  %and22 = and i32 %17, %conv21
  %conv23 = trunc i32 %and22 to i8
  %20 = load ptr, ptr %s.addr, align 8
  %vga24 = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 0
  %gr25 = getelementptr inbounds %struct.VGACommonState, ptr %vga24, i32 0, i32 14
  %21 = load i32, ptr %reg_index.addr, align 4
  %idxprom26 = zext i32 %21 to i64
  %arrayidx27 = getelementptr [256 x i8], ptr %gr25, i64 0, i64 %idxprom26
  store i8 %conv23, ptr %arrayidx27, align 1
  br label %sw.epilog

sw.bb28:                                          ; preds = %entry
  %22 = load i32, ptr %reg_value.addr, align 4
  %and29 = and i32 %22, 127
  %conv30 = trunc i32 %and29 to i8
  %23 = load ptr, ptr %s.addr, align 8
  %vga31 = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 0
  %gr32 = getelementptr inbounds %struct.VGACommonState, ptr %vga31, i32 0, i32 14
  %24 = load i32, ptr %reg_index.addr, align 4
  %idxprom33 = zext i32 %24 to i64
  %arrayidx34 = getelementptr [256 x i8], ptr %gr32, i64 0, i64 %idxprom33
  store i8 %conv30, ptr %arrayidx34, align 1
  %25 = load ptr, ptr %s.addr, align 8
  call void @cirrus_update_memory_access(ptr noundef %25)
  br label %sw.epilog

sw.bb35:                                          ; preds = %entry, %entry
  %26 = load i32, ptr %reg_value.addr, align 4
  %conv36 = trunc i32 %26 to i8
  %27 = load ptr, ptr %s.addr, align 8
  %vga37 = getelementptr inbounds %struct.CirrusVGAState, ptr %27, i32 0, i32 0
  %gr38 = getelementptr inbounds %struct.VGACommonState, ptr %vga37, i32 0, i32 14
  %28 = load i32, ptr %reg_index.addr, align 4
  %idxprom39 = zext i32 %28 to i64
  %arrayidx40 = getelementptr [256 x i8], ptr %gr38, i64 0, i64 %idxprom39
  store i8 %conv36, ptr %arrayidx40, align 1
  %29 = load ptr, ptr %s.addr, align 8
  call void @cirrus_update_bank_ptr(ptr noundef %29, i32 noundef 0)
  %30 = load ptr, ptr %s.addr, align 8
  call void @cirrus_update_bank_ptr(ptr noundef %30, i32 noundef 1)
  %31 = load ptr, ptr %s.addr, align 8
  call void @cirrus_update_memory_access(ptr noundef %31)
  br label %sw.epilog

sw.bb41:                                          ; preds = %entry
  %32 = load i32, ptr %reg_value.addr, align 4
  %conv42 = trunc i32 %32 to i8
  %33 = load ptr, ptr %s.addr, align 8
  %vga43 = getelementptr inbounds %struct.CirrusVGAState, ptr %33, i32 0, i32 0
  %gr44 = getelementptr inbounds %struct.VGACommonState, ptr %vga43, i32 0, i32 14
  %34 = load i32, ptr %reg_index.addr, align 4
  %idxprom45 = zext i32 %34 to i64
  %arrayidx46 = getelementptr [256 x i8], ptr %gr44, i64 0, i64 %idxprom45
  store i8 %conv42, ptr %arrayidx46, align 1
  %35 = load ptr, ptr %s.addr, align 8
  call void @cirrus_update_bank_ptr(ptr noundef %35, i32 noundef 0)
  %36 = load ptr, ptr %s.addr, align 8
  call void @cirrus_update_bank_ptr(ptr noundef %36, i32 noundef 1)
  %37 = load ptr, ptr %s.addr, align 8
  call void @cirrus_update_memory_access(ptr noundef %37)
  br label %sw.epilog

sw.bb47:                                          ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %38 = load i32, ptr %reg_value.addr, align 4
  %conv48 = trunc i32 %38 to i8
  %39 = load ptr, ptr %s.addr, align 8
  %vga49 = getelementptr inbounds %struct.CirrusVGAState, ptr %39, i32 0, i32 0
  %gr50 = getelementptr inbounds %struct.VGACommonState, ptr %vga49, i32 0, i32 14
  %40 = load i32, ptr %reg_index.addr, align 4
  %idxprom51 = zext i32 %40 to i64
  %arrayidx52 = getelementptr [256 x i8], ptr %gr50, i64 0, i64 %idxprom51
  store i8 %conv48, ptr %arrayidx52, align 1
  br label %sw.epilog

sw.bb53:                                          ; preds = %entry, %entry, %entry, %entry
  %41 = load i32, ptr %reg_value.addr, align 4
  %and54 = and i32 %41, 31
  %conv55 = trunc i32 %and54 to i8
  %42 = load ptr, ptr %s.addr, align 8
  %vga56 = getelementptr inbounds %struct.CirrusVGAState, ptr %42, i32 0, i32 0
  %gr57 = getelementptr inbounds %struct.VGACommonState, ptr %vga56, i32 0, i32 14
  %43 = load i32, ptr %reg_index.addr, align 4
  %idxprom58 = zext i32 %43 to i64
  %arrayidx59 = getelementptr [256 x i8], ptr %gr57, i64 0, i64 %idxprom58
  store i8 %conv55, ptr %arrayidx59, align 1
  br label %sw.epilog

sw.bb60:                                          ; preds = %entry
  %44 = load i32, ptr %reg_value.addr, align 4
  %and61 = and i32 %44, 63
  %conv62 = trunc i32 %and61 to i8
  %45 = load ptr, ptr %s.addr, align 8
  %vga63 = getelementptr inbounds %struct.CirrusVGAState, ptr %45, i32 0, i32 0
  %gr64 = getelementptr inbounds %struct.VGACommonState, ptr %vga63, i32 0, i32 14
  %46 = load i32, ptr %reg_index.addr, align 4
  %idxprom65 = zext i32 %46 to i64
  %arrayidx66 = getelementptr [256 x i8], ptr %gr64, i64 0, i64 %idxprom65
  store i8 %conv62, ptr %arrayidx66, align 1
  %47 = load ptr, ptr %s.addr, align 8
  %vga67 = getelementptr inbounds %struct.CirrusVGAState, ptr %47, i32 0, i32 0
  %gr68 = getelementptr inbounds %struct.VGACommonState, ptr %vga67, i32 0, i32 14
  %arrayidx69 = getelementptr [256 x i8], ptr %gr68, i64 0, i64 49
  %48 = load i8, ptr %arrayidx69, align 1
  %conv70 = zext i8 %48 to i32
  %and71 = and i32 %conv70, 128
  %tobool = icmp ne i32 %and71, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %sw.bb60
  %49 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_start(ptr noundef %49)
  br label %if.end

if.end:                                           ; preds = %if.then, %sw.bb60
  br label %sw.epilog

sw.bb72:                                          ; preds = %entry
  %50 = load i32, ptr %reg_value.addr, align 4
  %and73 = and i32 %50, 63
  %conv74 = trunc i32 %and73 to i8
  %51 = load ptr, ptr %s.addr, align 8
  %vga75 = getelementptr inbounds %struct.CirrusVGAState, ptr %51, i32 0, i32 0
  %gr76 = getelementptr inbounds %struct.VGACommonState, ptr %vga75, i32 0, i32 14
  %52 = load i32, ptr %reg_index.addr, align 4
  %idxprom77 = zext i32 %52 to i64
  %arrayidx78 = getelementptr [256 x i8], ptr %gr76, i64 0, i64 %idxprom77
  store i8 %conv74, ptr %arrayidx78, align 1
  br label %sw.epilog

sw.bb79:                                          ; preds = %entry
  %53 = load ptr, ptr %s.addr, align 8
  %54 = load i32, ptr %reg_value.addr, align 4
  call void @cirrus_write_bitblt(ptr noundef %53, i32 noundef %54)
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  br label %do.body

do.body:                                          ; preds = %sw.default
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call, true
  %lnot80 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot80 to i32
  %conv81 = sext i32 %lnot.ext to i64
  %tobool82 = icmp ne i64 %conv81, 0
  br i1 %tobool82, label %if.then83, label %if.end84

if.then83:                                        ; preds = %do.body
  %55 = load i32, ptr %reg_index.addr, align 4
  %56 = load i32, ptr %reg_value.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.44, i32 noundef %55, i32 noundef %56)
  br label %if.end84

if.end84:                                         ; preds = %if.then83, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end84
  br label %sw.epilog

sw.epilog:                                        ; preds = %do.end, %sw.bb79, %sw.bb72, %if.end, %sw.bb53, %sw.bb47, %sw.bb41, %sw.bb35, %sw.bb28, %sw.bb18, %sw.bb7, %sw.bb
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_write_cr(ptr noundef %s, i32 noundef %reg_value) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %reg_value.addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %reg_value, ptr %reg_value.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %cr_index = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 18
  %1 = load i8, ptr %cr_index, align 4
  %conv = zext i8 %1 to i32
  switch i32 %conv, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb
    i32 2, label %sw.bb
    i32 3, label %sw.bb
    i32 4, label %sw.bb
    i32 5, label %sw.bb
    i32 6, label %sw.bb
    i32 7, label %sw.bb
    i32 8, label %sw.bb
    i32 9, label %sw.bb
    i32 10, label %sw.bb
    i32 11, label %sw.bb
    i32 12, label %sw.bb
    i32 13, label %sw.bb
    i32 14, label %sw.bb
    i32 15, label %sw.bb
    i32 16, label %sw.bb
    i32 17, label %sw.bb
    i32 18, label %sw.bb
    i32 19, label %sw.bb
    i32 20, label %sw.bb
    i32 21, label %sw.bb
    i32 22, label %sw.bb
    i32 23, label %sw.bb
    i32 24, label %sw.bb
    i32 25, label %sw.bb36
    i32 26, label %sw.bb36
    i32 27, label %sw.bb36
    i32 28, label %sw.bb36
    i32 29, label %sw.bb36
    i32 34, label %sw.bb44
    i32 36, label %sw.bb44
    i32 38, label %sw.bb44
    i32 39, label %sw.bb44
    i32 37, label %sw.bb45
  ]

sw.bb:                                            ; preds = %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry, %entry
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %cr = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 19
  %arrayidx = getelementptr [256 x i8], ptr %cr, i64 0, i64 17
  %3 = load i8, ptr %arrayidx, align 1
  %conv2 = zext i8 %3 to i32
  %and = and i32 %conv2, 128
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %land.lhs.true, label %if.end23

land.lhs.true:                                    ; preds = %sw.bb
  %4 = load ptr, ptr %s.addr, align 8
  %vga3 = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 0
  %cr_index4 = getelementptr inbounds %struct.VGACommonState, ptr %vga3, i32 0, i32 18
  %5 = load i8, ptr %cr_index4, align 4
  %conv5 = zext i8 %5 to i32
  %cmp = icmp sle i32 %conv5, 7
  br i1 %cmp, label %if.then, label %if.end23

if.then:                                          ; preds = %land.lhs.true
  %6 = load ptr, ptr %s.addr, align 8
  %vga7 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %cr_index8 = getelementptr inbounds %struct.VGACommonState, ptr %vga7, i32 0, i32 18
  %7 = load i8, ptr %cr_index8, align 4
  %conv9 = zext i8 %7 to i32
  %cmp10 = icmp eq i32 %conv9, 7
  br i1 %cmp10, label %if.then12, label %if.end

if.then12:                                        ; preds = %if.then
  %8 = load ptr, ptr %s.addr, align 8
  %vga13 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 0
  %cr14 = getelementptr inbounds %struct.VGACommonState, ptr %vga13, i32 0, i32 19
  %arrayidx15 = getelementptr [256 x i8], ptr %cr14, i64 0, i64 7
  %9 = load i8, ptr %arrayidx15, align 1
  %conv16 = zext i8 %9 to i32
  %and17 = and i32 %conv16, -17
  %10 = load i32, ptr %reg_value.addr, align 4
  %and18 = and i32 %10, 16
  %or = or i32 %and17, %and18
  %conv19 = trunc i32 %or to i8
  %11 = load ptr, ptr %s.addr, align 8
  %vga20 = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 0
  %cr21 = getelementptr inbounds %struct.VGACommonState, ptr %vga20, i32 0, i32 19
  %arrayidx22 = getelementptr [256 x i8], ptr %cr21, i64 0, i64 7
  store i8 %conv19, ptr %arrayidx22, align 1
  br label %if.end

if.end:                                           ; preds = %if.then12, %if.then
  br label %sw.epilog54

if.end23:                                         ; preds = %land.lhs.true, %sw.bb
  %12 = load i32, ptr %reg_value.addr, align 4
  %conv24 = trunc i32 %12 to i8
  %13 = load ptr, ptr %s.addr, align 8
  %vga25 = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 0
  %cr26 = getelementptr inbounds %struct.VGACommonState, ptr %vga25, i32 0, i32 19
  %14 = load ptr, ptr %s.addr, align 8
  %vga27 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 0
  %cr_index28 = getelementptr inbounds %struct.VGACommonState, ptr %vga27, i32 0, i32 18
  %15 = load i8, ptr %cr_index28, align 4
  %idxprom = zext i8 %15 to i64
  %arrayidx29 = getelementptr [256 x i8], ptr %cr26, i64 0, i64 %idxprom
  store i8 %conv24, ptr %arrayidx29, align 1
  %16 = load ptr, ptr %s.addr, align 8
  %vga30 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 0
  %cr_index31 = getelementptr inbounds %struct.VGACommonState, ptr %vga30, i32 0, i32 18
  %17 = load i8, ptr %cr_index31, align 4
  %conv32 = zext i8 %17 to i32
  switch i32 %conv32, label %sw.epilog [
    i32 0, label %sw.bb33
    i32 4, label %sw.bb33
    i32 5, label %sw.bb33
    i32 6, label %sw.bb33
    i32 7, label %sw.bb33
    i32 17, label %sw.bb33
    i32 23, label %sw.bb33
  ]

sw.bb33:                                          ; preds = %if.end23, %if.end23, %if.end23, %if.end23, %if.end23, %if.end23, %if.end23
  %18 = load ptr, ptr %s.addr, align 8
  %vga34 = getelementptr inbounds %struct.CirrusVGAState, ptr %18, i32 0, i32 0
  %update_retrace_info = getelementptr inbounds %struct.VGACommonState, ptr %vga34, i32 0, i32 80
  %19 = load ptr, ptr %update_retrace_info, align 16
  %20 = load ptr, ptr %s.addr, align 8
  %vga35 = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 0
  call void %19(ptr noundef %vga35)
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb33, %if.end23
  br label %sw.epilog54

sw.bb36:                                          ; preds = %entry, %entry, %entry, %entry, %entry
  %21 = load i32, ptr %reg_value.addr, align 4
  %conv37 = trunc i32 %21 to i8
  %22 = load ptr, ptr %s.addr, align 8
  %vga38 = getelementptr inbounds %struct.CirrusVGAState, ptr %22, i32 0, i32 0
  %cr39 = getelementptr inbounds %struct.VGACommonState, ptr %vga38, i32 0, i32 19
  %23 = load ptr, ptr %s.addr, align 8
  %vga40 = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 0
  %cr_index41 = getelementptr inbounds %struct.VGACommonState, ptr %vga40, i32 0, i32 18
  %24 = load i8, ptr %cr_index41, align 4
  %idxprom42 = zext i8 %24 to i64
  %arrayidx43 = getelementptr [256 x i8], ptr %cr39, i64 0, i64 %idxprom42
  store i8 %conv37, ptr %arrayidx43, align 1
  br label %sw.epilog54

sw.bb44:                                          ; preds = %entry, %entry, %entry, %entry
  br label %sw.epilog54

sw.bb45:                                          ; preds = %entry
  br label %sw.default

sw.default:                                       ; preds = %sw.bb45, %entry
  br label %do.body

do.body:                                          ; preds = %sw.default
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call, true
  %lnot46 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot46 to i32
  %conv47 = sext i32 %lnot.ext to i64
  %tobool48 = icmp ne i64 %conv47, 0
  br i1 %tobool48, label %if.then49, label %if.end53

if.then49:                                        ; preds = %do.body
  %25 = load ptr, ptr %s.addr, align 8
  %vga50 = getelementptr inbounds %struct.CirrusVGAState, ptr %25, i32 0, i32 0
  %cr_index51 = getelementptr inbounds %struct.VGACommonState, ptr %vga50, i32 0, i32 18
  %26 = load i8, ptr %cr_index51, align 4
  %conv52 = zext i8 %26 to i32
  %27 = load i32, ptr %reg_value.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.57, i32 noundef %conv52, i32 noundef %27)
  br label %if.end53

if.end53:                                         ; preds = %if.then49, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end53
  br label %sw.epilog54

sw.epilog54:                                      ; preds = %do.end, %sw.bb44, %sw.bb36, %sw.epilog, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_vga_cirrus_write_io(i32 noundef %addr, i32 noundef %val) #0 {
entry:
  %addr.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_IO_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #5
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %addr.addr, align 4
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.41, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %addr.addr, align 4
  %8 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.42, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #3

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_vga_cirrus_write_gr(i8 noundef zeroext %index, i8 noundef zeroext %val) #0 {
entry:
  %index.addr = alloca i8, align 1
  %val.addr = alloca i8, align 1
  store i8 %index, ptr %index.addr, align 1
  store i8 %val, ptr %val.addr, align 1
  %0 = load i8, ptr %index.addr, align 1
  %1 = load i8, ptr %val.addr, align 1
  call void @_nocheck__trace_vga_cirrus_write_gr(i8 noundef zeroext %0, i8 noundef zeroext %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_start(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %blt_rop = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %enable_blitter = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 19
  %1 = load i8, ptr %enable_blitter, align 4
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  br label %bitblt_ignore

if.end:                                           ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 49
  %3 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %3 to i32
  %or = or i32 %conv, 1
  %conv1 = trunc i32 %or to i8
  store i8 %conv1, ptr %arrayidx, align 1
  %4 = load ptr, ptr %s.addr, align 8
  %vga2 = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 0
  %gr3 = getelementptr inbounds %struct.VGACommonState, ptr %vga2, i32 0, i32 14
  %arrayidx4 = getelementptr [256 x i8], ptr %gr3, i64 0, i64 32
  %5 = load i8, ptr %arrayidx4, align 2
  %conv5 = zext i8 %5 to i32
  %6 = load ptr, ptr %s.addr, align 8
  %vga6 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %gr7 = getelementptr inbounds %struct.VGACommonState, ptr %vga6, i32 0, i32 14
  %arrayidx8 = getelementptr [256 x i8], ptr %gr7, i64 0, i64 33
  %7 = load i8, ptr %arrayidx8, align 1
  %conv9 = zext i8 %7 to i32
  %shl = shl i32 %conv9, 8
  %or10 = or i32 %conv5, %shl
  %add = add i32 %or10, 1
  %8 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 21
  store i32 %add, ptr %cirrus_blt_width, align 4
  %9 = load ptr, ptr %s.addr, align 8
  %vga11 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 0
  %gr12 = getelementptr inbounds %struct.VGACommonState, ptr %vga11, i32 0, i32 14
  %arrayidx13 = getelementptr [256 x i8], ptr %gr12, i64 0, i64 34
  %10 = load i8, ptr %arrayidx13, align 2
  %conv14 = zext i8 %10 to i32
  %11 = load ptr, ptr %s.addr, align 8
  %vga15 = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 0
  %gr16 = getelementptr inbounds %struct.VGACommonState, ptr %vga15, i32 0, i32 14
  %arrayidx17 = getelementptr [256 x i8], ptr %gr16, i64 0, i64 35
  %12 = load i8, ptr %arrayidx17, align 1
  %conv18 = zext i8 %12 to i32
  %shl19 = shl i32 %conv18, 8
  %or20 = or i32 %conv14, %shl19
  %add21 = add i32 %or20, 1
  %13 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 22
  store i32 %add21, ptr %cirrus_blt_height, align 8
  %14 = load ptr, ptr %s.addr, align 8
  %vga22 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 0
  %gr23 = getelementptr inbounds %struct.VGACommonState, ptr %vga22, i32 0, i32 14
  %arrayidx24 = getelementptr [256 x i8], ptr %gr23, i64 0, i64 36
  %15 = load i8, ptr %arrayidx24, align 2
  %conv25 = zext i8 %15 to i32
  %16 = load ptr, ptr %s.addr, align 8
  %vga26 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 0
  %gr27 = getelementptr inbounds %struct.VGACommonState, ptr %vga26, i32 0, i32 14
  %arrayidx28 = getelementptr [256 x i8], ptr %gr27, i64 0, i64 37
  %17 = load i8, ptr %arrayidx28, align 1
  %conv29 = zext i8 %17 to i32
  %shl30 = shl i32 %conv29, 8
  %or31 = or i32 %conv25, %shl30
  %18 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %18, i32 0, i32 23
  store i32 %or31, ptr %cirrus_blt_dstpitch, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %vga32 = getelementptr inbounds %struct.CirrusVGAState, ptr %19, i32 0, i32 0
  %gr33 = getelementptr inbounds %struct.VGACommonState, ptr %vga32, i32 0, i32 14
  %arrayidx34 = getelementptr [256 x i8], ptr %gr33, i64 0, i64 38
  %20 = load i8, ptr %arrayidx34, align 2
  %conv35 = zext i8 %20 to i32
  %21 = load ptr, ptr %s.addr, align 8
  %vga36 = getelementptr inbounds %struct.CirrusVGAState, ptr %21, i32 0, i32 0
  %gr37 = getelementptr inbounds %struct.VGACommonState, ptr %vga36, i32 0, i32 14
  %arrayidx38 = getelementptr [256 x i8], ptr %gr37, i64 0, i64 39
  %22 = load i8, ptr %arrayidx38, align 1
  %conv39 = zext i8 %22 to i32
  %shl40 = shl i32 %conv39, 8
  %or41 = or i32 %conv35, %shl40
  %23 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 24
  store i32 %or41, ptr %cirrus_blt_srcpitch, align 16
  %24 = load ptr, ptr %s.addr, align 8
  %vga42 = getelementptr inbounds %struct.CirrusVGAState, ptr %24, i32 0, i32 0
  %gr43 = getelementptr inbounds %struct.VGACommonState, ptr %vga42, i32 0, i32 14
  %arrayidx44 = getelementptr [256 x i8], ptr %gr43, i64 0, i64 40
  %25 = load i8, ptr %arrayidx44, align 2
  %conv45 = zext i8 %25 to i32
  %26 = load ptr, ptr %s.addr, align 8
  %vga46 = getelementptr inbounds %struct.CirrusVGAState, ptr %26, i32 0, i32 0
  %gr47 = getelementptr inbounds %struct.VGACommonState, ptr %vga46, i32 0, i32 14
  %arrayidx48 = getelementptr [256 x i8], ptr %gr47, i64 0, i64 41
  %27 = load i8, ptr %arrayidx48, align 1
  %conv49 = zext i8 %27 to i32
  %shl50 = shl i32 %conv49, 8
  %or51 = or i32 %conv45, %shl50
  %28 = load ptr, ptr %s.addr, align 8
  %vga52 = getelementptr inbounds %struct.CirrusVGAState, ptr %28, i32 0, i32 0
  %gr53 = getelementptr inbounds %struct.VGACommonState, ptr %vga52, i32 0, i32 14
  %arrayidx54 = getelementptr [256 x i8], ptr %gr53, i64 0, i64 42
  %29 = load i8, ptr %arrayidx54, align 2
  %conv55 = zext i8 %29 to i32
  %shl56 = shl i32 %conv55, 16
  %or57 = or i32 %or51, %shl56
  %30 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %30, i32 0, i32 27
  store i32 %or57, ptr %cirrus_blt_dstaddr, align 4
  %31 = load ptr, ptr %s.addr, align 8
  %vga58 = getelementptr inbounds %struct.CirrusVGAState, ptr %31, i32 0, i32 0
  %gr59 = getelementptr inbounds %struct.VGACommonState, ptr %vga58, i32 0, i32 14
  %arrayidx60 = getelementptr [256 x i8], ptr %gr59, i64 0, i64 44
  %32 = load i8, ptr %arrayidx60, align 2
  %conv61 = zext i8 %32 to i32
  %33 = load ptr, ptr %s.addr, align 8
  %vga62 = getelementptr inbounds %struct.CirrusVGAState, ptr %33, i32 0, i32 0
  %gr63 = getelementptr inbounds %struct.VGACommonState, ptr %vga62, i32 0, i32 14
  %arrayidx64 = getelementptr [256 x i8], ptr %gr63, i64 0, i64 45
  %34 = load i8, ptr %arrayidx64, align 1
  %conv65 = zext i8 %34 to i32
  %shl66 = shl i32 %conv65, 8
  %or67 = or i32 %conv61, %shl66
  %35 = load ptr, ptr %s.addr, align 8
  %vga68 = getelementptr inbounds %struct.CirrusVGAState, ptr %35, i32 0, i32 0
  %gr69 = getelementptr inbounds %struct.VGACommonState, ptr %vga68, i32 0, i32 14
  %arrayidx70 = getelementptr [256 x i8], ptr %gr69, i64 0, i64 46
  %36 = load i8, ptr %arrayidx70, align 2
  %conv71 = zext i8 %36 to i32
  %shl72 = shl i32 %conv71, 16
  %or73 = or i32 %or67, %shl72
  %37 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %37, i32 0, i32 28
  store i32 %or73, ptr %cirrus_blt_srcaddr, align 16
  %38 = load ptr, ptr %s.addr, align 8
  %vga74 = getelementptr inbounds %struct.CirrusVGAState, ptr %38, i32 0, i32 0
  %gr75 = getelementptr inbounds %struct.VGACommonState, ptr %vga74, i32 0, i32 14
  %arrayidx76 = getelementptr [256 x i8], ptr %gr75, i64 0, i64 48
  %39 = load i8, ptr %arrayidx76, align 2
  %40 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode = getelementptr inbounds %struct.CirrusVGAState, ptr %40, i32 0, i32 29
  store i8 %39, ptr %cirrus_blt_mode, align 4
  %41 = load ptr, ptr %s.addr, align 8
  %vga77 = getelementptr inbounds %struct.CirrusVGAState, ptr %41, i32 0, i32 0
  %gr78 = getelementptr inbounds %struct.VGACommonState, ptr %vga77, i32 0, i32 14
  %arrayidx79 = getelementptr [256 x i8], ptr %gr78, i64 0, i64 51
  %42 = load i8, ptr %arrayidx79, align 1
  %43 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %43, i32 0, i32 30
  store i8 %42, ptr %cirrus_blt_modeext, align 1
  %44 = load ptr, ptr %s.addr, align 8
  %vga80 = getelementptr inbounds %struct.CirrusVGAState, ptr %44, i32 0, i32 0
  %gr81 = getelementptr inbounds %struct.VGACommonState, ptr %vga80, i32 0, i32 14
  %arrayidx82 = getelementptr [256 x i8], ptr %gr81, i64 0, i64 50
  %45 = load i8, ptr %arrayidx82, align 2
  store i8 %45, ptr %blt_rop, align 1
  %46 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %46, i32 0, i32 10
  %47 = load i32, ptr %cirrus_addr_mask, align 16
  %48 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr83 = getelementptr inbounds %struct.CirrusVGAState, ptr %48, i32 0, i32 27
  %49 = load i32, ptr %cirrus_blt_dstaddr83, align 4
  %and = and i32 %49, %47
  store i32 %and, ptr %cirrus_blt_dstaddr83, align 4
  %50 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask84 = getelementptr inbounds %struct.CirrusVGAState, ptr %50, i32 0, i32 10
  %51 = load i32, ptr %cirrus_addr_mask84, align 16
  %52 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr85 = getelementptr inbounds %struct.CirrusVGAState, ptr %52, i32 0, i32 28
  %53 = load i32, ptr %cirrus_blt_srcaddr85, align 16
  %and86 = and i32 %53, %51
  store i32 %and86, ptr %cirrus_blt_srcaddr85, align 16
  %54 = load i8, ptr %blt_rop, align 1
  %55 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode87 = getelementptr inbounds %struct.CirrusVGAState, ptr %55, i32 0, i32 29
  %56 = load i8, ptr %cirrus_blt_mode87, align 4
  %57 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext88 = getelementptr inbounds %struct.CirrusVGAState, ptr %57, i32 0, i32 30
  %58 = load i8, ptr %cirrus_blt_modeext88, align 1
  %59 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width89 = getelementptr inbounds %struct.CirrusVGAState, ptr %59, i32 0, i32 21
  %60 = load i32, ptr %cirrus_blt_width89, align 4
  %61 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height90 = getelementptr inbounds %struct.CirrusVGAState, ptr %61, i32 0, i32 22
  %62 = load i32, ptr %cirrus_blt_height90, align 8
  %63 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch91 = getelementptr inbounds %struct.CirrusVGAState, ptr %63, i32 0, i32 23
  %64 = load i32, ptr %cirrus_blt_dstpitch91, align 4
  %65 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch92 = getelementptr inbounds %struct.CirrusVGAState, ptr %65, i32 0, i32 24
  %66 = load i32, ptr %cirrus_blt_srcpitch92, align 16
  %67 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr93 = getelementptr inbounds %struct.CirrusVGAState, ptr %67, i32 0, i32 27
  %68 = load i32, ptr %cirrus_blt_dstaddr93, align 4
  %69 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr94 = getelementptr inbounds %struct.CirrusVGAState, ptr %69, i32 0, i32 28
  %70 = load i32, ptr %cirrus_blt_srcaddr94, align 16
  %71 = load ptr, ptr %s.addr, align 8
  %vga95 = getelementptr inbounds %struct.CirrusVGAState, ptr %71, i32 0, i32 0
  %gr96 = getelementptr inbounds %struct.VGACommonState, ptr %vga95, i32 0, i32 14
  %arrayidx97 = getelementptr [256 x i8], ptr %gr96, i64 0, i64 47
  %72 = load i8, ptr %arrayidx97, align 1
  call void @trace_vga_cirrus_bitblt_start(i8 noundef zeroext %54, i8 noundef zeroext %56, i8 noundef zeroext %58, i32 noundef %60, i32 noundef %62, i32 noundef %64, i32 noundef %66, i32 noundef %68, i32 noundef %70, i8 noundef zeroext %72)
  %73 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode98 = getelementptr inbounds %struct.CirrusVGAState, ptr %73, i32 0, i32 29
  %74 = load i8, ptr %cirrus_blt_mode98, align 4
  %conv99 = zext i8 %74 to i32
  %and100 = and i32 %conv99, 48
  switch i32 %and100, label %sw.default [
    i32 0, label %sw.bb
    i32 16, label %sw.bb101
    i32 32, label %sw.bb103
    i32 48, label %sw.bb105
  ]

sw.bb:                                            ; preds = %if.end
  %75 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth = getelementptr inbounds %struct.CirrusVGAState, ptr %75, i32 0, i32 20
  store i32 1, ptr %cirrus_blt_pixelwidth, align 16
  br label %sw.epilog

sw.bb101:                                         ; preds = %if.end
  %76 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth102 = getelementptr inbounds %struct.CirrusVGAState, ptr %76, i32 0, i32 20
  store i32 2, ptr %cirrus_blt_pixelwidth102, align 16
  br label %sw.epilog

sw.bb103:                                         ; preds = %if.end
  %77 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth104 = getelementptr inbounds %struct.CirrusVGAState, ptr %77, i32 0, i32 20
  store i32 3, ptr %cirrus_blt_pixelwidth104, align 16
  br label %sw.epilog

sw.bb105:                                         ; preds = %if.end
  %78 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth106 = getelementptr inbounds %struct.CirrusVGAState, ptr %78, i32 0, i32 20
  store i32 4, ptr %cirrus_blt_pixelwidth106, align 16
  br label %sw.epilog

sw.default:                                       ; preds = %if.end
  br label %do.body

do.body:                                          ; preds = %sw.default
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call, true
  %lnot107 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot107 to i32
  %conv108 = sext i32 %lnot.ext to i64
  %tobool109 = icmp ne i64 %conv108, 0
  br i1 %tobool109, label %if.then110, label %if.end111

if.then110:                                       ; preds = %do.body
  call void (ptr, ...) @qemu_log(ptr noundef @.str.47)
  br label %if.end111

if.end111:                                        ; preds = %if.then110, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end111
  br label %bitblt_ignore

sw.epilog:                                        ; preds = %sw.bb105, %sw.bb103, %sw.bb101, %sw.bb
  %79 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode112 = getelementptr inbounds %struct.CirrusVGAState, ptr %79, i32 0, i32 29
  %80 = load i8, ptr %cirrus_blt_mode112, align 4
  %conv113 = zext i8 %80 to i32
  %and114 = and i32 %conv113, -49
  %conv115 = trunc i32 %and114 to i8
  store i8 %conv115, ptr %cirrus_blt_mode112, align 4
  %81 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode116 = getelementptr inbounds %struct.CirrusVGAState, ptr %81, i32 0, i32 29
  %82 = load i8, ptr %cirrus_blt_mode116, align 4
  %conv117 = zext i8 %82 to i32
  %and118 = and i32 %conv117, 6
  %cmp = icmp eq i32 %and118, 6
  br i1 %cmp, label %if.then120, label %if.end132

if.then120:                                       ; preds = %sw.epilog
  br label %do.body121

do.body121:                                       ; preds = %if.then120
  %call122 = call zeroext i1 @qemu_loglevel_mask(i32 noundef 1024)
  %lnot123 = xor i1 %call122, true
  %lnot125 = xor i1 %lnot123, true
  %lnot.ext126 = zext i1 %lnot125 to i32
  %conv127 = sext i32 %lnot.ext126 to i64
  %tobool128 = icmp ne i64 %conv127, 0
  br i1 %tobool128, label %if.then129, label %if.end130

if.then129:                                       ; preds = %do.body121
  call void (ptr, ...) @qemu_log(ptr noundef @.str.48)
  br label %if.end130

if.end130:                                        ; preds = %if.then129, %do.body121
  br label %do.end131

do.end131:                                        ; preds = %if.end130
  br label %bitblt_ignore

if.end132:                                        ; preds = %sw.epilog
  %83 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext133 = getelementptr inbounds %struct.CirrusVGAState, ptr %83, i32 0, i32 30
  %84 = load i8, ptr %cirrus_blt_modeext133, align 1
  %conv134 = zext i8 %84 to i32
  %and135 = and i32 %conv134, 4
  %tobool136 = icmp ne i32 %and135, 0
  br i1 %tobool136, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %if.end132
  %85 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode137 = getelementptr inbounds %struct.CirrusVGAState, ptr %85, i32 0, i32 29
  %86 = load i8, ptr %cirrus_blt_mode137, align 4
  %conv138 = zext i8 %86 to i32
  %and139 = and i32 %conv138, 202
  %cmp140 = icmp eq i32 %and139, 192
  br i1 %cmp140, label %if.then142, label %if.else

if.then142:                                       ; preds = %land.lhs.true
  %87 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_fgcol(ptr noundef %87)
  %88 = load ptr, ptr %s.addr, align 8
  %89 = load i8, ptr %blt_rop, align 1
  %conv143 = zext i8 %89 to i32
  %call144 = call i32 @cirrus_bitblt_solidfill(ptr noundef %88, i32 noundef %conv143)
  br label %if.end340

if.else:                                          ; preds = %land.lhs.true, %if.end132
  %90 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode145 = getelementptr inbounds %struct.CirrusVGAState, ptr %90, i32 0, i32 29
  %91 = load i8, ptr %cirrus_blt_mode145, align 4
  %conv146 = zext i8 %91 to i32
  %and147 = and i32 %conv146, 192
  %cmp148 = icmp eq i32 %and147, 128
  br i1 %cmp148, label %if.then150, label %if.else180

if.then150:                                       ; preds = %if.else
  %92 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode151 = getelementptr inbounds %struct.CirrusVGAState, ptr %92, i32 0, i32 29
  %93 = load i8, ptr %cirrus_blt_mode151, align 4
  %conv152 = zext i8 %93 to i32
  %and153 = and i32 %conv152, 8
  %tobool154 = icmp ne i32 %and153, 0
  br i1 %tobool154, label %if.then155, label %if.else169

if.then155:                                       ; preds = %if.then150
  %94 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext156 = getelementptr inbounds %struct.CirrusVGAState, ptr %94, i32 0, i32 30
  %95 = load i8, ptr %cirrus_blt_modeext156, align 1
  %conv157 = zext i8 %95 to i32
  %and158 = and i32 %conv157, 2
  %tobool159 = icmp ne i32 %and158, 0
  br i1 %tobool159, label %if.then160, label %if.else161

if.then160:                                       ; preds = %if.then155
  %96 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_bgcol(ptr noundef %96)
  br label %if.end162

if.else161:                                       ; preds = %if.then155
  %97 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_fgcol(ptr noundef %97)
  br label %if.end162

if.end162:                                        ; preds = %if.else161, %if.then160
  %98 = load i8, ptr %blt_rop, align 1
  %idxprom = zext i8 %98 to i64
  %arrayidx163 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom
  %99 = load i8, ptr %arrayidx163, align 1
  %idxprom164 = zext i8 %99 to i64
  %arrayidx165 = getelementptr [16 x [4 x ptr]], ptr @cirrus_colorexpand_transp, i64 0, i64 %idxprom164
  %100 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth166 = getelementptr inbounds %struct.CirrusVGAState, ptr %100, i32 0, i32 20
  %101 = load i32, ptr %cirrus_blt_pixelwidth166, align 16
  %sub = sub i32 %101, 1
  %idxprom167 = sext i32 %sub to i64
  %arrayidx168 = getelementptr [4 x ptr], ptr %arrayidx165, i64 0, i64 %idxprom167
  %102 = load ptr, ptr %arrayidx168, align 8
  %103 = load ptr, ptr %s.addr, align 8
  %cirrus_rop = getelementptr inbounds %struct.CirrusVGAState, ptr %103, i32 0, i32 31
  store ptr %102, ptr %cirrus_rop, align 8
  br label %if.end179

if.else169:                                       ; preds = %if.then150
  %104 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_fgcol(ptr noundef %104)
  %105 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_bgcol(ptr noundef %105)
  %106 = load i8, ptr %blt_rop, align 1
  %idxprom170 = zext i8 %106 to i64
  %arrayidx171 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom170
  %107 = load i8, ptr %arrayidx171, align 1
  %idxprom172 = zext i8 %107 to i64
  %arrayidx173 = getelementptr [16 x [4 x ptr]], ptr @cirrus_colorexpand, i64 0, i64 %idxprom172
  %108 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth174 = getelementptr inbounds %struct.CirrusVGAState, ptr %108, i32 0, i32 20
  %109 = load i32, ptr %cirrus_blt_pixelwidth174, align 16
  %sub175 = sub i32 %109, 1
  %idxprom176 = sext i32 %sub175 to i64
  %arrayidx177 = getelementptr [4 x ptr], ptr %arrayidx173, i64 0, i64 %idxprom176
  %110 = load ptr, ptr %arrayidx177, align 8
  %111 = load ptr, ptr %s.addr, align 8
  %cirrus_rop178 = getelementptr inbounds %struct.CirrusVGAState, ptr %111, i32 0, i32 31
  store ptr %110, ptr %cirrus_rop178, align 8
  br label %if.end179

if.end179:                                        ; preds = %if.else169, %if.end162
  br label %if.end313

if.else180:                                       ; preds = %if.else
  %112 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode181 = getelementptr inbounds %struct.CirrusVGAState, ptr %112, i32 0, i32 29
  %113 = load i8, ptr %cirrus_blt_mode181, align 4
  %conv182 = zext i8 %113 to i32
  %and183 = and i32 %conv182, 64
  %tobool184 = icmp ne i32 %and183, 0
  br i1 %tobool184, label %if.then185, label %if.else234

if.then185:                                       ; preds = %if.else180
  %114 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode186 = getelementptr inbounds %struct.CirrusVGAState, ptr %114, i32 0, i32 29
  %115 = load i8, ptr %cirrus_blt_mode186, align 4
  %conv187 = zext i8 %115 to i32
  %and188 = and i32 %conv187, 128
  %tobool189 = icmp ne i32 %and188, 0
  br i1 %tobool189, label %if.then190, label %if.else223

if.then190:                                       ; preds = %if.then185
  %116 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode191 = getelementptr inbounds %struct.CirrusVGAState, ptr %116, i32 0, i32 29
  %117 = load i8, ptr %cirrus_blt_mode191, align 4
  %conv192 = zext i8 %117 to i32
  %and193 = and i32 %conv192, 8
  %tobool194 = icmp ne i32 %and193, 0
  br i1 %tobool194, label %if.then195, label %if.else212

if.then195:                                       ; preds = %if.then190
  %118 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext196 = getelementptr inbounds %struct.CirrusVGAState, ptr %118, i32 0, i32 30
  %119 = load i8, ptr %cirrus_blt_modeext196, align 1
  %conv197 = zext i8 %119 to i32
  %and198 = and i32 %conv197, 2
  %tobool199 = icmp ne i32 %and198, 0
  br i1 %tobool199, label %if.then200, label %if.else201

if.then200:                                       ; preds = %if.then195
  %120 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_bgcol(ptr noundef %120)
  br label %if.end202

if.else201:                                       ; preds = %if.then195
  %121 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_fgcol(ptr noundef %121)
  br label %if.end202

if.end202:                                        ; preds = %if.else201, %if.then200
  %122 = load i8, ptr %blt_rop, align 1
  %idxprom203 = zext i8 %122 to i64
  %arrayidx204 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom203
  %123 = load i8, ptr %arrayidx204, align 1
  %idxprom205 = zext i8 %123 to i64
  %arrayidx206 = getelementptr [16 x [4 x ptr]], ptr @cirrus_colorexpand_pattern_transp, i64 0, i64 %idxprom205
  %124 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth207 = getelementptr inbounds %struct.CirrusVGAState, ptr %124, i32 0, i32 20
  %125 = load i32, ptr %cirrus_blt_pixelwidth207, align 16
  %sub208 = sub i32 %125, 1
  %idxprom209 = sext i32 %sub208 to i64
  %arrayidx210 = getelementptr [4 x ptr], ptr %arrayidx206, i64 0, i64 %idxprom209
  %126 = load ptr, ptr %arrayidx210, align 8
  %127 = load ptr, ptr %s.addr, align 8
  %cirrus_rop211 = getelementptr inbounds %struct.CirrusVGAState, ptr %127, i32 0, i32 31
  store ptr %126, ptr %cirrus_rop211, align 8
  br label %if.end222

if.else212:                                       ; preds = %if.then190
  %128 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_fgcol(ptr noundef %128)
  %129 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_bgcol(ptr noundef %129)
  %130 = load i8, ptr %blt_rop, align 1
  %idxprom213 = zext i8 %130 to i64
  %arrayidx214 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom213
  %131 = load i8, ptr %arrayidx214, align 1
  %idxprom215 = zext i8 %131 to i64
  %arrayidx216 = getelementptr [16 x [4 x ptr]], ptr @cirrus_colorexpand_pattern, i64 0, i64 %idxprom215
  %132 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth217 = getelementptr inbounds %struct.CirrusVGAState, ptr %132, i32 0, i32 20
  %133 = load i32, ptr %cirrus_blt_pixelwidth217, align 16
  %sub218 = sub i32 %133, 1
  %idxprom219 = sext i32 %sub218 to i64
  %arrayidx220 = getelementptr [4 x ptr], ptr %arrayidx216, i64 0, i64 %idxprom219
  %134 = load ptr, ptr %arrayidx220, align 8
  %135 = load ptr, ptr %s.addr, align 8
  %cirrus_rop221 = getelementptr inbounds %struct.CirrusVGAState, ptr %135, i32 0, i32 31
  store ptr %134, ptr %cirrus_rop221, align 8
  br label %if.end222

if.end222:                                        ; preds = %if.else212, %if.end202
  br label %if.end233

if.else223:                                       ; preds = %if.then185
  %136 = load i8, ptr %blt_rop, align 1
  %idxprom224 = zext i8 %136 to i64
  %arrayidx225 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom224
  %137 = load i8, ptr %arrayidx225, align 1
  %idxprom226 = zext i8 %137 to i64
  %arrayidx227 = getelementptr [16 x [4 x ptr]], ptr @cirrus_patternfill, i64 0, i64 %idxprom226
  %138 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth228 = getelementptr inbounds %struct.CirrusVGAState, ptr %138, i32 0, i32 20
  %139 = load i32, ptr %cirrus_blt_pixelwidth228, align 16
  %sub229 = sub i32 %139, 1
  %idxprom230 = sext i32 %sub229 to i64
  %arrayidx231 = getelementptr [4 x ptr], ptr %arrayidx227, i64 0, i64 %idxprom230
  %140 = load ptr, ptr %arrayidx231, align 8
  %141 = load ptr, ptr %s.addr, align 8
  %cirrus_rop232 = getelementptr inbounds %struct.CirrusVGAState, ptr %141, i32 0, i32 31
  store ptr %140, ptr %cirrus_rop232, align 8
  br label %if.end233

if.end233:                                        ; preds = %if.else223, %if.end222
  br label %if.end312

if.else234:                                       ; preds = %if.else180
  %142 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode235 = getelementptr inbounds %struct.CirrusVGAState, ptr %142, i32 0, i32 29
  %143 = load i8, ptr %cirrus_blt_mode235, align 4
  %conv236 = zext i8 %143 to i32
  %and237 = and i32 %conv236, 8
  %tobool238 = icmp ne i32 %and237, 0
  br i1 %tobool238, label %if.then239, label %if.else287

if.then239:                                       ; preds = %if.else234
  %144 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth240 = getelementptr inbounds %struct.CirrusVGAState, ptr %144, i32 0, i32 20
  %145 = load i32, ptr %cirrus_blt_pixelwidth240, align 16
  %cmp241 = icmp sgt i32 %145, 2
  br i1 %cmp241, label %if.then243, label %if.end255

if.then243:                                       ; preds = %if.then239
  br label %do.body244

do.body244:                                       ; preds = %if.then243
  %call245 = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot246 = xor i1 %call245, true
  %lnot248 = xor i1 %lnot246, true
  %lnot.ext249 = zext i1 %lnot248 to i32
  %conv250 = sext i32 %lnot.ext249 to i64
  %tobool251 = icmp ne i64 %conv250, 0
  br i1 %tobool251, label %if.then252, label %if.end253

if.then252:                                       ; preds = %do.body244
  call void (ptr, ...) @qemu_log(ptr noundef @.str.49)
  br label %if.end253

if.end253:                                        ; preds = %if.then252, %do.body244
  br label %do.end254

do.end254:                                        ; preds = %if.end253
  br label %bitblt_ignore

if.end255:                                        ; preds = %if.then239
  %146 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode256 = getelementptr inbounds %struct.CirrusVGAState, ptr %146, i32 0, i32 29
  %147 = load i8, ptr %cirrus_blt_mode256, align 4
  %conv257 = zext i8 %147 to i32
  %and258 = and i32 %conv257, 1
  %tobool259 = icmp ne i32 %and258, 0
  br i1 %tobool259, label %if.then260, label %if.else276

if.then260:                                       ; preds = %if.end255
  %148 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch261 = getelementptr inbounds %struct.CirrusVGAState, ptr %148, i32 0, i32 23
  %149 = load i32, ptr %cirrus_blt_dstpitch261, align 4
  %sub262 = sub i32 0, %149
  %150 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch263 = getelementptr inbounds %struct.CirrusVGAState, ptr %150, i32 0, i32 23
  store i32 %sub262, ptr %cirrus_blt_dstpitch263, align 4
  %151 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch264 = getelementptr inbounds %struct.CirrusVGAState, ptr %151, i32 0, i32 24
  %152 = load i32, ptr %cirrus_blt_srcpitch264, align 16
  %sub265 = sub i32 0, %152
  %153 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch266 = getelementptr inbounds %struct.CirrusVGAState, ptr %153, i32 0, i32 24
  store i32 %sub265, ptr %cirrus_blt_srcpitch266, align 16
  %154 = load i8, ptr %blt_rop, align 1
  %idxprom267 = zext i8 %154 to i64
  %arrayidx268 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom267
  %155 = load i8, ptr %arrayidx268, align 1
  %idxprom269 = zext i8 %155 to i64
  %arrayidx270 = getelementptr [16 x [2 x ptr]], ptr @cirrus_bkwd_transp_rop, i64 0, i64 %idxprom269
  %156 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth271 = getelementptr inbounds %struct.CirrusVGAState, ptr %156, i32 0, i32 20
  %157 = load i32, ptr %cirrus_blt_pixelwidth271, align 16
  %sub272 = sub i32 %157, 1
  %idxprom273 = sext i32 %sub272 to i64
  %arrayidx274 = getelementptr [2 x ptr], ptr %arrayidx270, i64 0, i64 %idxprom273
  %158 = load ptr, ptr %arrayidx274, align 8
  %159 = load ptr, ptr %s.addr, align 8
  %cirrus_rop275 = getelementptr inbounds %struct.CirrusVGAState, ptr %159, i32 0, i32 31
  store ptr %158, ptr %cirrus_rop275, align 8
  br label %if.end286

if.else276:                                       ; preds = %if.end255
  %160 = load i8, ptr %blt_rop, align 1
  %idxprom277 = zext i8 %160 to i64
  %arrayidx278 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom277
  %161 = load i8, ptr %arrayidx278, align 1
  %idxprom279 = zext i8 %161 to i64
  %arrayidx280 = getelementptr [16 x [2 x ptr]], ptr @cirrus_fwd_transp_rop, i64 0, i64 %idxprom279
  %162 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth281 = getelementptr inbounds %struct.CirrusVGAState, ptr %162, i32 0, i32 20
  %163 = load i32, ptr %cirrus_blt_pixelwidth281, align 16
  %sub282 = sub i32 %163, 1
  %idxprom283 = sext i32 %sub282 to i64
  %arrayidx284 = getelementptr [2 x ptr], ptr %arrayidx280, i64 0, i64 %idxprom283
  %164 = load ptr, ptr %arrayidx284, align 8
  %165 = load ptr, ptr %s.addr, align 8
  %cirrus_rop285 = getelementptr inbounds %struct.CirrusVGAState, ptr %165, i32 0, i32 31
  store ptr %164, ptr %cirrus_rop285, align 8
  br label %if.end286

if.end286:                                        ; preds = %if.else276, %if.then260
  br label %if.end311

if.else287:                                       ; preds = %if.else234
  %166 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode288 = getelementptr inbounds %struct.CirrusVGAState, ptr %166, i32 0, i32 29
  %167 = load i8, ptr %cirrus_blt_mode288, align 4
  %conv289 = zext i8 %167 to i32
  %and290 = and i32 %conv289, 1
  %tobool291 = icmp ne i32 %and290, 0
  br i1 %tobool291, label %if.then292, label %if.else304

if.then292:                                       ; preds = %if.else287
  %168 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch293 = getelementptr inbounds %struct.CirrusVGAState, ptr %168, i32 0, i32 23
  %169 = load i32, ptr %cirrus_blt_dstpitch293, align 4
  %sub294 = sub i32 0, %169
  %170 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch295 = getelementptr inbounds %struct.CirrusVGAState, ptr %170, i32 0, i32 23
  store i32 %sub294, ptr %cirrus_blt_dstpitch295, align 4
  %171 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch296 = getelementptr inbounds %struct.CirrusVGAState, ptr %171, i32 0, i32 24
  %172 = load i32, ptr %cirrus_blt_srcpitch296, align 16
  %sub297 = sub i32 0, %172
  %173 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch298 = getelementptr inbounds %struct.CirrusVGAState, ptr %173, i32 0, i32 24
  store i32 %sub297, ptr %cirrus_blt_srcpitch298, align 16
  %174 = load i8, ptr %blt_rop, align 1
  %idxprom299 = zext i8 %174 to i64
  %arrayidx300 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom299
  %175 = load i8, ptr %arrayidx300, align 1
  %idxprom301 = zext i8 %175 to i64
  %arrayidx302 = getelementptr [16 x ptr], ptr @cirrus_bkwd_rop, i64 0, i64 %idxprom301
  %176 = load ptr, ptr %arrayidx302, align 8
  %177 = load ptr, ptr %s.addr, align 8
  %cirrus_rop303 = getelementptr inbounds %struct.CirrusVGAState, ptr %177, i32 0, i32 31
  store ptr %176, ptr %cirrus_rop303, align 8
  br label %if.end310

if.else304:                                       ; preds = %if.else287
  %178 = load i8, ptr %blt_rop, align 1
  %idxprom305 = zext i8 %178 to i64
  %arrayidx306 = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom305
  %179 = load i8, ptr %arrayidx306, align 1
  %idxprom307 = zext i8 %179 to i64
  %arrayidx308 = getelementptr [16 x ptr], ptr @cirrus_fwd_rop, i64 0, i64 %idxprom307
  %180 = load ptr, ptr %arrayidx308, align 8
  %181 = load ptr, ptr %s.addr, align 8
  %cirrus_rop309 = getelementptr inbounds %struct.CirrusVGAState, ptr %181, i32 0, i32 31
  store ptr %180, ptr %cirrus_rop309, align 8
  br label %if.end310

if.end310:                                        ; preds = %if.else304, %if.then292
  br label %if.end311

if.end311:                                        ; preds = %if.end310, %if.end286
  br label %if.end312

if.end312:                                        ; preds = %if.end311, %if.end233
  br label %if.end313

if.end313:                                        ; preds = %if.end312, %if.end179
  %182 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode314 = getelementptr inbounds %struct.CirrusVGAState, ptr %182, i32 0, i32 29
  %183 = load i8, ptr %cirrus_blt_mode314, align 4
  %conv315 = zext i8 %183 to i32
  %and316 = and i32 %conv315, 4
  %tobool317 = icmp ne i32 %and316, 0
  br i1 %tobool317, label %if.then318, label %if.else323

if.then318:                                       ; preds = %if.end313
  %184 = load ptr, ptr %s.addr, align 8
  %call319 = call i32 @cirrus_bitblt_cputovideo(ptr noundef %184)
  %tobool320 = icmp ne i32 %call319, 0
  br i1 %tobool320, label %if.end322, label %if.then321

if.then321:                                       ; preds = %if.then318
  br label %bitblt_ignore

if.end322:                                        ; preds = %if.then318
  br label %if.end339

if.else323:                                       ; preds = %if.end313
  %185 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode324 = getelementptr inbounds %struct.CirrusVGAState, ptr %185, i32 0, i32 29
  %186 = load i8, ptr %cirrus_blt_mode324, align 4
  %conv325 = zext i8 %186 to i32
  %and326 = and i32 %conv325, 2
  %tobool327 = icmp ne i32 %and326, 0
  br i1 %tobool327, label %if.then328, label %if.else333

if.then328:                                       ; preds = %if.else323
  %187 = load ptr, ptr %s.addr, align 8
  %call329 = call i32 @cirrus_bitblt_videotocpu(ptr noundef %187)
  %tobool330 = icmp ne i32 %call329, 0
  br i1 %tobool330, label %if.end332, label %if.then331

if.then331:                                       ; preds = %if.then328
  br label %bitblt_ignore

if.end332:                                        ; preds = %if.then328
  br label %if.end338

if.else333:                                       ; preds = %if.else323
  %188 = load ptr, ptr %s.addr, align 8
  %call334 = call i32 @cirrus_bitblt_videotovideo(ptr noundef %188)
  %tobool335 = icmp ne i32 %call334, 0
  br i1 %tobool335, label %if.end337, label %if.then336

if.then336:                                       ; preds = %if.else333
  br label %bitblt_ignore

if.end337:                                        ; preds = %if.else333
  br label %if.end338

if.end338:                                        ; preds = %if.end337, %if.end332
  br label %if.end339

if.end339:                                        ; preds = %if.end338, %if.end322
  br label %if.end340

if.end340:                                        ; preds = %if.end339, %if.then142
  br label %return

bitblt_ignore:                                    ; preds = %if.then336, %if.then331, %if.then321, %do.end254, %do.end131, %do.end, %if.then
  %189 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_reset(ptr noundef %189)
  br label %return

return:                                           ; preds = %bitblt_ignore, %if.end340
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_write_bitblt(ptr noundef %s, i32 noundef %reg_value) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %reg_value.addr = alloca i32, align 4
  %old_value = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %reg_value, ptr %reg_value.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 49
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  store i32 %conv, ptr %old_value, align 4
  %2 = load i32, ptr %reg_value.addr, align 4
  %conv1 = trunc i32 %2 to i8
  %3 = load ptr, ptr %s.addr, align 8
  %vga2 = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %gr3 = getelementptr inbounds %struct.VGACommonState, ptr %vga2, i32 0, i32 14
  %arrayidx4 = getelementptr [256 x i8], ptr %gr3, i64 0, i64 49
  store i8 %conv1, ptr %arrayidx4, align 1
  %4 = load i32, ptr %old_value, align 4
  %and = and i32 %4, 4
  %cmp = icmp ne i32 %and, 0
  br i1 %cmp, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %reg_value.addr, align 4
  %and6 = and i32 %5, 4
  %cmp7 = icmp eq i32 %and6, 0
  br i1 %cmp7, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  %6 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_reset(ptr noundef %6)
  br label %if.end17

if.else:                                          ; preds = %land.lhs.true, %entry
  %7 = load i32, ptr %old_value, align 4
  %and9 = and i32 %7, 2
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %land.lhs.true12, label %if.end

land.lhs.true12:                                  ; preds = %if.else
  %8 = load i32, ptr %reg_value.addr, align 4
  %and13 = and i32 %8, 2
  %cmp14 = icmp ne i32 %and13, 0
  br i1 %cmp14, label %if.then16, label %if.end

if.then16:                                        ; preds = %land.lhs.true12
  %9 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_start(ptr noundef %9)
  br label %if.end

if.end:                                           ; preds = %if.then16, %land.lhs.true12, %if.else
  br label %if.end17

if.end17:                                         ; preds = %if.end, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_vga_cirrus_write_gr(i8 noundef zeroext %index, i8 noundef zeroext %val) #0 {
entry:
  %index.addr = alloca i8, align 1
  %val.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i8 %index, ptr %index.addr, align 1
  store i8 %val, ptr %val.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #5
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %index.addr, align 1
  %conv11 = zext i8 %5 to i32
  %6 = load i8, ptr %val.addr, align 1
  %conv12 = zext i8 %6 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.45, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i8, ptr %index.addr, align 1
  %conv13 = zext i8 %7 to i32
  %8 = load i8, ptr %val.addr, align 1
  %conv14 = zext i8 %8 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.46, i32 noundef %conv13, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_vga_cirrus_bitblt_start(i8 noundef zeroext %blt_rop, i8 noundef zeroext %blt_mode, i8 noundef zeroext %blt_modeext, i32 noundef %blt_width, i32 noundef %blt_height, i32 noundef %blt_dstpitch, i32 noundef %blt_srcpitch, i32 noundef %blt_dstaddr, i32 noundef %blt_srcaddr, i8 noundef zeroext %gr_val) #0 {
entry:
  %blt_rop.addr = alloca i8, align 1
  %blt_mode.addr = alloca i8, align 1
  %blt_modeext.addr = alloca i8, align 1
  %blt_width.addr = alloca i32, align 4
  %blt_height.addr = alloca i32, align 4
  %blt_dstpitch.addr = alloca i32, align 4
  %blt_srcpitch.addr = alloca i32, align 4
  %blt_dstaddr.addr = alloca i32, align 4
  %blt_srcaddr.addr = alloca i32, align 4
  %gr_val.addr = alloca i8, align 1
  store i8 %blt_rop, ptr %blt_rop.addr, align 1
  store i8 %blt_mode, ptr %blt_mode.addr, align 1
  store i8 %blt_modeext, ptr %blt_modeext.addr, align 1
  store i32 %blt_width, ptr %blt_width.addr, align 4
  store i32 %blt_height, ptr %blt_height.addr, align 4
  store i32 %blt_dstpitch, ptr %blt_dstpitch.addr, align 4
  store i32 %blt_srcpitch, ptr %blt_srcpitch.addr, align 4
  store i32 %blt_dstaddr, ptr %blt_dstaddr.addr, align 4
  store i32 %blt_srcaddr, ptr %blt_srcaddr.addr, align 4
  store i8 %gr_val, ptr %gr_val.addr, align 1
  %0 = load i8, ptr %blt_rop.addr, align 1
  %1 = load i8, ptr %blt_mode.addr, align 1
  %2 = load i8, ptr %blt_modeext.addr, align 1
  %3 = load i32, ptr %blt_width.addr, align 4
  %4 = load i32, ptr %blt_height.addr, align 4
  %5 = load i32, ptr %blt_dstpitch.addr, align 4
  %6 = load i32, ptr %blt_srcpitch.addr, align 4
  %7 = load i32, ptr %blt_dstaddr.addr, align 4
  %8 = load i32, ptr %blt_srcaddr.addr, align 4
  %9 = load i8, ptr %gr_val.addr, align 1
  call void @_nocheck__trace_vga_cirrus_bitblt_start(i8 noundef zeroext %0, i8 noundef zeroext %1, i8 noundef zeroext %2, i32 noundef %3, i32 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %7, i32 noundef %8, i8 noundef zeroext %9)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_fgcol(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %color = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 20
  %1 = load i32, ptr %cirrus_blt_pixelwidth, align 16
  switch i32 %1, label %sw.default [
    i32 1, label %sw.bb
    i32 2, label %sw.bb1
    i32 3, label %sw.bb8
    i32 4, label %sw.bb24
  ]

sw.bb:                                            ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 13
  %3 = load i8, ptr %cirrus_shadow_gr1, align 1
  %conv = zext i8 %3 to i32
  %4 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 25
  store i32 %conv, ptr %cirrus_blt_fgcol, align 4
  br label %sw.epilog

sw.bb1:                                           ; preds = %entry
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr12 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 13
  %6 = load i8, ptr %cirrus_shadow_gr12, align 1
  %conv3 = zext i8 %6 to i32
  %7 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 17
  %8 = load i8, ptr %arrayidx, align 1
  %conv4 = zext i8 %8 to i32
  %shl = shl i32 %conv4, 8
  %or = or i32 %conv3, %shl
  store i32 %or, ptr %color, align 4
  %9 = load i32, ptr %color, align 4
  %conv5 = trunc i32 %9 to i16
  %call = call zeroext i16 @le16_to_cpu(i16 noundef zeroext %conv5)
  %conv6 = zext i16 %call to i32
  %10 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol7 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 25
  store i32 %conv6, ptr %cirrus_blt_fgcol7, align 4
  br label %sw.epilog

sw.bb8:                                           ; preds = %entry
  %11 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr19 = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 13
  %12 = load i8, ptr %cirrus_shadow_gr19, align 1
  %conv10 = zext i8 %12 to i32
  %13 = load ptr, ptr %s.addr, align 8
  %vga11 = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 0
  %gr12 = getelementptr inbounds %struct.VGACommonState, ptr %vga11, i32 0, i32 14
  %arrayidx13 = getelementptr [256 x i8], ptr %gr12, i64 0, i64 17
  %14 = load i8, ptr %arrayidx13, align 1
  %conv14 = zext i8 %14 to i32
  %shl15 = shl i32 %conv14, 8
  %or16 = or i32 %conv10, %shl15
  %15 = load ptr, ptr %s.addr, align 8
  %vga17 = getelementptr inbounds %struct.CirrusVGAState, ptr %15, i32 0, i32 0
  %gr18 = getelementptr inbounds %struct.VGACommonState, ptr %vga17, i32 0, i32 14
  %arrayidx19 = getelementptr [256 x i8], ptr %gr18, i64 0, i64 19
  %16 = load i8, ptr %arrayidx19, align 1
  %conv20 = zext i8 %16 to i32
  %shl21 = shl i32 %conv20, 16
  %or22 = or i32 %or16, %shl21
  %17 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol23 = getelementptr inbounds %struct.CirrusVGAState, ptr %17, i32 0, i32 25
  store i32 %or22, ptr %cirrus_blt_fgcol23, align 4
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  br label %sw.bb24

sw.bb24:                                          ; preds = %sw.default, %entry
  %18 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr125 = getelementptr inbounds %struct.CirrusVGAState, ptr %18, i32 0, i32 13
  %19 = load i8, ptr %cirrus_shadow_gr125, align 1
  %conv26 = zext i8 %19 to i32
  %20 = load ptr, ptr %s.addr, align 8
  %vga27 = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 0
  %gr28 = getelementptr inbounds %struct.VGACommonState, ptr %vga27, i32 0, i32 14
  %arrayidx29 = getelementptr [256 x i8], ptr %gr28, i64 0, i64 17
  %21 = load i8, ptr %arrayidx29, align 1
  %conv30 = zext i8 %21 to i32
  %shl31 = shl i32 %conv30, 8
  %or32 = or i32 %conv26, %shl31
  %22 = load ptr, ptr %s.addr, align 8
  %vga33 = getelementptr inbounds %struct.CirrusVGAState, ptr %22, i32 0, i32 0
  %gr34 = getelementptr inbounds %struct.VGACommonState, ptr %vga33, i32 0, i32 14
  %arrayidx35 = getelementptr [256 x i8], ptr %gr34, i64 0, i64 19
  %23 = load i8, ptr %arrayidx35, align 1
  %conv36 = zext i8 %23 to i32
  %shl37 = shl i32 %conv36, 16
  %or38 = or i32 %or32, %shl37
  %24 = load ptr, ptr %s.addr, align 8
  %vga39 = getelementptr inbounds %struct.CirrusVGAState, ptr %24, i32 0, i32 0
  %gr40 = getelementptr inbounds %struct.VGACommonState, ptr %vga39, i32 0, i32 14
  %arrayidx41 = getelementptr [256 x i8], ptr %gr40, i64 0, i64 21
  %25 = load i8, ptr %arrayidx41, align 1
  %conv42 = zext i8 %25 to i32
  %shl43 = shl i32 %conv42, 24
  %or44 = or i32 %or38, %shl43
  store i32 %or44, ptr %color, align 4
  %26 = load i32, ptr %color, align 4
  %call45 = call i32 @le32_to_cpu(i32 noundef %26)
  %27 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol46 = getelementptr inbounds %struct.CirrusVGAState, ptr %27, i32 0, i32 25
  store i32 %call45, ptr %cirrus_blt_fgcol46, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb24, %sw.bb8, %sw.bb1, %sw.bb
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_bitblt_solidfill(ptr noundef %s, i32 noundef %blt_rop) #0 {
entry:
  %retval = alloca i32, align 4
  %s.addr = alloca ptr, align 8
  %blt_rop.addr = alloca i32, align 4
  %rop_func = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %blt_rop, ptr %blt_rop.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %call = call zeroext i1 @blit_is_unsafe(ptr noundef %0, i1 noundef zeroext true)
  br i1 %call, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  store i32 0, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %entry
  %1 = load i32, ptr %blt_rop.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [256 x i8], ptr @rop_to_index, i64 0, i64 %idxprom
  %2 = load i8, ptr %arrayidx, align 1
  %idxprom1 = zext i8 %2 to i64
  %arrayidx2 = getelementptr [16 x [4 x ptr]], ptr @cirrus_fill, i64 0, i64 %idxprom1
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 20
  %4 = load i32, ptr %cirrus_blt_pixelwidth, align 16
  %sub = sub i32 %4, 1
  %idxprom3 = sext i32 %sub to i64
  %arrayidx4 = getelementptr [4 x ptr], ptr %arrayidx2, i64 0, i64 %idxprom3
  %5 = load ptr, ptr %arrayidx4, align 8
  store ptr %5, ptr %rop_func, align 8
  %6 = load ptr, ptr %rop_func, align 8
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 27
  %9 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 23
  %11 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 21
  %13 = load i32, ptr %cirrus_blt_width, align 4
  %14 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 22
  %15 = load i32, ptr %cirrus_blt_height, align 8
  call void %6(ptr noundef %7, i32 noundef %9, i32 noundef %11, i32 noundef %13, i32 noundef %15)
  %16 = load ptr, ptr %s.addr, align 8
  %17 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr5 = getelementptr inbounds %struct.CirrusVGAState, ptr %17, i32 0, i32 27
  %18 = load i32, ptr %cirrus_blt_dstaddr5, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch6 = getelementptr inbounds %struct.CirrusVGAState, ptr %19, i32 0, i32 23
  %20 = load i32, ptr %cirrus_blt_dstpitch6, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width7 = getelementptr inbounds %struct.CirrusVGAState, ptr %21, i32 0, i32 21
  %22 = load i32, ptr %cirrus_blt_width7, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height8 = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 22
  %24 = load i32, ptr %cirrus_blt_height8, align 8
  call void @cirrus_invalidate_region(ptr noundef %16, i32 noundef %18, i32 noundef %20, i32 noundef %22, i32 noundef %24)
  %25 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_reset(ptr noundef %25)
  store i32 1, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end, %if.then
  %26 = load i32, ptr %retval, align 4
  ret i32 %26
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_bgcol(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %color = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 20
  %1 = load i32, ptr %cirrus_blt_pixelwidth, align 16
  switch i32 %1, label %sw.default [
    i32 1, label %sw.bb
    i32 2, label %sw.bb1
    i32 3, label %sw.bb8
    i32 4, label %sw.bb24
  ]

sw.bb:                                            ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr0 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 12
  %3 = load i8, ptr %cirrus_shadow_gr0, align 8
  %conv = zext i8 %3 to i32
  %4 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 26
  store i32 %conv, ptr %cirrus_blt_bgcol, align 8
  br label %sw.epilog

sw.bb1:                                           ; preds = %entry
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr02 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 12
  %6 = load i8, ptr %cirrus_shadow_gr02, align 8
  %conv3 = zext i8 %6 to i32
  %7 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 16
  %8 = load i8, ptr %arrayidx, align 2
  %conv4 = zext i8 %8 to i32
  %shl = shl i32 %conv4, 8
  %or = or i32 %conv3, %shl
  store i32 %or, ptr %color, align 4
  %9 = load i32, ptr %color, align 4
  %conv5 = trunc i32 %9 to i16
  %call = call zeroext i16 @le16_to_cpu(i16 noundef zeroext %conv5)
  %conv6 = zext i16 %call to i32
  %10 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol7 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 26
  store i32 %conv6, ptr %cirrus_blt_bgcol7, align 8
  br label %sw.epilog

sw.bb8:                                           ; preds = %entry
  %11 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr09 = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 12
  %12 = load i8, ptr %cirrus_shadow_gr09, align 8
  %conv10 = zext i8 %12 to i32
  %13 = load ptr, ptr %s.addr, align 8
  %vga11 = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 0
  %gr12 = getelementptr inbounds %struct.VGACommonState, ptr %vga11, i32 0, i32 14
  %arrayidx13 = getelementptr [256 x i8], ptr %gr12, i64 0, i64 16
  %14 = load i8, ptr %arrayidx13, align 2
  %conv14 = zext i8 %14 to i32
  %shl15 = shl i32 %conv14, 8
  %or16 = or i32 %conv10, %shl15
  %15 = load ptr, ptr %s.addr, align 8
  %vga17 = getelementptr inbounds %struct.CirrusVGAState, ptr %15, i32 0, i32 0
  %gr18 = getelementptr inbounds %struct.VGACommonState, ptr %vga17, i32 0, i32 14
  %arrayidx19 = getelementptr [256 x i8], ptr %gr18, i64 0, i64 18
  %16 = load i8, ptr %arrayidx19, align 2
  %conv20 = zext i8 %16 to i32
  %shl21 = shl i32 %conv20, 16
  %or22 = or i32 %or16, %shl21
  %17 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol23 = getelementptr inbounds %struct.CirrusVGAState, ptr %17, i32 0, i32 26
  store i32 %or22, ptr %cirrus_blt_bgcol23, align 8
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  br label %sw.bb24

sw.bb24:                                          ; preds = %sw.default, %entry
  %18 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr025 = getelementptr inbounds %struct.CirrusVGAState, ptr %18, i32 0, i32 12
  %19 = load i8, ptr %cirrus_shadow_gr025, align 8
  %conv26 = zext i8 %19 to i32
  %20 = load ptr, ptr %s.addr, align 8
  %vga27 = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 0
  %gr28 = getelementptr inbounds %struct.VGACommonState, ptr %vga27, i32 0, i32 14
  %arrayidx29 = getelementptr [256 x i8], ptr %gr28, i64 0, i64 16
  %21 = load i8, ptr %arrayidx29, align 2
  %conv30 = zext i8 %21 to i32
  %shl31 = shl i32 %conv30, 8
  %or32 = or i32 %conv26, %shl31
  %22 = load ptr, ptr %s.addr, align 8
  %vga33 = getelementptr inbounds %struct.CirrusVGAState, ptr %22, i32 0, i32 0
  %gr34 = getelementptr inbounds %struct.VGACommonState, ptr %vga33, i32 0, i32 14
  %arrayidx35 = getelementptr [256 x i8], ptr %gr34, i64 0, i64 18
  %23 = load i8, ptr %arrayidx35, align 2
  %conv36 = zext i8 %23 to i32
  %shl37 = shl i32 %conv36, 16
  %or38 = or i32 %or32, %shl37
  %24 = load ptr, ptr %s.addr, align 8
  %vga39 = getelementptr inbounds %struct.CirrusVGAState, ptr %24, i32 0, i32 0
  %gr40 = getelementptr inbounds %struct.VGACommonState, ptr %vga39, i32 0, i32 14
  %arrayidx41 = getelementptr [256 x i8], ptr %gr40, i64 0, i64 20
  %25 = load i8, ptr %arrayidx41, align 2
  %conv42 = zext i8 %25 to i32
  %shl43 = shl i32 %conv42, 24
  %or44 = or i32 %or38, %shl43
  store i32 %or44, ptr %color, align 4
  %26 = load i32, ptr %color, align 4
  %call45 = call i32 @le32_to_cpu(i32 noundef %26)
  %27 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol46 = getelementptr inbounds %struct.CirrusVGAState, ptr %27, i32 0, i32 26
  store i32 %call45, ptr %cirrus_blt_bgcol46, align 8
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb24, %sw.bb8, %sw.bb1, %sw.bb
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_bitblt_cputovideo(ptr noundef %s) #0 {
entry:
  %retval = alloca i32, align 4
  %s.addr = alloca ptr, align 8
  %w = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %call = call zeroext i1 @blit_is_unsafe(ptr noundef %0, i1 noundef zeroext true)
  br i1 %call, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  store i32 0, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %entry
  %1 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 29
  %2 = load i8, ptr %cirrus_blt_mode, align 4
  %conv = zext i8 %2 to i32
  %and = and i32 %conv, -5
  %conv1 = trunc i32 %and to i8
  store i8 %conv1, ptr %cirrus_blt_mode, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 32
  %arrayidx = getelementptr [8192 x i8], ptr %cirrus_bltbuf, i64 0, i64 0
  %4 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 33
  store ptr %arrayidx, ptr %cirrus_srcptr, align 16
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf2 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 32
  %arrayidx3 = getelementptr [8192 x i8], ptr %cirrus_bltbuf2, i64 0, i64 0
  %6 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 34
  store ptr %arrayidx3, ptr %cirrus_srcptr_end, align 8
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode4 = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 29
  %8 = load i8, ptr %cirrus_blt_mode4, align 4
  %conv5 = zext i8 %8 to i32
  %and6 = and i32 %conv5, 64
  %tobool = icmp ne i32 %and6, 0
  br i1 %tobool, label %if.then7, label %if.else16

if.then7:                                         ; preds = %if.end
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode8 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 29
  %10 = load i8, ptr %cirrus_blt_mode8, align 4
  %conv9 = zext i8 %10 to i32
  %and10 = and i32 %conv9, 128
  %tobool11 = icmp ne i32 %and10, 0
  br i1 %tobool11, label %if.then12, label %if.else

if.then12:                                        ; preds = %if.then7
  %11 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 24
  store i32 8, ptr %cirrus_blt_srcpitch, align 16
  br label %if.end14

if.else:                                          ; preds = %if.then7
  %12 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 20
  %13 = load i32, ptr %cirrus_blt_pixelwidth, align 16
  %mul = mul i32 64, %13
  %14 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch13 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 24
  store i32 %mul, ptr %cirrus_blt_srcpitch13, align 16
  br label %if.end14

if.end14:                                         ; preds = %if.else, %if.then12
  %15 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch15 = getelementptr inbounds %struct.CirrusVGAState, ptr %15, i32 0, i32 24
  %16 = load i32, ptr %cirrus_blt_srcpitch15, align 16
  %17 = load ptr, ptr %s.addr, align 8
  %cirrus_srccounter = getelementptr inbounds %struct.CirrusVGAState, ptr %17, i32 0, i32 35
  store i32 %16, ptr %cirrus_srccounter, align 16
  br label %if.end42

if.else16:                                        ; preds = %if.end
  %18 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode17 = getelementptr inbounds %struct.CirrusVGAState, ptr %18, i32 0, i32 29
  %19 = load i8, ptr %cirrus_blt_mode17, align 4
  %conv18 = zext i8 %19 to i32
  %and19 = and i32 %conv18, 128
  %tobool20 = icmp ne i32 %and19, 0
  br i1 %tobool20, label %if.then21, label %if.else33

if.then21:                                        ; preds = %if.else16
  %20 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 21
  %21 = load i32, ptr %cirrus_blt_width, align 4
  %22 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_pixelwidth22 = getelementptr inbounds %struct.CirrusVGAState, ptr %22, i32 0, i32 20
  %23 = load i32, ptr %cirrus_blt_pixelwidth22, align 16
  %div = sdiv i32 %21, %23
  store i32 %div, ptr %w, align 4
  %24 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %24, i32 0, i32 30
  %25 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv23 = zext i8 %25 to i32
  %and24 = and i32 %conv23, 1
  %tobool25 = icmp ne i32 %and24, 0
  br i1 %tobool25, label %if.then26, label %if.else28

if.then26:                                        ; preds = %if.then21
  %26 = load i32, ptr %w, align 4
  %add = add i32 %26, 31
  %shr = ashr i32 %add, 5
  %27 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch27 = getelementptr inbounds %struct.CirrusVGAState, ptr %27, i32 0, i32 24
  store i32 %shr, ptr %cirrus_blt_srcpitch27, align 16
  br label %if.end32

if.else28:                                        ; preds = %if.then21
  %28 = load i32, ptr %w, align 4
  %add29 = add i32 %28, 7
  %shr30 = ashr i32 %add29, 3
  %29 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch31 = getelementptr inbounds %struct.CirrusVGAState, ptr %29, i32 0, i32 24
  store i32 %shr30, ptr %cirrus_blt_srcpitch31, align 16
  br label %if.end32

if.end32:                                         ; preds = %if.else28, %if.then26
  br label %if.end38

if.else33:                                        ; preds = %if.else16
  %30 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width34 = getelementptr inbounds %struct.CirrusVGAState, ptr %30, i32 0, i32 21
  %31 = load i32, ptr %cirrus_blt_width34, align 4
  %add35 = add i32 %31, 3
  %and36 = and i32 %add35, -4
  %32 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch37 = getelementptr inbounds %struct.CirrusVGAState, ptr %32, i32 0, i32 24
  store i32 %and36, ptr %cirrus_blt_srcpitch37, align 16
  br label %if.end38

if.end38:                                         ; preds = %if.else33, %if.end32
  %33 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch39 = getelementptr inbounds %struct.CirrusVGAState, ptr %33, i32 0, i32 24
  %34 = load i32, ptr %cirrus_blt_srcpitch39, align 16
  %35 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height = getelementptr inbounds %struct.CirrusVGAState, ptr %35, i32 0, i32 22
  %36 = load i32, ptr %cirrus_blt_height, align 8
  %mul40 = mul i32 %34, %36
  %37 = load ptr, ptr %s.addr, align 8
  %cirrus_srccounter41 = getelementptr inbounds %struct.CirrusVGAState, ptr %37, i32 0, i32 35
  store i32 %mul40, ptr %cirrus_srccounter41, align 16
  br label %if.end42

if.end42:                                         ; preds = %if.end38, %if.end14
  %38 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch43 = getelementptr inbounds %struct.CirrusVGAState, ptr %38, i32 0, i32 24
  %39 = load i32, ptr %cirrus_blt_srcpitch43, align 16
  %cmp = icmp sle i32 %39, 8192
  br i1 %cmp, label %if.then45, label %if.else46

if.then45:                                        ; preds = %if.end42
  br label %if.end47

if.else46:                                        ; preds = %if.end42
  call void @__assert_fail(ptr noundef @.str.55, ptr noundef @.str.53, i32 noundef 904, ptr noundef @__PRETTY_FUNCTION__.cirrus_bitblt_cputovideo) #6
  unreachable

if.end47:                                         ; preds = %if.then45
  %40 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf48 = getelementptr inbounds %struct.CirrusVGAState, ptr %40, i32 0, i32 32
  %arraydecay = getelementptr inbounds [8192 x i8], ptr %cirrus_bltbuf48, i64 0, i64 0
  %41 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr49 = getelementptr inbounds %struct.CirrusVGAState, ptr %41, i32 0, i32 33
  store ptr %arraydecay, ptr %cirrus_srcptr49, align 16
  %42 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf50 = getelementptr inbounds %struct.CirrusVGAState, ptr %42, i32 0, i32 32
  %arraydecay51 = getelementptr inbounds [8192 x i8], ptr %cirrus_bltbuf50, i64 0, i64 0
  %43 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch52 = getelementptr inbounds %struct.CirrusVGAState, ptr %43, i32 0, i32 24
  %44 = load i32, ptr %cirrus_blt_srcpitch52, align 16
  %idx.ext = sext i32 %44 to i64
  %add.ptr = getelementptr i8, ptr %arraydecay51, i64 %idx.ext
  %45 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr_end53 = getelementptr inbounds %struct.CirrusVGAState, ptr %45, i32 0, i32 34
  store ptr %add.ptr, ptr %cirrus_srcptr_end53, align 8
  %46 = load ptr, ptr %s.addr, align 8
  call void @cirrus_update_memory_access(ptr noundef %46)
  store i32 1, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end47, %if.then
  %47 = load i32, ptr %retval, align 4
  ret i32 %47
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_bitblt_videotocpu(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  br label %do.body

do.body:                                          ; preds = %entry
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 1024)
  %lnot = xor i1 %call, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool = icmp ne i64 %conv, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %do.body
  call void (ptr, ...) @qemu_log(ptr noundef @.str.56)
  br label %if.end

if.end:                                           ; preds = %if.then, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end
  ret i32 0
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_bitblt_videotovideo(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %ret = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 29
  %1 = load i8, ptr %cirrus_blt_mode, align 4
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 64
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %call = call i32 @cirrus_bitblt_videotovideo_patterncopy(ptr noundef %2)
  store i32 %call, ptr %ret, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  %3 = load ptr, ptr %s.addr, align 8
  %call1 = call i32 @cirrus_bitblt_videotovideo_copy(ptr noundef %3)
  store i32 %call1, ptr %ret, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %4 = load i32, ptr %ret, align 4
  %tobool2 = icmp ne i32 %4, 0
  br i1 %tobool2, label %if.then3, label %if.end4

if.then3:                                         ; preds = %if.end
  %5 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_reset(ptr noundef %5)
  br label %if.end4

if.end4:                                          ; preds = %if.then3, %if.end
  %6 = load i32, ptr %ret, align 4
  ret i32 %6
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_reset(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %need_update = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 49
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, -20
  %conv1 = trunc i32 %and to i8
  store i8 %conv1, ptr %arrayidx, align 1
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 33
  %3 = load ptr, ptr %cirrus_srcptr, align 16
  %4 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 32
  %arrayidx2 = getelementptr [8192 x i8], ptr %cirrus_bltbuf, i64 0, i64 0
  %cmp = icmp ne ptr %3, %arrayidx2
  br i1 %cmp, label %lor.end, label %lor.rhs

lor.rhs:                                          ; preds = %entry
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 34
  %6 = load ptr, ptr %cirrus_srcptr_end, align 8
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf4 = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 32
  %arrayidx5 = getelementptr [8192 x i8], ptr %cirrus_bltbuf4, i64 0, i64 0
  %cmp6 = icmp ne ptr %6, %arrayidx5
  br label %lor.end

lor.end:                                          ; preds = %lor.rhs, %entry
  %8 = phi i1 [ true, %entry ], [ %cmp6, %lor.rhs ]
  %lor.ext = zext i1 %8 to i32
  store i32 %lor.ext, ptr %need_update, align 4
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf8 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 32
  %arrayidx9 = getelementptr [8192 x i8], ptr %cirrus_bltbuf8, i64 0, i64 0
  %10 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr10 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 33
  store ptr %arrayidx9, ptr %cirrus_srcptr10, align 16
  %11 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf11 = getelementptr inbounds %struct.CirrusVGAState, ptr %11, i32 0, i32 32
  %arrayidx12 = getelementptr [8192 x i8], ptr %cirrus_bltbuf11, i64 0, i64 0
  %12 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr_end13 = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 34
  store ptr %arrayidx12, ptr %cirrus_srcptr_end13, align 8
  %13 = load ptr, ptr %s.addr, align 8
  %cirrus_srccounter = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 35
  store i32 0, ptr %cirrus_srccounter, align 16
  %14 = load i32, ptr %need_update, align 4
  %tobool = icmp ne i32 %14, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %lor.end
  br label %return

if.end:                                           ; preds = %lor.end
  %15 = load ptr, ptr %s.addr, align 8
  call void @cirrus_update_memory_access(ptr noundef %15)
  br label %return

return:                                           ; preds = %if.end, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_vga_cirrus_bitblt_start(i8 noundef zeroext %blt_rop, i8 noundef zeroext %blt_mode, i8 noundef zeroext %blt_modeext, i32 noundef %blt_width, i32 noundef %blt_height, i32 noundef %blt_dstpitch, i32 noundef %blt_srcpitch, i32 noundef %blt_dstaddr, i32 noundef %blt_srcaddr, i8 noundef zeroext %gr_val) #0 {
entry:
  %blt_rop.addr = alloca i8, align 1
  %blt_mode.addr = alloca i8, align 1
  %blt_modeext.addr = alloca i8, align 1
  %blt_width.addr = alloca i32, align 4
  %blt_height.addr = alloca i32, align 4
  %blt_dstpitch.addr = alloca i32, align 4
  %blt_srcpitch.addr = alloca i32, align 4
  %blt_dstaddr.addr = alloca i32, align 4
  %blt_srcaddr.addr = alloca i32, align 4
  %gr_val.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i8 %blt_rop, ptr %blt_rop.addr, align 1
  store i8 %blt_mode, ptr %blt_mode.addr, align 1
  store i8 %blt_modeext, ptr %blt_modeext.addr, align 1
  store i32 %blt_width, ptr %blt_width.addr, align 4
  store i32 %blt_height, ptr %blt_height.addr, align 4
  store i32 %blt_dstpitch, ptr %blt_dstpitch.addr, align 4
  store i32 %blt_srcpitch, ptr %blt_srcpitch.addr, align 4
  store i32 %blt_dstaddr, ptr %blt_dstaddr.addr, align 4
  store i32 %blt_srcaddr, ptr %blt_srcaddr.addr, align 4
  store i8 %gr_val, ptr %gr_val.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end19

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_VGA_CIRRUS_BITBLT_START_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end19

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end19

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #5
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %blt_rop.addr, align 1
  %conv11 = zext i8 %5 to i32
  %6 = load i8, ptr %blt_mode.addr, align 1
  %conv12 = zext i8 %6 to i32
  %7 = load i8, ptr %blt_modeext.addr, align 1
  %conv13 = zext i8 %7 to i32
  %8 = load i32, ptr %blt_width.addr, align 4
  %9 = load i32, ptr %blt_height.addr, align 4
  %10 = load i32, ptr %blt_dstpitch.addr, align 4
  %11 = load i32, ptr %blt_srcpitch.addr, align 4
  %12 = load i32, ptr %blt_dstaddr.addr, align 4
  %13 = load i32, ptr %blt_srcaddr.addr, align 4
  %14 = load i8, ptr %gr_val.addr, align 1
  %conv14 = zext i8 %14 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.50, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11, i32 noundef %conv12, i32 noundef %conv13, i32 noundef %8, i32 noundef %9, i32 noundef %10, i32 noundef %11, i32 noundef %12, i32 noundef %13, i32 noundef %conv14)
  br label %if.end

if.else:                                          ; preds = %if.then
  %15 = load i8, ptr %blt_rop.addr, align 1
  %conv15 = zext i8 %15 to i32
  %16 = load i8, ptr %blt_mode.addr, align 1
  %conv16 = zext i8 %16 to i32
  %17 = load i8, ptr %blt_modeext.addr, align 1
  %conv17 = zext i8 %17 to i32
  %18 = load i32, ptr %blt_width.addr, align 4
  %19 = load i32, ptr %blt_height.addr, align 4
  %20 = load i32, ptr %blt_dstpitch.addr, align 4
  %21 = load i32, ptr %blt_srcpitch.addr, align 4
  %22 = load i32, ptr %blt_dstaddr.addr, align 4
  %23 = load i32, ptr %blt_srcaddr.addr, align 4
  %24 = load i8, ptr %gr_val.addr, align 1
  %conv18 = zext i8 %24 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.51, i32 noundef %conv15, i32 noundef %conv16, i32 noundef %conv17, i32 noundef %18, i32 noundef %19, i32 noundef %20, i32 noundef %21, i32 noundef %22, i32 noundef %23, i32 noundef %conv18)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end19

if.end19:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i16 @le16_to_cpu(i16 noundef zeroext %v) #0 {
entry:
  %v.addr = alloca i16, align 2
  store i16 %v, ptr %v.addr, align 2
  %0 = load i16, ptr %v.addr, align 2
  ret i16 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @le32_to_cpu(i32 noundef %v) #0 {
entry:
  %v.addr = alloca i32, align 4
  store i32 %v, ptr %v.addr, align 4
  %0 = load i32, ptr %v.addr, align 4
  ret i32 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @blit_is_unsafe(ptr noundef %s, i1 noundef zeroext %dst_only) #0 {
entry:
  %retval = alloca i1, align 1
  %s.addr = alloca ptr, align 8
  %dst_only.addr = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  %frombool = zext i1 %dst_only to i8
  store i8 %frombool, ptr %dst_only.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 21
  %1 = load i32, ptr %cirrus_blt_width, align 4
  %cmp = icmp sgt i32 %1, 0
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.52, ptr noundef @.str.53, i32 noundef 236, ptr noundef @__PRETTY_FUNCTION__.blit_is_unsafe) #6
  unreachable

if.end:                                           ; preds = %if.then
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 22
  %3 = load i32, ptr %cirrus_blt_height, align 8
  %cmp1 = icmp sgt i32 %3, 0
  br i1 %cmp1, label %if.then2, label %if.else3

if.then2:                                         ; preds = %if.end
  br label %if.end4

if.else3:                                         ; preds = %if.end
  call void @__assert_fail(ptr noundef @.str.54, ptr noundef @.str.53, i32 noundef 237, ptr noundef @__PRETTY_FUNCTION__.blit_is_unsafe) #6
  unreachable

if.end4:                                          ; preds = %if.then2
  %4 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width5 = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 21
  %5 = load i32, ptr %cirrus_blt_width5, align 4
  %cmp6 = icmp sgt i32 %5, 8192
  br i1 %cmp6, label %if.then7, label %if.end8

if.then7:                                         ; preds = %if.end4
  store i1 true, ptr %retval, align 1
  br label %return

if.end8:                                          ; preds = %if.end4
  %6 = load ptr, ptr %s.addr, align 8
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 23
  %8 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 27
  %10 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %call = call zeroext i1 @blit_region_is_unsafe(ptr noundef %6, i32 noundef %8, i32 noundef %10)
  br i1 %call, label %if.then9, label %if.end10

if.then9:                                         ; preds = %if.end8
  store i1 true, ptr %retval, align 1
  br label %return

if.end10:                                         ; preds = %if.end8
  %11 = load i8, ptr %dst_only.addr, align 1
  %tobool = trunc i8 %11 to i1
  br i1 %tobool, label %if.then11, label %if.end12

if.then11:                                        ; preds = %if.end10
  store i1 false, ptr %retval, align 1
  br label %return

if.end12:                                         ; preds = %if.end10
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 24
  %14 = load i32, ptr %cirrus_blt_srcpitch, align 16
  %15 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %15, i32 0, i32 28
  %16 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %call13 = call zeroext i1 @blit_region_is_unsafe(ptr noundef %12, i32 noundef %14, i32 noundef %16)
  br i1 %call13, label %if.then14, label %if.end15

if.then14:                                        ; preds = %if.end12
  store i1 true, ptr %retval, align 1
  br label %return

if.end15:                                         ; preds = %if.end12
  store i1 false, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end15, %if.then14, %if.then11, %if.then9, %if.then7
  %17 = load i1, ptr %retval, align 1
  ret i1 %17
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_invalidate_region(ptr noundef %s, i32 noundef %off_begin, i32 noundef %off_pitch, i32 noundef %bytesperline, i32 noundef %lines) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %off_begin.addr = alloca i32, align 4
  %off_pitch.addr = alloca i32, align 4
  %bytesperline.addr = alloca i32, align 4
  %lines.addr = alloca i32, align 4
  %y = alloca i32, align 4
  %off_cur = alloca i32, align 4
  %off_cur_end = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %off_begin, ptr %off_begin.addr, align 4
  store i32 %off_pitch, ptr %off_pitch.addr, align 4
  store i32 %bytesperline, ptr %bytesperline.addr, align 4
  store i32 %lines, ptr %lines.addr, align 4
  %0 = load i32, ptr %off_pitch.addr, align 4
  %cmp = icmp slt i32 %0, 0
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %1 = load i32, ptr %bytesperline.addr, align 4
  %sub = sub i32 %1, 1
  %2 = load i32, ptr %off_begin.addr, align 4
  %sub1 = sub i32 %2, %sub
  store i32 %sub1, ptr %off_begin.addr, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.end
  %3 = load i32, ptr %y, align 4
  %4 = load i32, ptr %lines.addr, align 4
  %cmp2 = icmp slt i32 %3, %4
  br i1 %cmp2, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %5 = load i32, ptr %off_begin.addr, align 4
  %6 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 10
  %7 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %5, %7
  store i32 %and, ptr %off_cur, align 4
  %8 = load i32, ptr %off_cur, align 4
  %9 = load i32, ptr %bytesperline.addr, align 4
  %add = add i32 %8, %9
  %sub3 = sub i32 %add, 1
  %10 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask4 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 10
  %11 = load i32, ptr %cirrus_addr_mask4, align 16
  %and5 = and i32 %sub3, %11
  %add6 = add i32 %and5, 1
  store i32 %add6, ptr %off_cur_end, align 4
  %12 = load i32, ptr %off_cur_end, align 4
  %13 = load i32, ptr %off_cur, align 4
  %cmp7 = icmp sge i32 %12, %13
  br i1 %cmp7, label %if.then8, label %if.else

if.then8:                                         ; preds = %for.body
  %14 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 0
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 2
  %15 = load i32, ptr %off_cur, align 4
  %conv = sext i32 %15 to i64
  %16 = load i32, ptr %off_cur_end, align 4
  %17 = load i32, ptr %off_cur, align 4
  %sub9 = sub i32 %16, %17
  %conv10 = sext i32 %sub9 to i64
  call void @memory_region_set_dirty(ptr noundef %vram, i64 noundef %conv, i64 noundef %conv10)
  br label %if.end21

if.else:                                          ; preds = %for.body
  %18 = load ptr, ptr %s.addr, align 8
  %vga11 = getelementptr inbounds %struct.CirrusVGAState, ptr %18, i32 0, i32 0
  %vram12 = getelementptr inbounds %struct.VGACommonState, ptr %vga11, i32 0, i32 2
  %19 = load i32, ptr %off_cur, align 4
  %conv13 = sext i32 %19 to i64
  %20 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask14 = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 10
  %21 = load i32, ptr %cirrus_addr_mask14, align 16
  %add15 = add i32 %21, 1
  %22 = load i32, ptr %off_cur, align 4
  %sub16 = sub i32 %add15, %22
  %conv17 = zext i32 %sub16 to i64
  call void @memory_region_set_dirty(ptr noundef %vram12, i64 noundef %conv13, i64 noundef %conv17)
  %23 = load ptr, ptr %s.addr, align 8
  %vga18 = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 0
  %vram19 = getelementptr inbounds %struct.VGACommonState, ptr %vga18, i32 0, i32 2
  %24 = load i32, ptr %off_cur_end, align 4
  %conv20 = sext i32 %24 to i64
  call void @memory_region_set_dirty(ptr noundef %vram19, i64 noundef 0, i64 noundef %conv20)
  br label %if.end21

if.end21:                                         ; preds = %if.else, %if.then8
  %25 = load i32, ptr %off_pitch.addr, align 4
  %26 = load i32, ptr %off_begin.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %off_begin.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !8

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: noreturn nounwind
declare void @__assert_fail(ptr noundef, ptr noundef, i32 noundef, ptr noundef) #4

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @blit_region_is_unsafe(ptr noundef %s, i32 noundef %pitch, i32 noundef %addr) #0 {
entry:
  %retval = alloca i1, align 1
  %s.addr = alloca ptr, align 8
  %pitch.addr = alloca i32, align 4
  %addr.addr = alloca i32, align 4
  %min = alloca i64, align 8
  %max = alloca i64, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %pitch, ptr %pitch.addr, align 4
  store i32 %addr, ptr %addr.addr, align 4
  %0 = load i32, ptr %pitch.addr, align 4
  %tobool = icmp ne i32 %0, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  store i1 true, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %entry
  %1 = load i32, ptr %pitch.addr, align 4
  %cmp = icmp slt i32 %1, 0
  br i1 %cmp, label %if.then1, label %if.else

if.then1:                                         ; preds = %if.end
  %2 = load i32, ptr %addr.addr, align 4
  %conv = sext i32 %2 to i64
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 22
  %4 = load i32, ptr %cirrus_blt_height, align 8
  %conv2 = sext i32 %4 to i64
  %sub = sub i64 %conv2, 1
  %5 = load i32, ptr %pitch.addr, align 4
  %conv3 = sext i32 %5 to i64
  %mul = mul i64 %sub, %conv3
  %add = add i64 %conv, %mul
  %6 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 21
  %7 = load i32, ptr %cirrus_blt_width, align 4
  %conv4 = sext i32 %7 to i64
  %sub5 = sub i64 %add, %conv4
  store i64 %sub5, ptr %min, align 8
  %8 = load i64, ptr %min, align 8
  %cmp6 = icmp slt i64 %8, -1
  br i1 %cmp6, label %if.then10, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.then1
  %9 = load i32, ptr %addr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 0
  %vram_size = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 3
  %11 = load i32, ptr %vram_size, align 16
  %cmp8 = icmp uge i32 %9, %11
  br i1 %cmp8, label %if.then10, label %if.end11

if.then10:                                        ; preds = %lor.lhs.false, %if.then1
  store i1 true, ptr %retval, align 1
  br label %return

if.end11:                                         ; preds = %lor.lhs.false
  br label %if.end29

if.else:                                          ; preds = %if.end
  %12 = load i32, ptr %addr.addr, align 4
  %conv12 = sext i32 %12 to i64
  %13 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height13 = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 22
  %14 = load i32, ptr %cirrus_blt_height13, align 8
  %conv14 = sext i32 %14 to i64
  %sub15 = sub i64 %conv14, 1
  %15 = load i32, ptr %pitch.addr, align 4
  %conv16 = sext i32 %15 to i64
  %mul17 = mul i64 %sub15, %conv16
  %add18 = add i64 %conv12, %mul17
  %16 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width19 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 21
  %17 = load i32, ptr %cirrus_blt_width19, align 4
  %conv20 = sext i32 %17 to i64
  %add21 = add i64 %add18, %conv20
  store i64 %add21, ptr %max, align 8
  %18 = load i64, ptr %max, align 8
  %19 = load ptr, ptr %s.addr, align 8
  %vga22 = getelementptr inbounds %struct.CirrusVGAState, ptr %19, i32 0, i32 0
  %vram_size23 = getelementptr inbounds %struct.VGACommonState, ptr %vga22, i32 0, i32 3
  %20 = load i32, ptr %vram_size23, align 16
  %conv24 = zext i32 %20 to i64
  %cmp25 = icmp sgt i64 %18, %conv24
  br i1 %cmp25, label %if.then27, label %if.end28

if.then27:                                        ; preds = %if.else
  store i1 true, ptr %retval, align 1
  br label %return

if.end28:                                         ; preds = %if.else
  br label %if.end29

if.end29:                                         ; preds = %if.end28, %if.end11
  store i1 false, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end29, %if.then27, %if.then10, %if.then
  %21 = load i1, ptr %retval, align 1
  ret i1 %21
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_0_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_0(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !9

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !10

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_0_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_0(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !11

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !12

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_0_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_0(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_0(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_0(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !13

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !14

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_0_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_0(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !15

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !16

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_and_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !17

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !18

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_src_and_dst(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !19

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !20

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_and_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_src_and_dst(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_src_and_dst(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !21

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !22

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_src_and_dst(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !23

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !24

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_fill_nop(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dstpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_and_notdst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !25

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !26

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_src_and_notdst(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !27

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !28

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_and_notdst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_src_and_notdst(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_src_and_notdst(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !29

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !30

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_src_and_notdst(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !31

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !32

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notdst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !33

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !34

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_notdst(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !35

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !36

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notdst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_notdst(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_notdst(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !37

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !38

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_notdst(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !39

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !40

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !41

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !42

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_src(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !43

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !44

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_src(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_src(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !45

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !46

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_src(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !47

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !48

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_1_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_1(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !49

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !50

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_1_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_1(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !51

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !52

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_1_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_1(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_1(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_1(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !53

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !54

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_1_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_1(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !55

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !56

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !57

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !58

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_notsrc_and_dst(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !59

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !60

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !61

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !62

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_dst(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !63

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !64

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_xor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_xor_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !65

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !66

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_xor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_src_xor_dst(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !67

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !68

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_xor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_xor_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_src_xor_dst(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_src_xor_dst(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !69

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !70

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_xor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_src_xor_dst(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !71

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !72

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_or_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !73

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !74

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_src_or_dst(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !75

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !76

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_or_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_src_or_dst(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_src_or_dst(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !77

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !78

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_src_or_dst(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !79

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !80

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !81

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !82

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_notsrc_or_notdst(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !83

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !84

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !85

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !86

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_notdst(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !87

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !88

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_notxor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !89

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !90

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_notxor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_src_notxor_dst(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !91

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !92

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_notxor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_src_notxor_dst(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !93

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !94

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_notxor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_src_notxor_dst(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !95

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !96

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_or_notdst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !97

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !98

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_src_or_notdst(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !99

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !100

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_src_or_notdst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_src_or_notdst(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_src_or_notdst(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !101

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !102

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_src_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_src_or_notdst(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !103

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !104

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notsrc(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !105

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !106

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_notsrc(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !107

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !108

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notsrc(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_notsrc(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_notsrc(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !109

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !110

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_notsrc(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !111

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !112

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !113

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !114

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_notsrc_or_dst(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !115

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !116

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !117

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !118

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_dst(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !119

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !120

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 1
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 1
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !121

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !122

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i16
  call void @rop_16_notsrc_and_notdst(ptr noundef %7, i32 noundef %8, i16 noundef zeroext %conv)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 2
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 2
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !123

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !124

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end12

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  br label %do.body

do.body:                                          ; preds = %for.body3
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  %conv = trunc i32 %9 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %7, i32 noundef %8, i8 noundef zeroext %conv)
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %addr, align 4
  %add = add i32 %11, 1
  %12 = load i32, ptr %col, align 4
  %shr = lshr i32 %12, 8
  %conv4 = trunc i32 %shr to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %10, i32 noundef %add, i8 noundef zeroext %conv4)
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %addr, align 4
  %add5 = add i32 %14, 2
  %15 = load i32, ptr %col, align 4
  %shr6 = lshr i32 %15, 16
  %conv7 = trunc i32 %shr6 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %13, i32 noundef %add5, i8 noundef zeroext %conv7)
  br label %do.end

do.end:                                           ; preds = %do.body
  %16 = load i32, ptr %addr, align 4
  %add8 = add i32 %16, 3
  store i32 %add8, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %17 = load i32, ptr %x, align 4
  %add9 = add i32 %17, 3
  store i32 %add9, ptr %x, align 4
  br label %for.cond1, !llvm.loop !125

for.end:                                          ; preds = %for.cond1
  %18 = load i32, ptr %dst_pitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add10 = add i32 %19, %18
  store i32 %add10, ptr %dstaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %20 = load i32, ptr %y, align 4
  %inc = add i32 %20, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !126

for.end12:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_fill_notsrc_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %dst_pitch, i32 noundef %width, i32 noundef %height) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %dst_pitch.addr = alloca i32, align 4
  %width.addr = alloca i32, align 4
  %height.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %col = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %dst_pitch, ptr %dst_pitch.addr, align 4
  store i32 %width, ptr %width.addr, align 4
  store i32 %height, ptr %height.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 25
  %1 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %1, ptr %col, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc6, %entry
  %2 = load i32, ptr %y, align 4
  %3 = load i32, ptr %height.addr, align 4
  %cmp = icmp slt i32 %2, %3
  br i1 %cmp, label %for.body, label %for.end7

for.body:                                         ; preds = %for.cond
  %4 = load i32, ptr %dstaddr.addr, align 4
  store i32 %4, ptr %addr, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond1

for.cond1:                                        ; preds = %for.inc, %for.body
  %5 = load i32, ptr %x, align 4
  %6 = load i32, ptr %width.addr, align 4
  %cmp2 = icmp slt i32 %5, %6
  br i1 %cmp2, label %for.body3, label %for.end

for.body3:                                        ; preds = %for.cond1
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i32, ptr %addr, align 4
  %9 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_notdst(ptr noundef %7, i32 noundef %8, i32 noundef %9)
  %10 = load i32, ptr %addr, align 4
  %add = add i32 %10, 4
  store i32 %add, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body3
  %11 = load i32, ptr %x, align 4
  %add4 = add i32 %11, 4
  store i32 %add4, ptr %x, align 4
  br label %for.cond1, !llvm.loop !127

for.end:                                          ; preds = %for.cond1
  %12 = load i32, ptr %dst_pitch.addr, align 4
  %13 = load i32, ptr %dstaddr.addr, align 4
  %add5 = add i32 %13, %12
  store i32 %add5, ptr %dstaddr.addr, align 4
  br label %for.inc6

for.inc6:                                         ; preds = %for.end
  %14 = load i32, ptr %y, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !128

for.end7:                                         ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_0(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load ptr, ptr %dst, align 8
  store i8 0, ptr %5, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_0(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load ptr, ptr %dst, align 8
  store i16 0, ptr %5, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_0(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load ptr, ptr %dst, align 8
  store i32 0, ptr %5, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_src_and_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %and2 = and i32 %conv, %conv1
  %conv3 = trunc i32 %and2 to i8
  %8 = load ptr, ptr %dst, align 8
  store i8 %conv3, ptr %8, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_src_and_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %and3 = and i32 %conv, %conv2
  %conv4 = trunc i32 %and3 to i16
  %8 = load ptr, ptr %dst, align 8
  store i16 %conv4, ptr %8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_src_and_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %6 = load ptr, ptr %dst, align 8
  %7 = load i32, ptr %6, align 4
  %and2 = and i32 %5, %7
  %8 = load ptr, ptr %dst, align 8
  store i32 %and2, ptr %8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_src_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %not = xor i32 %conv1, -1
  %and2 = and i32 %conv, %not
  %conv3 = trunc i32 %and2 to i8
  %8 = load ptr, ptr %dst, align 8
  store i8 %conv3, ptr %8, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_src_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %not = xor i32 %conv2, -1
  %and3 = and i32 %conv, %not
  %conv4 = trunc i32 %and3 to i16
  %8 = load ptr, ptr %dst, align 8
  store i16 %conv4, ptr %8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_src_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %6 = load ptr, ptr %dst, align 8
  %7 = load i32, ptr %6, align 4
  %not = xor i32 %7, -1
  %and2 = and i32 %5, %not
  %8 = load ptr, ptr %dst, align 8
  store i32 %and2, ptr %8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_notdst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load ptr, ptr %dst, align 8
  %6 = load i8, ptr %5, align 1
  %conv = zext i8 %6 to i32
  %not = xor i32 %conv, -1
  %conv1 = trunc i32 %not to i8
  %7 = load ptr, ptr %dst, align 8
  store i8 %conv1, ptr %7, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_notdst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load ptr, ptr %dst, align 8
  %6 = load i16, ptr %5, align 2
  %conv = zext i16 %6 to i32
  %not = xor i32 %conv, -1
  %conv2 = trunc i32 %not to i16
  %7 = load ptr, ptr %dst, align 8
  store i16 %conv2, ptr %7, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load ptr, ptr %dst, align 8
  %6 = load i32, ptr %5, align 4
  %not = xor i32 %6, -1
  %7 = load ptr, ptr %dst, align 8
  store i32 %not, ptr %7, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_src(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %6 = load ptr, ptr %dst, align 8
  store i8 %5, ptr %6, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_src(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %6 = load ptr, ptr %dst, align 8
  store i16 %5, ptr %6, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_src(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %6 = load ptr, ptr %dst, align 8
  store i32 %5, ptr %6, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_1(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load ptr, ptr %dst, align 8
  store i8 -1, ptr %5, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_1(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load ptr, ptr %dst, align 8
  store i16 -1, ptr %5, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_1(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load ptr, ptr %dst, align 8
  store i32 -1, ptr %5, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_notsrc_and_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %and2 = and i32 %not, %conv1
  %conv3 = trunc i32 %and2 to i8
  %8 = load ptr, ptr %dst, align 8
  store i8 %conv3, ptr %8, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_notsrc_and_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %and3 = and i32 %not, %conv2
  %conv4 = trunc i32 %and3 to i16
  %8 = load ptr, ptr %dst, align 8
  store i16 %conv4, ptr %8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_notsrc_and_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %not = xor i32 %5, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i32, ptr %6, align 4
  %and2 = and i32 %not, %7
  %8 = load ptr, ptr %dst, align 8
  store i32 %and2, ptr %8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_src_xor_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %xor = xor i32 %conv, %conv1
  %conv2 = trunc i32 %xor to i8
  %8 = load ptr, ptr %dst, align 8
  store i8 %conv2, ptr %8, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_src_xor_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %xor = xor i32 %conv, %conv2
  %conv3 = trunc i32 %xor to i16
  %8 = load ptr, ptr %dst, align 8
  store i16 %conv3, ptr %8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_src_xor_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %6 = load ptr, ptr %dst, align 8
  %7 = load i32, ptr %6, align 4
  %xor = xor i32 %5, %7
  %8 = load ptr, ptr %dst, align 8
  store i32 %xor, ptr %8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_src_or_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %or = or i32 %conv, %conv1
  %conv2 = trunc i32 %or to i8
  %8 = load ptr, ptr %dst, align 8
  store i8 %conv2, ptr %8, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_src_or_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %or = or i32 %conv, %conv2
  %conv3 = trunc i32 %or to i16
  %8 = load ptr, ptr %dst, align 8
  store i16 %conv3, ptr %8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_src_or_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %6 = load ptr, ptr %dst, align 8
  %7 = load i32, ptr %6, align 4
  %or = or i32 %5, %7
  %8 = load ptr, ptr %dst, align 8
  store i32 %or, ptr %8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_notsrc_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %not2 = xor i32 %conv1, -1
  %or = or i32 %not, %not2
  %conv3 = trunc i32 %or to i8
  %8 = load ptr, ptr %dst, align 8
  store i8 %conv3, ptr %8, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_notsrc_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %not3 = xor i32 %conv2, -1
  %or = or i32 %not, %not3
  %conv4 = trunc i32 %or to i16
  %8 = load ptr, ptr %dst, align 8
  store i16 %conv4, ptr %8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_notsrc_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %not = xor i32 %5, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i32, ptr %6, align 4
  %not2 = xor i32 %7, -1
  %or = or i32 %not, %not2
  %8 = load ptr, ptr %dst, align 8
  store i32 %or, ptr %8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_src_notxor_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %xor = xor i32 %conv, %conv1
  %not = xor i32 %xor, -1
  %conv2 = trunc i32 %not to i8
  %8 = load ptr, ptr %dst, align 8
  store i8 %conv2, ptr %8, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_src_notxor_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %xor = xor i32 %conv, %conv2
  %not = xor i32 %xor, -1
  %conv3 = trunc i32 %not to i16
  %8 = load ptr, ptr %dst, align 8
  store i16 %conv3, ptr %8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_src_notxor_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %6 = load ptr, ptr %dst, align 8
  %7 = load i32, ptr %6, align 4
  %xor = xor i32 %5, %7
  %not = xor i32 %xor, -1
  %8 = load ptr, ptr %dst, align 8
  store i32 %not, ptr %8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_src_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %not = xor i32 %conv1, -1
  %or = or i32 %conv, %not
  %conv2 = trunc i32 %or to i8
  %8 = load ptr, ptr %dst, align 8
  store i8 %conv2, ptr %8, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_src_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %not = xor i32 %conv2, -1
  %or = or i32 %conv, %not
  %conv3 = trunc i32 %or to i16
  %8 = load ptr, ptr %dst, align 8
  store i16 %conv3, ptr %8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_src_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %6 = load ptr, ptr %dst, align 8
  %7 = load i32, ptr %6, align 4
  %not = xor i32 %7, -1
  %or = or i32 %5, %not
  %8 = load ptr, ptr %dst, align 8
  store i32 %or, ptr %8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_notsrc(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %not = xor i32 %conv, -1
  %conv1 = trunc i32 %not to i8
  %6 = load ptr, ptr %dst, align 8
  store i8 %conv1, ptr %6, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_notsrc(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %not = xor i32 %conv, -1
  %conv2 = trunc i32 %not to i16
  %6 = load ptr, ptr %dst, align 8
  store i16 %conv2, ptr %6, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_notsrc(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %not = xor i32 %5, -1
  %6 = load ptr, ptr %dst, align 8
  store i32 %not, ptr %6, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_notsrc_or_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %or = or i32 %not, %conv1
  %conv2 = trunc i32 %or to i8
  %8 = load ptr, ptr %dst, align 8
  store i8 %conv2, ptr %8, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_notsrc_or_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %or = or i32 %not, %conv2
  %conv3 = trunc i32 %or to i16
  %8 = load ptr, ptr %dst, align 8
  store i16 %conv3, ptr %8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_notsrc_or_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %not = xor i32 %5, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i32, ptr %6, align 4
  %or = or i32 %not, %7
  %8 = load ptr, ptr %dst, align 8
  store i32 %or, ptr %8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_8_notsrc_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %not2 = xor i32 %conv1, -1
  %and3 = and i32 %not, %not2
  %conv4 = trunc i32 %and3 to i8
  %8 = load ptr, ptr %dst, align 8
  store i8 %conv4, ptr %8, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_16_notsrc_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %not3 = xor i32 %conv2, -1
  %and4 = and i32 %not, %not3
  %conv5 = trunc i32 %and4 to i16
  %8 = load ptr, ptr %dst, align 8
  store i16 %conv5, ptr %8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_32_notsrc_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %src) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i32, ptr %src.addr, align 4
  %not = xor i32 %5, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i32, ptr %6, align 4
  %not2 = xor i32 %7, -1
  %and3 = and i32 %not, %not2
  %8 = load ptr, ptr %dst, align 8
  store i32 %and3, ptr %8, align 4
  ret void
}

declare void @memory_region_set_dirty(ptr noundef, i64 noundef, i64 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_0_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_0(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !129

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !130

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_0_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_0(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !131

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !132

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_0_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_0(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_0(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_0(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !133

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !134

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_0_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_0(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !135

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !136

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_and_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !137

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !138

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_src_and_dst(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !139

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !140

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_and_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_and_dst(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_src_and_dst(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !141

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !142

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_src_and_dst(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !143

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !144

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_nop(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_and_notdst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !145

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !146

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_src_and_notdst(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !147

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !148

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_and_notdst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_and_notdst(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_src_and_notdst(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !149

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !150

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_src_and_notdst(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !151

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !152

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notdst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !153

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !154

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_notdst(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !155

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !156

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notdst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notdst(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_notdst(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !157

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !158

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_notdst(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !159

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !160

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !161

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !162

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_src(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !163

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !164

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_src(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !165

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !166

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_src(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !167

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !168

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_1_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_1(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !169

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !170

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_1_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_1(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !171

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !172

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_1_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_1(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_1(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_1(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !173

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !174

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_1_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_1(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !175

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !176

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !177

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !178

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_notsrc_and_dst(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !179

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !180

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !181

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !182

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_dst(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !183

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !184

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_xor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_xor_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !185

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !186

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_xor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_src_xor_dst(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !187

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !188

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_xor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_xor_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_xor_dst(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_src_xor_dst(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !189

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !190

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_xor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_src_xor_dst(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !191

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !192

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_or_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !193

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !194

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_src_or_dst(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !195

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !196

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_or_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_or_dst(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_src_or_dst(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !197

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !198

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_src_or_dst(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !199

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !200

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !201

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !202

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_notsrc_or_notdst(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !203

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !204

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !205

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !206

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_notdst(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !207

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !208

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_notxor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !209

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !210

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_notxor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_src_notxor_dst(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !211

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !212

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_notxor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !213

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !214

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_notxor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_src_notxor_dst(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !215

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !216

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_or_notdst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !217

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !218

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_src_or_notdst(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !219

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !220

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_src_or_notdst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_or_notdst(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_src_or_notdst(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !221

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !222

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_src_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_src_or_notdst(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !223

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !224

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notsrc(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !225

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !226

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_notsrc(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !227

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !228

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notsrc(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notsrc(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_notsrc(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !229

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !230

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_notsrc(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !231

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !232

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !233

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !234

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_notsrc_or_dst(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !235

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !236

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !237

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !238

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_dst(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !239

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !240

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 1
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 1
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !241

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !242

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end29

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end22

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i16
  call void @rop_16_notsrc_and_notdst(ptr noundef %27, i32 noundef %28, i16 noundef zeroext %conv21)
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add23 = add i32 %30, 2
  store i32 %add23, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr24 = lshr i32 %31, 1
  store i32 %shr24, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end22
  %32 = load i32, ptr %x, align 4
  %add25 = add i32 %32, 2
  store i32 %add25, ptr %x, align 4
  br label %for.cond5, !llvm.loop !243

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %34, %33
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc28 = add i32 %35, 1
  store i32 %inc28, ptr %y, align 4
  br label %for.cond, !llvm.loop !244

for.end29:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc33, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end35

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end28

if.then20:                                        ; preds = %if.end17
  br label %do.body

do.body:                                          ; preds = %if.then20
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %29 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %27, i32 noundef %28, i8 noundef zeroext %conv21)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add22 = add i32 %31, 1
  %32 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %32, 8
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %30, i32 noundef %add22, i8 noundef zeroext %conv24)
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i32, ptr %addr, align 4
  %add25 = add i32 %34, 2
  %35 = load i32, ptr %col, align 4
  %shr26 = lshr i32 %35, 16
  %conv27 = trunc i32 %shr26 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %33, i32 noundef %add25, i8 noundef zeroext %conv27)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end28

if.end28:                                         ; preds = %do.end, %if.end17
  %36 = load i32, ptr %addr, align 4
  %add29 = add i32 %36, 3
  store i32 %add29, ptr %addr, align 4
  %37 = load i32, ptr %bitmask, align 4
  %shr30 = lshr i32 %37, 1
  store i32 %shr30, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end28
  %38 = load i32, ptr %x, align 4
  %add31 = add i32 %38, 3
  store i32 %add31, ptr %x, align 4
  br label %for.cond5, !llvm.loop !245

for.end:                                          ; preds = %for.cond5
  %39 = load i32, ptr %dstpitch.addr, align 4
  %40 = load i32, ptr %dstaddr.addr, align 4
  %add32 = add i32 %40, %39
  store i32 %add32, ptr %dstaddr.addr, align 4
  br label %for.inc33

for.inc33:                                        ; preds = %for.end
  %41 = load i32, ptr %y, align 4
  %inc34 = add i32 %41, 1
  store i32 %inc34, ptr %y, align 4
  br label %for.cond, !llvm.loop !246

for.end35:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_transp_notsrc_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %index = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc26, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %11
  store i32 %shr, ptr %bitmask, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %conv4 = zext i8 %call to i32
  %14 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv4, %14
  store i32 %xor, ptr %bits, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %15, %16
  store i32 %add, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %18, %19
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %20 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %20, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then12, label %if.end17

if.then12:                                        ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %srcaddr.addr, align 4
  %inc13 = add i32 %22, 1
  store i32 %inc13, ptr %srcaddr.addr, align 4
  %call14 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %22)
  %conv15 = zext i8 %call14 to i32
  %23 = load i32, ptr %bits_xor, align 4
  %xor16 = xor i32 %conv15, %23
  store i32 %xor16, ptr %bits, align 4
  br label %if.end17

if.end17:                                         ; preds = %if.then12, %for.body8
  %24 = load i32, ptr %bits, align 4
  %25 = load i32, ptr %bitmask, align 4
  %and18 = and i32 %24, %25
  store i32 %and18, ptr %index, align 4
  %26 = load i32, ptr %index, align 4
  %tobool19 = icmp ne i32 %26, 0
  br i1 %tobool19, label %if.then20, label %if.end21

if.then20:                                        ; preds = %if.end17
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %29 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_notdst(ptr noundef %27, i32 noundef %28, i32 noundef %29)
  br label %if.end21

if.end21:                                         ; preds = %if.then20, %if.end17
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 4
  store i32 %add22, ptr %addr, align 4
  %31 = load i32, ptr %bitmask, align 4
  %shr23 = lshr i32 %31, 1
  store i32 %shr23, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %32 = load i32, ptr %x, align 4
  %add24 = add i32 %32, 4
  store i32 %add24, ptr %x, align 4
  br label %for.cond5, !llvm.loop !247

for.end:                                          ; preds = %for.cond5
  %33 = load i32, ptr %dstpitch.addr, align 4
  %34 = load i32, ptr %dstaddr.addr, align 4
  %add25 = add i32 %34, %33
  store i32 %add25, ptr %dstaddr.addr, align 4
  br label %for.inc26

for.inc26:                                        ; preds = %for.end
  %35 = load i32, ptr %y, align 4
  %inc27 = add i32 %35, 1
  store i32 %inc27, ptr %y, align 4
  br label %for.cond, !llvm.loop !248

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i8 @cirrus_src(ptr noundef %s, i32 noundef %srcaddr) #0 {
entry:
  %retval = alloca i8, align 1
  %s.addr = alloca ptr, align 8
  %srcaddr.addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_srccounter = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 35
  %1 = load i32, ptr %cirrus_srccounter, align 16
  %tobool = icmp ne i32 %1, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 32
  %3 = load i32, ptr %srcaddr.addr, align 4
  %and = and i32 %3, 8191
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr [8192 x i8], ptr %cirrus_bltbuf, i64 0, i64 %idxprom
  %4 = load i8, ptr %arrayidx, align 1
  store i8 %4, ptr %retval, align 1
  br label %return

if.else:                                          ; preds = %entry
  %5 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %6 = load ptr, ptr %vram_ptr, align 8
  %7 = load i32, ptr %srcaddr.addr, align 4
  %8 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 10
  %9 = load i32, ptr %cirrus_addr_mask, align 16
  %and1 = and i32 %7, %9
  %idxprom2 = zext i32 %and1 to i64
  %arrayidx3 = getelementptr i8, ptr %6, i64 %idxprom2
  %10 = load i8, ptr %arrayidx3, align 1
  store i8 %10, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.else, %if.then
  %11 = load i8, ptr %retval, align 1
  ret i8 %11
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_0_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_0(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !249

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !250

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_0_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_0(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !251

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !252

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_0_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_0(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_0(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_0(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !253

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !254

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_0_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_0(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !255

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !256

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_and_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !257

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !258

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_src_and_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !259

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !260

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_and_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_src_and_dst(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_and_dst(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !261

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !262

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_and_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !263

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !264

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_and_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !265

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !266

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_src_and_notdst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !267

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !268

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_and_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_src_and_notdst(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_and_notdst(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !269

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !270

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_and_notdst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !271

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !272

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !273

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !274

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_notdst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !275

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !276

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_notdst(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notdst(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !277

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !278

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notdst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !279

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !280

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !281

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !282

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_src(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !283

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !284

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_src(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !285

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !286

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !287

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !288

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_1_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_1(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !289

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !290

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_1_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_1(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !291

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !292

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_1_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_1(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_1(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_1(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !293

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !294

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_1_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_1(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !295

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !296

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !297

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !298

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_notsrc_and_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !299

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !300

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !301

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !302

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !303

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !304

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_xor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_xor_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !305

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !306

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_xor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_src_xor_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !307

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !308

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_xor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_xor_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_src_xor_dst(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_xor_dst(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !309

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !310

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_xor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_xor_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !311

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !312

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_or_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !313

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !314

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_src_or_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !315

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !316

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_or_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_src_or_dst(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_or_dst(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !317

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !318

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_or_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !319

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !320

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !321

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !322

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_notsrc_or_notdst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !323

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !324

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !325

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !326

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_notdst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !327

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !328

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_notxor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !329

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !330

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_notxor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_src_notxor_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !331

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !332

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_notxor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !333

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !334

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_notxor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_notxor_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !335

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !336

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_or_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !337

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !338

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_src_or_notdst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !339

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !340

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_src_or_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_src_or_notdst(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_src_or_notdst(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !341

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !342

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_src_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_or_notdst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !343

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !344

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notsrc(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !345

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !346

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_notsrc(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !347

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !348

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notsrc(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_notsrc(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notsrc(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !349

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !350

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notsrc(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !351

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !352

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !353

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !354

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_notsrc_or_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !355

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !356

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !357

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !358

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !359

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !360

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 1
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 1
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !361

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !362

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end25

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i16
  call void @rop_16_notsrc_and_notdst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv18)
  %26 = load i32, ptr %addr, align 4
  %add19 = add i32 %26, 2
  store i32 %add19, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr20 = lshr i32 %27, 1
  store i32 %shr20, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add21 = add i32 %28, 2
  store i32 %add21, ptr %x, align 4
  br label %for.cond5, !llvm.loop !363

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %30, %29
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc24 = add i32 %31, 1
  store i32 %inc24, ptr %y, align 4
  br label %for.cond, !llvm.loop !364

for.end25:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end31

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %if.end
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv18 = trunc i32 %25 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv18)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add19 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr20 = lshr i32 %28, 8
  %conv21 = trunc i32 %shr20 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %26, i32 noundef %add19, i8 noundef zeroext %conv21)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add22 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr23 = lshr i32 %31, 16
  %conv24 = trunc i32 %shr23 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %29, i32 noundef %add22, i8 noundef zeroext %conv24)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add25 = add i32 %32, 3
  store i32 %add25, ptr %addr, align 4
  %33 = load i32, ptr %bitmask, align 4
  %shr26 = lshr i32 %33, 1
  store i32 %shr26, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add27 = add i32 %34, 3
  store i32 %add27, ptr %x, align 4
  br label %for.cond5, !llvm.loop !365

for.end:                                          ; preds = %for.cond5
  %35 = load i32, ptr %dstpitch.addr, align 4
  %36 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %36, %35
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %37 = load i32, ptr %y, align 4
  %inc30 = add i32 %37, 1
  store i32 %inc30, ptr %y, align 4
  br label %for.cond, !llvm.loop !366

for.end31:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_notsrc_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %bitmask = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %entry
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %7, %8
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %9 = load i32, ptr %srcskipleft, align 4
  %shr = ashr i32 128, %9
  store i32 %shr, ptr %bitmask, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  %conv4 = zext i8 %call to i32
  store i32 %conv4, ptr %bits, align 4
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %dstskipleft, align 4
  %add = add i32 %12, %13
  store i32 %add, ptr %addr, align 4
  %14 = load i32, ptr %dstskipleft, align 4
  store i32 %14, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %15 = load i32, ptr %x, align 4
  %16 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %15, %16
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %17 = load i32, ptr %bitmask, align 4
  %and9 = and i32 %17, 255
  %cmp10 = icmp eq i32 %and9, 0
  br i1 %cmp10, label %if.then, label %if.end

if.then:                                          ; preds = %for.body8
  store i32 128, ptr %bitmask, align 4
  %18 = load ptr, ptr %s.addr, align 8
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc12 = add i32 %19, 1
  store i32 %inc12, ptr %srcaddr.addr, align 4
  %call13 = call zeroext i8 @cirrus_src(ptr noundef %18, i32 noundef %19)
  %conv14 = zext i8 %call13 to i32
  store i32 %conv14, ptr %bits, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body8
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitmask, align 4
  %and15 = and i32 %20, %21
  %tobool = icmp ne i32 %and15, 0
  %lnot = xor i1 %tobool, true
  %lnot16 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot16 to i32
  %idxprom = sext i32 %lnot.ext to i64
  %arrayidx17 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx17, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_notdst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add18 = add i32 %26, 4
  store i32 %add18, ptr %addr, align 4
  %27 = load i32, ptr %bitmask, align 4
  %shr19 = lshr i32 %27, 1
  store i32 %shr19, ptr %bitmask, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %28 = load i32, ptr %x, align 4
  %add20 = add i32 %28, 4
  store i32 %add20, ptr %x, align 4
  br label %for.cond5, !llvm.loop !367

for.end:                                          ; preds = %for.cond5
  %29 = load i32, ptr %dstpitch.addr, align 4
  %30 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %30, %29
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %31 = load i32, ptr %y, align 4
  %inc23 = add i32 %31, 1
  store i32 %inc23, ptr %y, align 4
  br label %for.cond, !llvm.loop !368

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_0_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_0(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !369

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !370

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_0_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_0(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !371

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !372

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_0_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_0(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_0(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_0(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !373

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !374

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_0_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_0(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !375

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !376

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_and_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !377

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !378

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_src_and_dst(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !379

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !380

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_and_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_src_and_dst(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_src_and_dst(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !381

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !382

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_src_and_dst(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !383

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !384

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_and_notdst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !385

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !386

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_src_and_notdst(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !387

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !388

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_and_notdst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_src_and_notdst(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_src_and_notdst(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !389

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !390

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_src_and_notdst(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !391

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !392

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notdst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !393

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !394

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_notdst(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !395

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !396

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notdst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_notdst(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_notdst(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !397

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !398

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_notdst(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !399

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !400

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !401

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !402

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_src(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !403

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !404

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_src(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_src(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !405

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !406

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_src(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !407

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !408

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_1_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_1(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !409

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !410

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_1_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_1(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !411

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !412

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_1_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_1(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_1(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_1(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !413

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !414

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_1_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_1(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !415

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !416

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !417

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !418

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_notsrc_and_dst(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !419

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !420

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !421

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !422

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_dst(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !423

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !424

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_xor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_xor_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !425

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !426

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_xor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_src_xor_dst(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !427

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !428

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_xor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_xor_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_src_xor_dst(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_src_xor_dst(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !429

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !430

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_xor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_src_xor_dst(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !431

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !432

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_or_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !433

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !434

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_src_or_dst(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !435

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !436

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_or_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_src_or_dst(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_src_or_dst(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !437

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !438

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_src_or_dst(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !439

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !440

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !441

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !442

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_notsrc_or_notdst(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !443

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !444

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !445

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !446

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_notdst(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !447

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !448

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_notxor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !449

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !450

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_notxor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_src_notxor_dst(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !451

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !452

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_notxor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !453

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !454

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_notxor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_src_notxor_dst(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !455

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !456

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_or_notdst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !457

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !458

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_src_or_notdst(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !459

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !460

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_src_or_notdst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_src_or_notdst(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_src_or_notdst(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !461

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !462

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_src_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_src_or_notdst(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !463

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !464

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notsrc(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !465

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !466

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_notsrc(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !467

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !468

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notsrc(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_notsrc(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_notsrc(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !469

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !470

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_notsrc(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !471

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !472

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !473

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !474

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_notsrc_or_dst(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !475

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !476

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !477

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !478

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_dst(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !479

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !480

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 1
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !481

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !482

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end15

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i16
  call void @rop_16_notsrc_and_notdst(ptr noundef %25, i32 noundef %26, i16 noundef zeroext %conv14)
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add16 = add i32 %28, 2
  store i32 %add16, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub17 = sub i32 %29, 1
  %and18 = and i32 %sub17, 7
  store i32 %and18, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15
  %30 = load i32, ptr %x, align 4
  %add19 = add i32 %30, 2
  store i32 %add19, ptr %x, align 4
  br label %for.cond7, !llvm.loop !483

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add20 = add i32 %31, 1
  %and21 = and i32 %add20, 7
  store i32 %and21, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add22 = add i32 %33, %32
  store i32 %add22, ptr %dstaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !484

for.end24:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %dstskipleft, align 4
  %2 = load i32, ptr %dstskipleft, align 4
  %div = sdiv i32 %2, 3
  store i32 %div, ptr %srcskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc29, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end30

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end21

if.then13:                                        ; preds = %for.body10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  %conv14 = trunc i32 %27 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %25, i32 noundef %26, i8 noundef zeroext %conv14)
  %28 = load ptr, ptr %s.addr, align 8
  %29 = load i32, ptr %addr, align 4
  %add15 = add i32 %29, 1
  %30 = load i32, ptr %col, align 4
  %shr16 = lshr i32 %30, 8
  %conv17 = trunc i32 %shr16 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %28, i32 noundef %add15, i8 noundef zeroext %conv17)
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i32, ptr %addr, align 4
  %add18 = add i32 %32, 2
  %33 = load i32, ptr %col, align 4
  %shr19 = lshr i32 %33, 16
  %conv20 = trunc i32 %shr19 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %31, i32 noundef %add18, i8 noundef zeroext %conv20)
  br label %do.end

do.end:                                           ; preds = %do.body
  br label %if.end21

if.end21:                                         ; preds = %do.end, %for.body10
  %34 = load i32, ptr %addr, align 4
  %add22 = add i32 %34, 3
  store i32 %add22, ptr %addr, align 4
  %35 = load i32, ptr %bitpos, align 4
  %sub23 = sub i32 %35, 1
  %and24 = and i32 %sub23, 7
  store i32 %and24, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end21
  %36 = load i32, ptr %x, align 4
  %add25 = add i32 %36, 3
  store i32 %add25, ptr %x, align 4
  br label %for.cond7, !llvm.loop !485

for.end:                                          ; preds = %for.cond7
  %37 = load i32, ptr %pattern_y, align 4
  %add26 = add i32 %37, 1
  %and27 = and i32 %add26, 7
  store i32 %and27, ptr %pattern_y, align 4
  %38 = load i32, ptr %dstpitch.addr, align 4
  %39 = load i32, ptr %dstaddr.addr, align 4
  %add28 = add i32 %39, %38
  store i32 %add28, ptr %dstaddr.addr, align 4
  br label %for.inc29

for.inc29:                                        ; preds = %for.end
  %40 = load i32, ptr %y, align 4
  %inc = add i32 %40, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !486

for.end30:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_transp_notsrc_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %bits_xor = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_modeext = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 30
  %4 = load i8, ptr %cirrus_blt_modeext, align 1
  %conv1 = zext i8 %4 to i32
  %and2 = and i32 %conv1, 2
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 255, ptr %bits_xor, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 26
  %6 = load i32, ptr %cirrus_blt_bgcol, align 8
  store i32 %6, ptr %col, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  store i32 0, ptr %bits_xor, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 25
  %8 = load i32, ptr %cirrus_blt_fgcol, align 4
  store i32 %8, ptr %col, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %10, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc22, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %11, %12
  br i1 %cmp, label %for.body, label %for.end23

for.body:                                         ; preds = %for.cond
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %15 = load i32, ptr %pattern_y, align 4
  %add = add i32 %14, %15
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  %16 = load i32, ptr %bits_xor, align 4
  %xor = xor i32 %conv5, %16
  store i32 %xor, ptr %bits, align 4
  %17 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %17
  store i32 %sub, ptr %bitpos, align 4
  %18 = load i32, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %18, %19
  store i32 %add6, ptr %addr, align 4
  %20 = load i32, ptr %dstskipleft, align 4
  store i32 %20, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %21 = load i32, ptr %x, align 4
  %22 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %21, %22
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %23 = load i32, ptr %bits, align 4
  %24 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %23, %24
  %and11 = and i32 %shr, 1
  %tobool12 = icmp ne i32 %and11, 0
  br i1 %tobool12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %for.body10
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i32, ptr %addr, align 4
  %27 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_notdst(ptr noundef %25, i32 noundef %26, i32 noundef %27)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %for.body10
  %28 = load i32, ptr %addr, align 4
  %add15 = add i32 %28, 4
  store i32 %add15, ptr %addr, align 4
  %29 = load i32, ptr %bitpos, align 4
  %sub16 = sub i32 %29, 1
  %and17 = and i32 %sub16, 7
  store i32 %and17, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end14
  %30 = load i32, ptr %x, align 4
  %add18 = add i32 %30, 4
  store i32 %add18, ptr %x, align 4
  br label %for.cond7, !llvm.loop !487

for.end:                                          ; preds = %for.cond7
  %31 = load i32, ptr %pattern_y, align 4
  %add19 = add i32 %31, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_y, align 4
  %32 = load i32, ptr %dstpitch.addr, align 4
  %33 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %33, %32
  store i32 %add21, ptr %dstaddr.addr, align 4
  br label %for.inc22

for.inc22:                                        ; preds = %for.end
  %34 = load i32, ptr %y, align 4
  %inc = add i32 %34, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !488

for.end23:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_0_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_0(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !489

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !490

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_0_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_0(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !491

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !492

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_0_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_0(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_0(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_0(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !493

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !494

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_0_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_0(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !495

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !496

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_and_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !497

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !498

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_src_and_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !499

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !500

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_and_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_src_and_dst(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_src_and_dst(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !501

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !502

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_and_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !503

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !504

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_and_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !505

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !506

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_src_and_notdst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !507

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !508

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_and_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_src_and_notdst(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_src_and_notdst(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !509

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !510

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_and_notdst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !511

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !512

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !513

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !514

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_notdst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !515

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !516

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_notdst(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_notdst(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !517

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !518

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notdst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !519

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !520

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !521

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !522

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_src(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !523

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !524

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_src(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_src(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !525

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !526

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !527

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !528

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_1_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_1(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !529

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !530

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_1_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_1(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !531

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !532

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_1_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_1(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_1(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_1(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !533

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !534

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_1_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_1(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !535

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !536

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !537

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !538

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_notsrc_and_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !539

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !540

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !541

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !542

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !543

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !544

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_xor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_xor_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !545

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !546

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_xor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_src_xor_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !547

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !548

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_xor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_xor_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_src_xor_dst(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_src_xor_dst(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !549

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !550

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_xor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_xor_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !551

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !552

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_or_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !553

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !554

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_src_or_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !555

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !556

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_or_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_src_or_dst(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_src_or_dst(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !557

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !558

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_or_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !559

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !560

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !561

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !562

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_notsrc_or_notdst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !563

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !564

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !565

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !566

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_notdst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !567

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !568

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_notxor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !569

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !570

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_notxor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_src_notxor_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !571

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !572

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_notxor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !573

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !574

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_notxor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_notxor_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !575

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !576

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_or_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !577

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !578

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_src_or_notdst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !579

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !580

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_src_or_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_src_or_notdst(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_src_or_notdst(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !581

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !582

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_src_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_src_or_notdst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !583

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !584

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notsrc(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !585

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !586

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_notsrc(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !587

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !588

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notsrc(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_notsrc(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_notsrc(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !589

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !590

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notsrc(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !591

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !592

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !593

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !594

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_notsrc_or_dst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !595

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !596

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !597

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !598

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_dst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !599

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !600

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 1
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 1
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 1
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !601

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !602

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 2
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc21, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end22

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i16
  call void @rop_16_notsrc_and_notdst(ptr noundef %23, i32 noundef %24, i16 noundef zeroext %conv13)
  %26 = load i32, ptr %addr, align 4
  %add14 = add i32 %26, 2
  store i32 %add14, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub15 = sub i32 %27, 1
  %and16 = and i32 %sub15, 7
  store i32 %and16, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add17 = add i32 %28, 2
  store i32 %add17, ptr %x, align 4
  br label %for.cond7, !llvm.loop !603

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add18 = add i32 %29, 1
  %and19 = and i32 %add18, 7
  store i32 %and19, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add20 = add i32 %31, %30
  store i32 %add20, ptr %dstaddr.addr, align 4
  br label %for.inc21

for.inc21:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !604

for.end22:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 3
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc27, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end28

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  br label %do.body

do.body:                                          ; preds = %for.body10
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %25 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %23, i32 noundef %24, i8 noundef zeroext %conv13)
  %26 = load ptr, ptr %s.addr, align 8
  %27 = load i32, ptr %addr, align 4
  %add14 = add i32 %27, 1
  %28 = load i32, ptr %col, align 4
  %shr15 = lshr i32 %28, 8
  %conv16 = trunc i32 %shr15 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %26, i32 noundef %add14, i8 noundef zeroext %conv16)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i32, ptr %addr, align 4
  %add17 = add i32 %30, 2
  %31 = load i32, ptr %col, align 4
  %shr18 = lshr i32 %31, 16
  %conv19 = trunc i32 %shr18 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %29, i32 noundef %add17, i8 noundef zeroext %conv19)
  br label %do.end

do.end:                                           ; preds = %do.body
  %32 = load i32, ptr %addr, align 4
  %add20 = add i32 %32, 3
  store i32 %add20, ptr %addr, align 4
  %33 = load i32, ptr %bitpos, align 4
  %sub21 = sub i32 %33, 1
  %and22 = and i32 %sub21, 7
  store i32 %and22, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add23 = add i32 %34, 3
  store i32 %add23, ptr %x, align 4
  br label %for.cond7, !llvm.loop !605

for.end:                                          ; preds = %for.cond7
  %35 = load i32, ptr %pattern_y, align 4
  %add24 = add i32 %35, 1
  %and25 = and i32 %add24, 7
  store i32 %and25, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add26 = add i32 %37, %36
  store i32 %add26, ptr %dstaddr.addr, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !606

for.end28:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_colorexpand_pattern_notsrc_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %colors = alloca [2 x i32], align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %bitpos = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %bits = alloca i32, align 4
  %col = alloca i32, align 4
  %srcskipleft = alloca i32, align 4
  %dstskipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  store i32 %and, ptr %srcskipleft, align 4
  %2 = load i32, ptr %srcskipleft, align 4
  %mul = mul i32 %2, 4
  store i32 %mul, ptr %dstskipleft, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_bgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 26
  %4 = load i32, ptr %cirrus_blt_bgcol, align 8
  %arrayidx1 = getelementptr [2 x i32], ptr %colors, i64 0, i64 0
  store i32 %4, ptr %arrayidx1, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_fgcol = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 25
  %6 = load i32, ptr %cirrus_blt_fgcol, align 4
  %arrayidx2 = getelementptr [2 x i32], ptr %colors, i64 0, i64 1
  store i32 %6, ptr %arrayidx2, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and3 = and i32 %8, 7
  store i32 %and3, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc20, %entry
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %9, %10
  br i1 %cmp, label %for.body, label %for.end21

for.body:                                         ; preds = %for.cond
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %srcaddr.addr, align 4
  %13 = load i32, ptr %pattern_y, align 4
  %add = add i32 %12, %13
  %call = call zeroext i8 @cirrus_src(ptr noundef %11, i32 noundef %add)
  %conv5 = zext i8 %call to i32
  store i32 %conv5, ptr %bits, align 4
  %14 = load i32, ptr %srcskipleft, align 4
  %sub = sub i32 7, %14
  store i32 %sub, ptr %bitpos, align 4
  %15 = load i32, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %dstskipleft, align 4
  %add6 = add i32 %15, %16
  store i32 %add6, ptr %addr, align 4
  %17 = load i32, ptr %dstskipleft, align 4
  store i32 %17, ptr %x, align 4
  br label %for.cond7

for.cond7:                                        ; preds = %for.inc, %for.body
  %18 = load i32, ptr %x, align 4
  %19 = load i32, ptr %bltwidth.addr, align 4
  %cmp8 = icmp slt i32 %18, %19
  br i1 %cmp8, label %for.body10, label %for.end

for.body10:                                       ; preds = %for.cond7
  %20 = load i32, ptr %bits, align 4
  %21 = load i32, ptr %bitpos, align 4
  %shr = lshr i32 %20, %21
  %and11 = and i32 %shr, 1
  %idxprom = zext i32 %and11 to i64
  %arrayidx12 = getelementptr [2 x i32], ptr %colors, i64 0, i64 %idxprom
  %22 = load i32, ptr %arrayidx12, align 4
  store i32 %22, ptr %col, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i32, ptr %addr, align 4
  %25 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_notdst(ptr noundef %23, i32 noundef %24, i32 noundef %25)
  %26 = load i32, ptr %addr, align 4
  %add13 = add i32 %26, 4
  store i32 %add13, ptr %addr, align 4
  %27 = load i32, ptr %bitpos, align 4
  %sub14 = sub i32 %27, 1
  %and15 = and i32 %sub14, 7
  store i32 %and15, ptr %bitpos, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body10
  %28 = load i32, ptr %x, align 4
  %add16 = add i32 %28, 4
  store i32 %add16, ptr %x, align 4
  br label %for.cond7, !llvm.loop !607

for.end:                                          ; preds = %for.cond7
  %29 = load i32, ptr %pattern_y, align 4
  %add17 = add i32 %29, 1
  %and18 = and i32 %add17, 7
  store i32 %and18, ptr %pattern_y, align 4
  %30 = load i32, ptr %dstpitch.addr, align 4
  %31 = load i32, ptr %dstaddr.addr, align 4
  %add19 = add i32 %31, %30
  store i32 %add19, ptr %dstaddr.addr, align 4
  br label %for.inc20

for.inc20:                                        ; preds = %for.end
  %32 = load i32, ptr %y, align 4
  %inc = add i32 %32, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !608

for.end21:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_0_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_0(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !609

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !610

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_0_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_0(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !611

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !612

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_0_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_0(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_0(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_0(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !613

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !614

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_0_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_0(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !615

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !616

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_src_and_dst(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !617

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !618

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_src_and_dst(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !619

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !620

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_src_and_dst(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_src_and_dst(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_src_and_dst(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !621

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !622

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_src_and_dst(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !623

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !624

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_src_and_notdst(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !625

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !626

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_src_and_notdst(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !627

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !628

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_src_and_notdst(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_src_and_notdst(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_src_and_notdst(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !629

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !630

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_src_and_notdst(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !631

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !632

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_notdst(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !633

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !634

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_notdst(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !635

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !636

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_notdst(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_notdst(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_notdst(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !637

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !638

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_notdst(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !639

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !640

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_src(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !641

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !642

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_src(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !643

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !644

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_src(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_src(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_src(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !645

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !646

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_src(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !647

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !648

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_1_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_1(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !649

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !650

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_1_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_1(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !651

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !652

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_1_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_1(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_1(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_1(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !653

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !654

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_1_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_1(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !655

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !656

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !657

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !658

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_notsrc_and_dst(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !659

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !660

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_and_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_notsrc_and_dst(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !661

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !662

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_and_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_dst(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !663

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !664

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_xor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_src_xor_dst(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !665

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !666

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_xor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_src_xor_dst(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !667

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !668

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_xor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_src_xor_dst(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_src_xor_dst(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_src_xor_dst(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !669

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !670

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_xor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_src_xor_dst(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !671

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !672

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_src_or_dst(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !673

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !674

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_src_or_dst(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !675

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !676

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_src_or_dst(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_src_or_dst(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_src_or_dst(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !677

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !678

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_src_or_dst(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !679

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !680

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !681

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !682

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_notsrc_or_notdst(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !683

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !684

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_notsrc_or_notdst(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !685

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !686

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_notdst(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !687

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !688

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_notxor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !689

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !690

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_notxor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_src_notxor_dst(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !691

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !692

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_notxor_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_src_notxor_dst(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_src_notxor_dst(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !693

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !694

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_notxor_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_src_notxor_dst(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !695

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !696

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_src_or_notdst(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !697

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !698

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_src_or_notdst(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !699

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !700

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_or_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_src_or_notdst(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_src_or_notdst(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_src_or_notdst(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !701

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !702

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_src_or_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_src_or_notdst(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !703

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !704

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_notsrc(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !705

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !706

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_notsrc(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !707

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !708

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_notsrc(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_notsrc(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_notsrc(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !709

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !710

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_notsrc(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !711

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !712

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !713

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !714

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_notsrc_or_dst(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !715

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !716

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_or_dst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_notsrc_or_dst(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !717

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !718

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_or_dst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_or_dst(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !719

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !720

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 1
  store i32 %mul, ptr %skipleft, align 4
  store i32 8, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i8 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 1
  %and12 = and i32 %add11, 7
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %19, i32 noundef %20, i8 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 1
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 1
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !721

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !722

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 2
  store i32 %mul, ptr %skipleft, align 4
  store i32 16, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call zeroext i16 @cirrus_src16(ptr noundef %15, i32 noundef %add9)
  %conv10 = zext i16 %call to i32
  store i32 %conv10, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add11 = add i32 %18, 2
  %and12 = and i32 %add11, 15
  store i32 %and12, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  %conv13 = trunc i32 %21 to i16
  call void @rop_16_notsrc_and_notdst(ptr noundef %19, i32 noundef %20, i16 noundef zeroext %conv13)
  %22 = load i32, ptr %addr, align 4
  %add14 = add i32 %22, 2
  store i32 %add14, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add15 = add i32 %23, 2
  store i32 %add15, ptr %x, align 4
  br label %for.cond5, !llvm.loop !723

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add16 = add i32 %24, 1
  %and17 = and i32 %add16, 7
  store i32 %and17, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add18 = add i32 %26, %25
  store i32 %add18, ptr %dstaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !724

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_and_notdst_24(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  %src2addr = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 31
  store i32 %and, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc32, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end33

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul = mul i32 %10, %11
  %add3 = add i32 %9, %mul
  store i32 %add3, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond4

for.cond4:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp5 = icmp slt i32 %13, %14
  br i1 %cmp5, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond4
  %15 = load i32, ptr %src1addr, align 4
  %16 = load i32, ptr %pattern_x, align 4
  %mul8 = mul i32 %16, 3
  %add9 = add i32 %15, %mul8
  store i32 %add9, ptr %src2addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %src2addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %17, i32 noundef %18)
  %conv10 = zext i8 %call to i32
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %src2addr, align 4
  %add11 = add i32 %20, 1
  %call12 = call zeroext i8 @cirrus_src(ptr noundef %19, i32 noundef %add11)
  %conv13 = zext i8 %call12 to i32
  %shl = shl i32 %conv13, 8
  %or = or i32 %conv10, %shl
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i32, ptr %src2addr, align 4
  %add14 = add i32 %22, 2
  %call15 = call zeroext i8 @cirrus_src(ptr noundef %21, i32 noundef %add14)
  %conv16 = zext i8 %call15 to i32
  %shl17 = shl i32 %conv16, 16
  %or18 = or i32 %or, %shl17
  store i32 %or18, ptr %col, align 4
  %23 = load i32, ptr %pattern_x, align 4
  %add19 = add i32 %23, 1
  %and20 = and i32 %add19, 7
  store i32 %and20, ptr %pattern_x, align 4
  br label %do.body

do.body:                                          ; preds = %for.body7
  %24 = load ptr, ptr %s.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %col, align 4
  %conv21 = trunc i32 %26 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %24, i32 noundef %25, i8 noundef zeroext %conv21)
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i32, ptr %addr, align 4
  %add22 = add i32 %28, 1
  %29 = load i32, ptr %col, align 4
  %shr = lshr i32 %29, 8
  %conv23 = trunc i32 %shr to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %27, i32 noundef %add22, i8 noundef zeroext %conv23)
  %30 = load ptr, ptr %s.addr, align 8
  %31 = load i32, ptr %addr, align 4
  %add24 = add i32 %31, 2
  %32 = load i32, ptr %col, align 4
  %shr25 = lshr i32 %32, 16
  %conv26 = trunc i32 %shr25 to i8
  call void @rop_8_notsrc_and_notdst(ptr noundef %30, i32 noundef %add24, i8 noundef zeroext %conv26)
  br label %do.end

do.end:                                           ; preds = %do.body
  %33 = load i32, ptr %addr, align 4
  %add27 = add i32 %33, 3
  store i32 %add27, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %do.end
  %34 = load i32, ptr %x, align 4
  %add28 = add i32 %34, 3
  store i32 %add28, ptr %x, align 4
  br label %for.cond4, !llvm.loop !725

for.end:                                          ; preds = %for.cond4
  %35 = load i32, ptr %pattern_y, align 4
  %add29 = add i32 %35, 1
  %and30 = and i32 %add29, 7
  store i32 %and30, ptr %pattern_y, align 4
  %36 = load i32, ptr %dstpitch.addr, align 4
  %37 = load i32, ptr %dstaddr.addr, align 4
  %add31 = add i32 %37, %36
  store i32 %add31, ptr %dstaddr.addr, align 4
  br label %for.inc32

for.inc32:                                        ; preds = %for.end
  %38 = load i32, ptr %y, align 4
  %inc = add i32 %38, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !726

for.end33:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_patternfill_notsrc_and_notdst_32(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %pattern_y = alloca i32, align 4
  %pattern_pitch = alloca i32, align 4
  %pattern_x = alloca i32, align 4
  %col = alloca i32, align 4
  %src1addr = alloca i32, align 4
  %skipleft = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 47
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 7
  %mul = mul i32 %and, 4
  store i32 %mul, ptr %skipleft, align 4
  store i32 32, ptr %pattern_pitch, align 4
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 28
  %3 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and1 = and i32 %3, 7
  store i32 %and1, ptr %pattern_y, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc17, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end18

for.body:                                         ; preds = %for.cond
  %6 = load i32, ptr %skipleft, align 4
  store i32 %6, ptr %pattern_x, align 4
  %7 = load i32, ptr %dstaddr.addr, align 4
  %8 = load i32, ptr %skipleft, align 4
  %add = add i32 %7, %8
  store i32 %add, ptr %addr, align 4
  %9 = load i32, ptr %srcaddr.addr, align 4
  %10 = load i32, ptr %pattern_y, align 4
  %11 = load i32, ptr %pattern_pitch, align 4
  %mul3 = mul i32 %10, %11
  %add4 = add i32 %9, %mul3
  store i32 %add4, ptr %src1addr, align 4
  %12 = load i32, ptr %skipleft, align 4
  store i32 %12, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %13, %14
  br i1 %cmp6, label %for.body8, label %for.end

for.body8:                                        ; preds = %for.cond5
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %src1addr, align 4
  %17 = load i32, ptr %pattern_x, align 4
  %add9 = add i32 %16, %17
  %call = call i32 @cirrus_src32(ptr noundef %15, i32 noundef %add9)
  store i32 %call, ptr %col, align 4
  %18 = load i32, ptr %pattern_x, align 4
  %add10 = add i32 %18, 4
  %and11 = and i32 %add10, 31
  store i32 %and11, ptr %pattern_x, align 4
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i32, ptr %addr, align 4
  %21 = load i32, ptr %col, align 4
  call void @rop_32_notsrc_and_notdst(ptr noundef %19, i32 noundef %20, i32 noundef %21)
  %22 = load i32, ptr %addr, align 4
  %add12 = add i32 %22, 4
  store i32 %add12, ptr %addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body8
  %23 = load i32, ptr %x, align 4
  %add13 = add i32 %23, 4
  store i32 %add13, ptr %x, align 4
  br label %for.cond5, !llvm.loop !727

for.end:                                          ; preds = %for.cond5
  %24 = load i32, ptr %pattern_y, align 4
  %add14 = add i32 %24, 1
  %and15 = and i32 %add14, 7
  store i32 %and15, ptr %pattern_y, align 4
  %25 = load i32, ptr %dstpitch.addr, align 4
  %26 = load i32, ptr %dstaddr.addr, align 4
  %add16 = add i32 %26, %25
  store i32 %add16, ptr %dstaddr.addr, align 4
  br label %for.inc17

for.inc17:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !728

for.end18:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i16 @cirrus_src16(ptr noundef %s, i32 noundef %srcaddr) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %srcaddr.addr = alloca i32, align 4
  %src = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_srccounter = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 35
  %1 = load i32, ptr %cirrus_srccounter, align 16
  %tobool = icmp ne i32 %1, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 32
  %3 = load i32, ptr %srcaddr.addr, align 4
  %and = and i32 %3, 8191
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr [8192 x i8], ptr %cirrus_bltbuf, i64 0, i64 %idxprom
  store ptr %arrayidx, ptr %src, align 8
  br label %if.end

if.else:                                          ; preds = %entry
  %4 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %5 = load ptr, ptr %vram_ptr, align 8
  %6 = load i32, ptr %srcaddr.addr, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 10
  %8 = load i32, ptr %cirrus_addr_mask, align 16
  %and2 = and i32 %6, %8
  %and3 = and i32 %and2, -2
  %idxprom4 = zext i32 %and3 to i64
  %arrayidx5 = getelementptr i8, ptr %5, i64 %idxprom4
  store ptr %arrayidx5, ptr %src, align 8
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %src, align 8
  %10 = load i16, ptr %9, align 2
  ret i16 %10
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_src32(ptr noundef %s, i32 noundef %srcaddr) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %srcaddr.addr = alloca i32, align 4
  %src = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_srccounter = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 35
  %1 = load i32, ptr %cirrus_srccounter, align 16
  %tobool = icmp ne i32 %1, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 32
  %3 = load i32, ptr %srcaddr.addr, align 4
  %and = and i32 %3, 8191
  %and1 = and i32 %and, -4
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr [8192 x i8], ptr %cirrus_bltbuf, i64 0, i64 %idxprom
  store ptr %arrayidx, ptr %src, align 8
  br label %if.end

if.else:                                          ; preds = %entry
  %4 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %5 = load ptr, ptr %vram_ptr, align 8
  %6 = load i32, ptr %srcaddr.addr, align 4
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 10
  %8 = load i32, ptr %cirrus_addr_mask, align 16
  %and2 = and i32 %6, %8
  %and3 = and i32 %and2, -4
  %idxprom4 = zext i32 %and3 to i64
  %arrayidx5 = getelementptr i8, ptr %5, i64 %idxprom4
  store ptr %arrayidx5, ptr %src, align 8
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %9 = load ptr, ptr %src, align 8
  %10 = load i32, ptr %9, align 4
  ret i32 %10
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_0_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_0(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !729

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !730

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_0_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_0(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !731

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !732

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_and_dst(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !733

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !734

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_and_dst(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !735

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !736

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_and_notdst(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !737

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !738

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_and_notdst(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !739

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !740

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notdst(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !741

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !742

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notdst(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !743

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !744

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !745

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !746

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !747

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !748

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_1_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_1(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !749

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !750

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_1_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_1(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !751

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !752

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notsrc_and_dst(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !753

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !754

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notsrc_and_dst(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !755

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !756

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_xor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_xor_dst(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !757

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !758

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_xor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_xor_dst(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !759

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !760

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_or_dst(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !761

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !762

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_or_dst(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !763

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !764

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notsrc_or_notdst(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !765

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !766

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notsrc_or_notdst(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !767

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !768

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_notxor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_notxor_dst(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !769

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !770

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_notxor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_notxor_dst(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !771

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !772

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_or_notdst(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !773

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !774

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_src_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_or_notdst(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !775

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !776

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notsrc(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !777

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !778

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notsrc(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !779

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !780

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notsrc_or_dst(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !781

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !782

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notsrc_or_dst(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !783

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !784

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %3, %2
  store i32 %add, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %5, %4
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %6 = load i32, ptr %y, align 4
  %7 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %6, %7
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %8 = load i32, ptr %x, align 4
  %9 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %8, %9
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %dstaddr.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %12, i32 noundef %13)
  %14 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notsrc_and_notdst(ptr noundef %10, i32 noundef %11, i8 noundef zeroext %call, i8 noundef zeroext %14)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %15, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %16, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !785

for.end:                                          ; preds = %for.cond2
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %19, %18
  store i32 %add6, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %21, %20
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc9 = add i32 %22, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !786

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %5, %4
  store i32 %add, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %add7 = add i32 %7, %6
  store i32 %add7, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc19, %entry
  %8 = load i32, ptr %y, align 4
  %9 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %8, %9
  br i1 %cmp, label %for.body, label %for.end20

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond9

for.cond9:                                        ; preds = %for.inc, %for.body
  %10 = load i32, ptr %x, align 4
  %11 = load i32, ptr %bltwidth.addr, align 4
  %cmp10 = icmp slt i32 %10, %11
  br i1 %cmp10, label %for.body12, label %for.end

for.body12:                                       ; preds = %for.cond9
  %12 = load ptr, ptr %s.addr, align 8
  %13 = load i32, ptr %dstaddr.addr, align 4
  %sub = sub i32 %13, 1
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load i32, ptr %srcaddr.addr, align 4
  %sub13 = sub i32 %15, 1
  %call = call zeroext i16 @cirrus_src16(ptr noundef %14, i32 noundef %sub13)
  %16 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notsrc_and_notdst(ptr noundef %12, i32 noundef %sub, i16 noundef zeroext %call, i16 noundef zeroext %16)
  %17 = load i32, ptr %dstaddr.addr, align 4
  %sub14 = sub i32 %17, 2
  store i32 %sub14, ptr %dstaddr.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %sub15 = sub i32 %18, 2
  store i32 %sub15, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body12
  %19 = load i32, ptr %x, align 4
  %add16 = add i32 %19, 2
  store i32 %add16, ptr %x, align 4
  br label %for.cond9, !llvm.loop !787

for.end:                                          ; preds = %for.cond9
  %20 = load i32, ptr %dstpitch.addr, align 4
  %21 = load i32, ptr %dstaddr.addr, align 4
  %add17 = add i32 %21, %20
  store i32 %add17, ptr %dstaddr.addr, align 4
  %22 = load i32, ptr %srcpitch.addr, align 4
  %23 = load i32, ptr %srcaddr.addr, align 4
  %add18 = add i32 %23, %22
  store i32 %add18, ptr %srcaddr.addr, align 4
  br label %for.inc19

for.inc19:                                        ; preds = %for.end
  %24 = load i32, ptr %y, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !788

for.end20:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_0(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  store i8 0, ptr %pixel, align 1
  %5 = load i8, ptr %pixel, align 1
  %conv = zext i8 %5 to i32
  %6 = load i8, ptr %transp.addr, align 1
  %conv1 = zext i8 %6 to i32
  %cmp = icmp ne i32 %conv, %conv1
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %7 = load i8, ptr %pixel, align 1
  %8 = load ptr, ptr %dst, align 8
  store i8 %7, ptr %8, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_0(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  store i16 0, ptr %pixel, align 2
  %5 = load i16, ptr %pixel, align 2
  %conv = zext i16 %5 to i32
  %6 = load i16, ptr %transp.addr, align 2
  %conv2 = zext i16 %6 to i32
  %cmp = icmp ne i32 %conv, %conv2
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %7 = load i16, ptr %pixel, align 2
  %8 = load ptr, ptr %dst, align 8
  store i16 %7, ptr %8, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_src_and_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %and2 = and i32 %conv, %conv1
  %conv3 = trunc i32 %and2 to i8
  store i8 %conv3, ptr %pixel, align 1
  %8 = load i8, ptr %pixel, align 1
  %conv4 = zext i8 %8 to i32
  %9 = load i8, ptr %transp.addr, align 1
  %conv5 = zext i8 %9 to i32
  %cmp = icmp ne i32 %conv4, %conv5
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i8, ptr %pixel, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_src_and_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %and3 = and i32 %conv, %conv2
  %conv4 = trunc i32 %and3 to i16
  store i16 %conv4, ptr %pixel, align 2
  %8 = load i16, ptr %pixel, align 2
  %conv5 = zext i16 %8 to i32
  %9 = load i16, ptr %transp.addr, align 2
  %conv6 = zext i16 %9 to i32
  %cmp = icmp ne i32 %conv5, %conv6
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i16, ptr %pixel, align 2
  %11 = load ptr, ptr %dst, align 8
  store i16 %10, ptr %11, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_src_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %not = xor i32 %conv1, -1
  %and2 = and i32 %conv, %not
  %conv3 = trunc i32 %and2 to i8
  store i8 %conv3, ptr %pixel, align 1
  %8 = load i8, ptr %pixel, align 1
  %conv4 = zext i8 %8 to i32
  %9 = load i8, ptr %transp.addr, align 1
  %conv5 = zext i8 %9 to i32
  %cmp = icmp ne i32 %conv4, %conv5
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i8, ptr %pixel, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_src_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %not = xor i32 %conv2, -1
  %and3 = and i32 %conv, %not
  %conv4 = trunc i32 %and3 to i16
  store i16 %conv4, ptr %pixel, align 2
  %8 = load i16, ptr %pixel, align 2
  %conv5 = zext i16 %8 to i32
  %9 = load i16, ptr %transp.addr, align 2
  %conv6 = zext i16 %9 to i32
  %cmp = icmp ne i32 %conv5, %conv6
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i16, ptr %pixel, align 2
  %11 = load ptr, ptr %dst, align 8
  store i16 %10, ptr %11, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_notdst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load ptr, ptr %dst, align 8
  %6 = load i8, ptr %5, align 1
  %conv = zext i8 %6 to i32
  %not = xor i32 %conv, -1
  %conv1 = trunc i32 %not to i8
  store i8 %conv1, ptr %pixel, align 1
  %7 = load i8, ptr %pixel, align 1
  %conv2 = zext i8 %7 to i32
  %8 = load i8, ptr %transp.addr, align 1
  %conv3 = zext i8 %8 to i32
  %cmp = icmp ne i32 %conv2, %conv3
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %9 = load i8, ptr %pixel, align 1
  %10 = load ptr, ptr %dst, align 8
  store i8 %9, ptr %10, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_notdst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load ptr, ptr %dst, align 8
  %6 = load i16, ptr %5, align 2
  %conv = zext i16 %6 to i32
  %not = xor i32 %conv, -1
  %conv2 = trunc i32 %not to i16
  store i16 %conv2, ptr %pixel, align 2
  %7 = load i16, ptr %pixel, align 2
  %conv3 = zext i16 %7 to i32
  %8 = load i16, ptr %transp.addr, align 2
  %conv4 = zext i16 %8 to i32
  %cmp = icmp ne i32 %conv3, %conv4
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %9 = load i16, ptr %pixel, align 2
  %10 = load ptr, ptr %dst, align 8
  store i16 %9, ptr %10, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_src(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  store i8 %5, ptr %pixel, align 1
  %6 = load i8, ptr %pixel, align 1
  %conv = zext i8 %6 to i32
  %7 = load i8, ptr %transp.addr, align 1
  %conv1 = zext i8 %7 to i32
  %cmp = icmp ne i32 %conv, %conv1
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %8 = load i8, ptr %pixel, align 1
  %9 = load ptr, ptr %dst, align 8
  store i8 %8, ptr %9, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_src(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  store i16 %5, ptr %pixel, align 2
  %6 = load i16, ptr %pixel, align 2
  %conv = zext i16 %6 to i32
  %7 = load i16, ptr %transp.addr, align 2
  %conv2 = zext i16 %7 to i32
  %cmp = icmp ne i32 %conv, %conv2
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %8 = load i16, ptr %pixel, align 2
  %9 = load ptr, ptr %dst, align 8
  store i16 %8, ptr %9, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_1(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  store i8 -1, ptr %pixel, align 1
  %5 = load i8, ptr %pixel, align 1
  %conv = zext i8 %5 to i32
  %6 = load i8, ptr %transp.addr, align 1
  %conv1 = zext i8 %6 to i32
  %cmp = icmp ne i32 %conv, %conv1
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %7 = load i8, ptr %pixel, align 1
  %8 = load ptr, ptr %dst, align 8
  store i8 %7, ptr %8, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_1(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  store i16 -1, ptr %pixel, align 2
  %5 = load i16, ptr %pixel, align 2
  %conv = zext i16 %5 to i32
  %6 = load i16, ptr %transp.addr, align 2
  %conv2 = zext i16 %6 to i32
  %cmp = icmp ne i32 %conv, %conv2
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %7 = load i16, ptr %pixel, align 2
  %8 = load ptr, ptr %dst, align 8
  store i16 %7, ptr %8, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_notsrc_and_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %and2 = and i32 %not, %conv1
  %conv3 = trunc i32 %and2 to i8
  store i8 %conv3, ptr %pixel, align 1
  %8 = load i8, ptr %pixel, align 1
  %conv4 = zext i8 %8 to i32
  %9 = load i8, ptr %transp.addr, align 1
  %conv5 = zext i8 %9 to i32
  %cmp = icmp ne i32 %conv4, %conv5
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i8, ptr %pixel, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_notsrc_and_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %and3 = and i32 %not, %conv2
  %conv4 = trunc i32 %and3 to i16
  store i16 %conv4, ptr %pixel, align 2
  %8 = load i16, ptr %pixel, align 2
  %conv5 = zext i16 %8 to i32
  %9 = load i16, ptr %transp.addr, align 2
  %conv6 = zext i16 %9 to i32
  %cmp = icmp ne i32 %conv5, %conv6
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i16, ptr %pixel, align 2
  %11 = load ptr, ptr %dst, align 8
  store i16 %10, ptr %11, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_src_xor_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %xor = xor i32 %conv, %conv1
  %conv2 = trunc i32 %xor to i8
  store i8 %conv2, ptr %pixel, align 1
  %8 = load i8, ptr %pixel, align 1
  %conv3 = zext i8 %8 to i32
  %9 = load i8, ptr %transp.addr, align 1
  %conv4 = zext i8 %9 to i32
  %cmp = icmp ne i32 %conv3, %conv4
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i8, ptr %pixel, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_src_xor_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %xor = xor i32 %conv, %conv2
  %conv3 = trunc i32 %xor to i16
  store i16 %conv3, ptr %pixel, align 2
  %8 = load i16, ptr %pixel, align 2
  %conv4 = zext i16 %8 to i32
  %9 = load i16, ptr %transp.addr, align 2
  %conv5 = zext i16 %9 to i32
  %cmp = icmp ne i32 %conv4, %conv5
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i16, ptr %pixel, align 2
  %11 = load ptr, ptr %dst, align 8
  store i16 %10, ptr %11, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_src_or_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %or = or i32 %conv, %conv1
  %conv2 = trunc i32 %or to i8
  store i8 %conv2, ptr %pixel, align 1
  %8 = load i8, ptr %pixel, align 1
  %conv3 = zext i8 %8 to i32
  %9 = load i8, ptr %transp.addr, align 1
  %conv4 = zext i8 %9 to i32
  %cmp = icmp ne i32 %conv3, %conv4
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i8, ptr %pixel, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_src_or_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %or = or i32 %conv, %conv2
  %conv3 = trunc i32 %or to i16
  store i16 %conv3, ptr %pixel, align 2
  %8 = load i16, ptr %pixel, align 2
  %conv4 = zext i16 %8 to i32
  %9 = load i16, ptr %transp.addr, align 2
  %conv5 = zext i16 %9 to i32
  %cmp = icmp ne i32 %conv4, %conv5
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i16, ptr %pixel, align 2
  %11 = load ptr, ptr %dst, align 8
  store i16 %10, ptr %11, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_notsrc_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %not2 = xor i32 %conv1, -1
  %or = or i32 %not, %not2
  %conv3 = trunc i32 %or to i8
  store i8 %conv3, ptr %pixel, align 1
  %8 = load i8, ptr %pixel, align 1
  %conv4 = zext i8 %8 to i32
  %9 = load i8, ptr %transp.addr, align 1
  %conv5 = zext i8 %9 to i32
  %cmp = icmp ne i32 %conv4, %conv5
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i8, ptr %pixel, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_notsrc_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %not3 = xor i32 %conv2, -1
  %or = or i32 %not, %not3
  %conv4 = trunc i32 %or to i16
  store i16 %conv4, ptr %pixel, align 2
  %8 = load i16, ptr %pixel, align 2
  %conv5 = zext i16 %8 to i32
  %9 = load i16, ptr %transp.addr, align 2
  %conv6 = zext i16 %9 to i32
  %cmp = icmp ne i32 %conv5, %conv6
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i16, ptr %pixel, align 2
  %11 = load ptr, ptr %dst, align 8
  store i16 %10, ptr %11, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_src_notxor_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %xor = xor i32 %conv, %conv1
  %not = xor i32 %xor, -1
  %conv2 = trunc i32 %not to i8
  store i8 %conv2, ptr %pixel, align 1
  %8 = load i8, ptr %pixel, align 1
  %conv3 = zext i8 %8 to i32
  %9 = load i8, ptr %transp.addr, align 1
  %conv4 = zext i8 %9 to i32
  %cmp = icmp ne i32 %conv3, %conv4
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i8, ptr %pixel, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_src_notxor_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %xor = xor i32 %conv, %conv2
  %not = xor i32 %xor, -1
  %conv3 = trunc i32 %not to i16
  store i16 %conv3, ptr %pixel, align 2
  %8 = load i16, ptr %pixel, align 2
  %conv4 = zext i16 %8 to i32
  %9 = load i16, ptr %transp.addr, align 2
  %conv5 = zext i16 %9 to i32
  %cmp = icmp ne i32 %conv4, %conv5
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i16, ptr %pixel, align 2
  %11 = load ptr, ptr %dst, align 8
  store i16 %10, ptr %11, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_src_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %not = xor i32 %conv1, -1
  %or = or i32 %conv, %not
  %conv2 = trunc i32 %or to i8
  store i8 %conv2, ptr %pixel, align 1
  %8 = load i8, ptr %pixel, align 1
  %conv3 = zext i8 %8 to i32
  %9 = load i8, ptr %transp.addr, align 1
  %conv4 = zext i8 %9 to i32
  %cmp = icmp ne i32 %conv3, %conv4
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i8, ptr %pixel, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_src_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %not = xor i32 %conv2, -1
  %or = or i32 %conv, %not
  %conv3 = trunc i32 %or to i16
  store i16 %conv3, ptr %pixel, align 2
  %8 = load i16, ptr %pixel, align 2
  %conv4 = zext i16 %8 to i32
  %9 = load i16, ptr %transp.addr, align 2
  %conv5 = zext i16 %9 to i32
  %cmp = icmp ne i32 %conv4, %conv5
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i16, ptr %pixel, align 2
  %11 = load ptr, ptr %dst, align 8
  store i16 %10, ptr %11, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_notsrc(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %not = xor i32 %conv, -1
  %conv1 = trunc i32 %not to i8
  store i8 %conv1, ptr %pixel, align 1
  %6 = load i8, ptr %pixel, align 1
  %conv2 = zext i8 %6 to i32
  %7 = load i8, ptr %transp.addr, align 1
  %conv3 = zext i8 %7 to i32
  %cmp = icmp ne i32 %conv2, %conv3
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %8 = load i8, ptr %pixel, align 1
  %9 = load ptr, ptr %dst, align 8
  store i8 %8, ptr %9, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_notsrc(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %not = xor i32 %conv, -1
  %conv2 = trunc i32 %not to i16
  store i16 %conv2, ptr %pixel, align 2
  %6 = load i16, ptr %pixel, align 2
  %conv3 = zext i16 %6 to i32
  %7 = load i16, ptr %transp.addr, align 2
  %conv4 = zext i16 %7 to i32
  %cmp = icmp ne i32 %conv3, %conv4
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %8 = load i16, ptr %pixel, align 2
  %9 = load ptr, ptr %dst, align 8
  store i16 %8, ptr %9, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_notsrc_or_dst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %or = or i32 %not, %conv1
  %conv2 = trunc i32 %or to i8
  store i8 %conv2, ptr %pixel, align 1
  %8 = load i8, ptr %pixel, align 1
  %conv3 = zext i8 %8 to i32
  %9 = load i8, ptr %transp.addr, align 1
  %conv4 = zext i8 %9 to i32
  %cmp = icmp ne i32 %conv3, %conv4
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i8, ptr %pixel, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_notsrc_or_dst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %or = or i32 %not, %conv2
  %conv3 = trunc i32 %or to i16
  store i16 %conv3, ptr %pixel, align 2
  %8 = load i16, ptr %pixel, align 2
  %conv4 = zext i16 %8 to i32
  %9 = load i16, ptr %transp.addr, align 2
  %conv5 = zext i16 %9 to i32
  %cmp = icmp ne i32 %conv4, %conv5
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i16, ptr %pixel, align 2
  %11 = load ptr, ptr %dst, align 8
  store i16 %10, ptr %11, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_8_notsrc_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i8 noundef zeroext %src, i8 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i8, align 1
  %transp.addr = alloca i8, align 1
  %dst = alloca ptr, align 8
  %pixel = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i8 %src, ptr %src.addr, align 1
  store i8 %transp, ptr %transp.addr, align 1
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %idxprom = zext i32 %and to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i8, ptr %src.addr, align 1
  %conv = zext i8 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i8, ptr %6, align 1
  %conv1 = zext i8 %7 to i32
  %not2 = xor i32 %conv1, -1
  %and3 = and i32 %not, %not2
  %conv4 = trunc i32 %and3 to i8
  store i8 %conv4, ptr %pixel, align 1
  %8 = load i8, ptr %pixel, align 1
  %conv5 = zext i8 %8 to i32
  %9 = load i8, ptr %transp.addr, align 1
  %conv6 = zext i8 %9 to i32
  %cmp = icmp ne i32 %conv5, %conv6
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i8, ptr %pixel, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @rop_tr_16_notsrc_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i16 noundef zeroext %src, i16 noundef zeroext %transp) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %src.addr = alloca i16, align 2
  %transp.addr = alloca i16, align 2
  %dst = alloca ptr, align 8
  %pixel = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i16 %src, ptr %src.addr, align 2
  store i16 %transp, ptr %transp.addr, align 2
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load i32, ptr %dstaddr.addr, align 4
  %3 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 10
  %4 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %2, %4
  %and1 = and i32 %and, -2
  %idxprom = zext i32 %and1 to i64
  %arrayidx = getelementptr i8, ptr %1, i64 %idxprom
  store ptr %arrayidx, ptr %dst, align 8
  %5 = load i16, ptr %src.addr, align 2
  %conv = zext i16 %5 to i32
  %not = xor i32 %conv, -1
  %6 = load ptr, ptr %dst, align 8
  %7 = load i16, ptr %6, align 2
  %conv2 = zext i16 %7 to i32
  %not3 = xor i32 %conv2, -1
  %and4 = and i32 %not, %not3
  %conv5 = trunc i32 %and4 to i16
  store i16 %conv5, ptr %pixel, align 2
  %8 = load i16, ptr %pixel, align 2
  %conv6 = zext i16 %8 to i32
  %9 = load i16, ptr %transp.addr, align 2
  %conv7 = zext i16 %9 to i32
  %cmp = icmp ne i32 %conv6, %conv7
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %10 = load i16, ptr %pixel, align 2
  %11 = load ptr, ptr %dst, align 8
  store i16 %10, ptr %11, align 2
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_0_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_0(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !789

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !790

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_0_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_0(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !791

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !792

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_and_dst(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !793

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !794

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_and_dst(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !795

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !796

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_and_notdst(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !797

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !798

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_and_notdst(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !799

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !800

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notdst(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !801

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !802

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notdst(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !803

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !804

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !805

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !806

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !807

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !808

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_1_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_1(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !809

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !810

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_1_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_1(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !811

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !812

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_and_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notsrc_and_dst(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !813

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !814

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_and_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notsrc_and_dst(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !815

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !816

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_xor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_xor_dst(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !817

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !818

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_xor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_xor_dst(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !819

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !820

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_or_dst(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !821

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !822

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_or_dst(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !823

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !824

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notsrc_or_notdst(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !825

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !826

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notsrc_or_notdst(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !827

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !828

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_notxor_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_notxor_dst(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !829

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !830

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_notxor_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_notxor_dst(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !831

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !832

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_or_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_src_or_notdst(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !833

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !834

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_src_or_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_src_or_notdst(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !835

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !836

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notsrc(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !837

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !838

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notsrc(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !839

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !840

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_or_dst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notsrc_or_dst(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !841

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !842

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_or_dst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notsrc_or_dst(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !843

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !844

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst_8(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  store i8 %1, ptr %transp, align 1
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %3, %2
  store i32 %sub, ptr %dstpitch.addr, align 4
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %5, %4
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %6 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %6, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %7, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %8, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %9 = load i32, ptr %y, align 4
  %10 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %9, %10
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %11 = load i32, ptr %x, align 4
  %12 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %11, %12
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %dstaddr.addr, align 4
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %15, i32 noundef %16)
  %17 = load i8, ptr %transp, align 1
  call void @rop_tr_8_notsrc_and_notdst(ptr noundef %13, i32 noundef %14, i8 noundef zeroext %call, i8 noundef zeroext %17)
  %18 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %18, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %19 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %19, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %20 = load i32, ptr %x, align 4
  %inc9 = add i32 %20, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !845

for.end:                                          ; preds = %for.cond5
  %21 = load i32, ptr %dstpitch.addr, align 4
  %22 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %22, %21
  store i32 %add, ptr %dstaddr.addr, align 4
  %23 = load i32, ptr %srcpitch.addr, align 4
  %24 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %24, %23
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %25 = load i32, ptr %y, align 4
  %inc12 = add i32 %25, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !846

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst_16(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  %transp = alloca i16, align 2
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 52
  %1 = load i8, ptr %arrayidx, align 2
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %gr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 14
  %arrayidx3 = getelementptr [256 x i8], ptr %gr2, i64 0, i64 53
  %3 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %3 to i16
  %conv5 = zext i16 %conv4 to i32
  %shl = shl i32 %conv5, 8
  %or = or i32 %conv, %shl
  %conv6 = trunc i32 %or to i16
  store i16 %conv6, ptr %transp, align 2
  %4 = load i32, ptr %bltwidth.addr, align 4
  %5 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %5, %4
  store i32 %sub, ptr %dstpitch.addr, align 4
  %6 = load i32, ptr %bltwidth.addr, align 4
  %7 = load i32, ptr %srcpitch.addr, align 4
  %sub7 = sub i32 %7, %6
  store i32 %sub7, ptr %srcpitch.addr, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %8, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %9 = load i32, ptr %dstpitch.addr, align 4
  %cmp9 = icmp slt i32 %9, 0
  br i1 %cmp9, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %10 = load i32, ptr %srcpitch.addr, align 4
  %cmp11 = icmp slt i32 %10, 0
  br i1 %cmp11, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end24

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc23, %if.end
  %11 = load i32, ptr %y, align 4
  %12 = load i32, ptr %bltheight.addr, align 4
  %cmp13 = icmp slt i32 %11, %12
  br i1 %cmp13, label %for.body, label %for.end24

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond15

for.cond15:                                       ; preds = %for.inc, %for.body
  %13 = load i32, ptr %x, align 4
  %14 = load i32, ptr %bltwidth.addr, align 4
  %cmp16 = icmp slt i32 %13, %14
  br i1 %cmp16, label %for.body18, label %for.end

for.body18:                                       ; preds = %for.cond15
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i32, ptr %dstaddr.addr, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i16 @cirrus_src16(ptr noundef %17, i32 noundef %18)
  %19 = load i16, ptr %transp, align 2
  call void @rop_tr_16_notsrc_and_notdst(ptr noundef %15, i32 noundef %16, i16 noundef zeroext %call, i16 noundef zeroext %19)
  %20 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %20, 2
  store i32 %add, ptr %dstaddr.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add19 = add i32 %21, 2
  store i32 %add19, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body18
  %22 = load i32, ptr %x, align 4
  %add20 = add i32 %22, 2
  store i32 %add20, ptr %x, align 4
  br label %for.cond15, !llvm.loop !847

for.end:                                          ; preds = %for.cond15
  %23 = load i32, ptr %dstpitch.addr, align 4
  %24 = load i32, ptr %dstaddr.addr, align 4
  %add21 = add i32 %24, %23
  store i32 %add21, ptr %dstaddr.addr, align 4
  %25 = load i32, ptr %srcpitch.addr, align 4
  %26 = load i32, ptr %srcaddr.addr, align 4
  %add22 = add i32 %26, %25
  store i32 %add22, ptr %srcaddr.addr, align 4
  br label %for.inc23

for.inc23:                                        ; preds = %for.end
  %27 = load i32, ptr %y, align 4
  %inc = add i32 %27, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !848

for.end24:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_0(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_0(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !849

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !850

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_and_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_src_and_dst(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !851

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !852

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_src_and_notdst(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !853

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !854

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_notdst(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !855

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !856

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_src(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_src(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !857

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !858

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_1(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_1(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !859

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !860

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_notsrc_and_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_notsrc_and_dst(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !861

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !862

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_xor_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_src_xor_dst(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !863

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !864

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_or_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_src_or_dst(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !865

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !866

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_notsrc_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_notsrc_or_notdst(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !867

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !868

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_notxor_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_src_notxor_dst(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !869

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !870

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_src_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_src_or_notdst(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !871

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !872

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_notsrc(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_notsrc(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !873

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !874

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_notsrc_or_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_notsrc_or_dst(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !875

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !876

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_bkwd_notsrc_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %add = add i32 %1, %0
  store i32 %add, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %add1 = add i32 %3, %2
  store i32 %add1, ptr %srcpitch.addr, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc8, %entry
  %4 = load i32, ptr %y, align 4
  %5 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end10

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond2

for.cond2:                                        ; preds = %for.inc, %for.body
  %6 = load i32, ptr %x, align 4
  %7 = load i32, ptr %bltwidth.addr, align 4
  %cmp3 = icmp slt i32 %6, %7
  br i1 %cmp3, label %for.body4, label %for.end

for.body4:                                        ; preds = %for.cond2
  %8 = load ptr, ptr %s.addr, align 8
  %9 = load i32, ptr %dstaddr.addr, align 4
  %10 = load ptr, ptr %s.addr, align 8
  %11 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %10, i32 noundef %11)
  call void @rop_8_notsrc_and_notdst(ptr noundef %8, i32 noundef %9, i8 noundef zeroext %call)
  %12 = load i32, ptr %dstaddr.addr, align 4
  %dec = add i32 %12, -1
  store i32 %dec, ptr %dstaddr.addr, align 4
  %13 = load i32, ptr %srcaddr.addr, align 4
  %dec5 = add i32 %13, -1
  store i32 %dec5, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body4
  %14 = load i32, ptr %x, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond2, !llvm.loop !877

for.end:                                          ; preds = %for.cond2
  %15 = load i32, ptr %dstpitch.addr, align 4
  %16 = load i32, ptr %dstaddr.addr, align 4
  %add6 = add i32 %16, %15
  store i32 %add6, ptr %dstaddr.addr, align 4
  %17 = load i32, ptr %srcpitch.addr, align 4
  %18 = load i32, ptr %srcaddr.addr, align 4
  %add7 = add i32 %18, %17
  store i32 %add7, ptr %srcaddr.addr, align 4
  br label %for.inc8

for.inc8:                                         ; preds = %for.end
  %19 = load i32, ptr %y, align 4
  %inc9 = add i32 %19, 1
  store i32 %inc9, ptr %y, align 4
  br label %for.cond, !llvm.loop !878

for.end10:                                        ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_0(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_0(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !879

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !880

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_src_and_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_src_and_dst(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !881

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !882

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_src_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_src_and_notdst(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !883

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !884

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_notdst(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !885

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !886

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_src(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_src(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !887

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !888

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_1(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_1(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !889

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !890

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_notsrc_and_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_notsrc_and_dst(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !891

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !892

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_src_xor_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_src_xor_dst(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !893

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !894

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_src_or_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_src_or_dst(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !895

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !896

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_notsrc_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_notsrc_or_notdst(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !897

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !898

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_src_notxor_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_src_notxor_dst(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !899

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !900

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_src_or_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_src_or_notdst(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !901

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !902

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_notsrc(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_notsrc(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !903

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !904

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_notsrc_or_dst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_notsrc_or_dst(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !905

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !906

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_rop_fwd_notsrc_and_notdst(ptr noundef %s, i32 noundef %dstaddr, i32 noundef %srcaddr, i32 noundef %dstpitch, i32 noundef %srcpitch, i32 noundef %bltwidth, i32 noundef %bltheight) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %dstaddr.addr = alloca i32, align 4
  %srcaddr.addr = alloca i32, align 4
  %dstpitch.addr = alloca i32, align 4
  %srcpitch.addr = alloca i32, align 4
  %bltwidth.addr = alloca i32, align 4
  %bltheight.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %y = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dstaddr, ptr %dstaddr.addr, align 4
  store i32 %srcaddr, ptr %srcaddr.addr, align 4
  store i32 %dstpitch, ptr %dstpitch.addr, align 4
  store i32 %srcpitch, ptr %srcpitch.addr, align 4
  store i32 %bltwidth, ptr %bltwidth.addr, align 4
  store i32 %bltheight, ptr %bltheight.addr, align 4
  %0 = load i32, ptr %bltwidth.addr, align 4
  %1 = load i32, ptr %dstpitch.addr, align 4
  %sub = sub i32 %1, %0
  store i32 %sub, ptr %dstpitch.addr, align 4
  %2 = load i32, ptr %bltwidth.addr, align 4
  %3 = load i32, ptr %srcpitch.addr, align 4
  %sub1 = sub i32 %3, %2
  store i32 %sub1, ptr %srcpitch.addr, align 4
  %4 = load i32, ptr %bltheight.addr, align 4
  %cmp = icmp sgt i32 %4, 1
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %5 = load i32, ptr %dstpitch.addr, align 4
  %cmp2 = icmp slt i32 %5, 0
  br i1 %cmp2, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %6 = load i32, ptr %srcpitch.addr, align 4
  %cmp3 = icmp slt i32 %6, 0
  br i1 %cmp3, label %if.then, label %if.end

if.then:                                          ; preds = %lor.lhs.false, %land.lhs.true
  br label %for.end13

if.end:                                           ; preds = %lor.lhs.false, %entry
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc11, %if.end
  %7 = load i32, ptr %y, align 4
  %8 = load i32, ptr %bltheight.addr, align 4
  %cmp4 = icmp slt i32 %7, %8
  br i1 %cmp4, label %for.body, label %for.end13

for.body:                                         ; preds = %for.cond
  store i32 0, ptr %x, align 4
  br label %for.cond5

for.cond5:                                        ; preds = %for.inc, %for.body
  %9 = load i32, ptr %x, align 4
  %10 = load i32, ptr %bltwidth.addr, align 4
  %cmp6 = icmp slt i32 %9, %10
  br i1 %cmp6, label %for.body7, label %for.end

for.body7:                                        ; preds = %for.cond5
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i32, ptr %dstaddr.addr, align 4
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i32, ptr %srcaddr.addr, align 4
  %call = call zeroext i8 @cirrus_src(ptr noundef %13, i32 noundef %14)
  call void @rop_8_notsrc_and_notdst(ptr noundef %11, i32 noundef %12, i8 noundef zeroext %call)
  %15 = load i32, ptr %dstaddr.addr, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %dstaddr.addr, align 4
  %16 = load i32, ptr %srcaddr.addr, align 4
  %inc8 = add i32 %16, 1
  store i32 %inc8, ptr %srcaddr.addr, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body7
  %17 = load i32, ptr %x, align 4
  %inc9 = add i32 %17, 1
  store i32 %inc9, ptr %x, align 4
  br label %for.cond5, !llvm.loop !907

for.end:                                          ; preds = %for.cond5
  %18 = load i32, ptr %dstpitch.addr, align 4
  %19 = load i32, ptr %dstaddr.addr, align 4
  %add = add i32 %19, %18
  store i32 %add, ptr %dstaddr.addr, align 4
  %20 = load i32, ptr %srcpitch.addr, align 4
  %21 = load i32, ptr %srcaddr.addr, align 4
  %add10 = add i32 %21, %20
  store i32 %add10, ptr %srcaddr.addr, align 4
  br label %for.inc11

for.inc11:                                        ; preds = %for.end
  %22 = load i32, ptr %y, align 4
  %inc12 = add i32 %22, 1
  store i32 %inc12, ptr %y, align 4
  br label %for.cond, !llvm.loop !908

for.end13:                                        ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_bitblt_videotovideo_patterncopy(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %call = call i32 @cirrus_bitblt_common_patterncopy(ptr noundef %0)
  ret i32 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_bitblt_videotovideo_copy(ptr noundef %s) #0 {
entry:
  %retval = alloca i32, align 4
  %s.addr = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %call = call zeroext i1 @blit_is_unsafe(ptr noundef %0, i1 noundef zeroext false)
  br i1 %call, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  store i32 0, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %entry
  %1 = load ptr, ptr %s.addr, align 8
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 27
  %3 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %4 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 0
  %start_addr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 49
  %5 = load i32, ptr %start_addr, align 16
  %sub = sub i32 %3, %5
  %6 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 28
  %7 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %8 = load ptr, ptr %s.addr, align 8
  %vga1 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 0
  %start_addr2 = getelementptr inbounds %struct.VGACommonState, ptr %vga1, i32 0, i32 49
  %9 = load i32, ptr %start_addr2, align 16
  %sub3 = sub i32 %7, %9
  %10 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 21
  %11 = load i32, ptr %cirrus_blt_width, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 22
  %13 = load i32, ptr %cirrus_blt_height, align 8
  %call4 = call i32 @cirrus_do_copy(ptr noundef %1, i32 noundef %sub, i32 noundef %sub3, i32 noundef %11, i32 noundef %13)
  store i32 %call4, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end, %if.then
  %14 = load i32, ptr %retval, align 4
  ret i32 %14
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_bitblt_common_patterncopy(ptr noundef %s) #0 {
entry:
  %retval = alloca i32, align 4
  %s.addr = alloca ptr, align 8
  %patternsize = alloca i32, align 4
  %videosrc = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_srccounter = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 35
  %1 = load i32, ptr %cirrus_srccounter, align 16
  %tobool = icmp ne i32 %1, 0
  %lnot = xor i1 %tobool, true
  %frombool = zext i1 %lnot to i8
  store i8 %frombool, ptr %videosrc, align 1
  %2 = load i8, ptr %videosrc, align 1
  %tobool1 = trunc i8 %2 to i1
  br i1 %tobool1, label %if.then, label %if.end8

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %get_bpp = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 32
  %4 = load ptr, ptr %get_bpp, align 16
  %5 = load ptr, ptr %s.addr, align 8
  %vga2 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 0
  %call = call i32 %4(ptr noundef %vga2)
  switch i32 %call, label %sw.default [
    i32 8, label %sw.bb
    i32 15, label %sw.bb3
    i32 16, label %sw.bb3
    i32 24, label %sw.bb4
    i32 32, label %sw.bb4
  ]

sw.bb:                                            ; preds = %if.then
  store i32 64, ptr %patternsize, align 4
  br label %sw.epilog

sw.bb3:                                           ; preds = %if.then, %if.then
  store i32 128, ptr %patternsize, align 4
  br label %sw.epilog

sw.bb4:                                           ; preds = %if.then, %if.then
  br label %sw.default

sw.default:                                       ; preds = %sw.bb4, %if.then
  store i32 256, ptr %patternsize, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb3, %sw.bb
  %6 = load i32, ptr %patternsize, align 4
  %sub = sub i32 %6, 1
  %not = xor i32 %sub, -1
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 28
  %8 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %and = and i32 %8, %not
  store i32 %and, ptr %cirrus_blt_srcaddr, align 16
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr5 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 28
  %10 = load i32, ptr %cirrus_blt_srcaddr5, align 16
  %11 = load i32, ptr %patternsize, align 4
  %add = add i32 %10, %11
  %12 = load ptr, ptr %s.addr, align 8
  %vga6 = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 0
  %vram_size = getelementptr inbounds %struct.VGACommonState, ptr %vga6, i32 0, i32 3
  %13 = load i32, ptr %vram_size, align 16
  %cmp = icmp ugt i32 %add, %13
  br i1 %cmp, label %if.then7, label %if.end

if.then7:                                         ; preds = %sw.epilog
  store i32 0, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %sw.epilog
  br label %if.end8

if.end8:                                          ; preds = %if.end, %entry
  %14 = load ptr, ptr %s.addr, align 8
  %call9 = call zeroext i1 @blit_is_unsafe(ptr noundef %14, i1 noundef zeroext true)
  br i1 %call9, label %if.then10, label %if.end11

if.then10:                                        ; preds = %if.end8
  store i32 0, ptr %retval, align 4
  br label %return

if.end11:                                         ; preds = %if.end8
  %15 = load ptr, ptr %s.addr, align 8
  %cirrus_rop = getelementptr inbounds %struct.CirrusVGAState, ptr %15, i32 0, i32 31
  %16 = load ptr, ptr %cirrus_rop, align 8
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %18, i32 0, i32 27
  %19 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %20 = load i8, ptr %videosrc, align 1
  %tobool12 = trunc i8 %20 to i1
  br i1 %tobool12, label %cond.true, label %cond.false

cond.true:                                        ; preds = %if.end11
  %21 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr13 = getelementptr inbounds %struct.CirrusVGAState, ptr %21, i32 0, i32 28
  %22 = load i32, ptr %cirrus_blt_srcaddr13, align 16
  br label %cond.end

cond.false:                                       ; preds = %if.end11
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %22, %cond.true ], [ 0, %cond.false ]
  %23 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 23
  %24 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %25 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width = getelementptr inbounds %struct.CirrusVGAState, ptr %25, i32 0, i32 21
  %26 = load i32, ptr %cirrus_blt_width, align 4
  %27 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height = getelementptr inbounds %struct.CirrusVGAState, ptr %27, i32 0, i32 22
  %28 = load i32, ptr %cirrus_blt_height, align 8
  call void %16(ptr noundef %17, i32 noundef %19, i32 noundef %cond, i32 noundef %24, i32 noundef 0, i32 noundef %26, i32 noundef %28)
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr14 = getelementptr inbounds %struct.CirrusVGAState, ptr %30, i32 0, i32 27
  %31 = load i32, ptr %cirrus_blt_dstaddr14, align 4
  %32 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch15 = getelementptr inbounds %struct.CirrusVGAState, ptr %32, i32 0, i32 23
  %33 = load i32, ptr %cirrus_blt_dstpitch15, align 4
  %34 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width16 = getelementptr inbounds %struct.CirrusVGAState, ptr %34, i32 0, i32 21
  %35 = load i32, ptr %cirrus_blt_width16, align 4
  %36 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height17 = getelementptr inbounds %struct.CirrusVGAState, ptr %36, i32 0, i32 22
  %37 = load i32, ptr %cirrus_blt_height17, align 8
  call void @cirrus_invalidate_region(ptr noundef %29, i32 noundef %31, i32 noundef %33, i32 noundef %35, i32 noundef %37)
  store i32 1, ptr %retval, align 4
  br label %return

return:                                           ; preds = %cond.end, %if.then10, %if.then7
  %38 = load i32, ptr %retval, align 4
  ret i32 %38
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_do_copy(ptr noundef %s, i32 noundef %dst, i32 noundef %src, i32 noundef %w, i32 noundef %h) #0 {
entry:
  %retval = alloca i32, align 4
  %s.addr = alloca ptr, align 8
  %dst.addr = alloca i32, align 4
  %src.addr = alloca i32, align 4
  %w.addr = alloca i32, align 4
  %h.addr = alloca i32, align 4
  %sx = alloca i32, align 4
  %sy = alloca i32, align 4
  %dx = alloca i32, align 4
  %dy = alloca i32, align 4
  %depth = alloca i32, align 4
  %notify = alloca i32, align 4
  %width = alloca i32, align 4
  %height = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %dst, ptr %dst.addr, align 4
  store i32 %src, ptr %src.addr, align 4
  store i32 %w, ptr %w.addr, align 4
  store i32 %h, ptr %h.addr, align 4
  store i32 0, ptr %sx, align 4
  store i32 0, ptr %sy, align 4
  store i32 0, ptr %dx, align 4
  store i32 0, ptr %dy, align 4
  store i32 0, ptr %depth, align 4
  store i32 0, ptr %notify, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_rop = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 31
  %1 = load ptr, ptr %cirrus_rop, align 8
  %cmp = icmp eq ptr %1, @cirrus_bitblt_rop_fwd_src
  br i1 %cmp, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_rop1 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 31
  %3 = load ptr, ptr %cirrus_rop1, align 8
  %cmp2 = icmp eq ptr %3, @cirrus_bitblt_rop_bkwd_src
  br i1 %cmp2, label %if.then, label %if.end77

if.then:                                          ; preds = %lor.lhs.false, %entry
  %4 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 0
  %get_bpp = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 32
  %5 = load ptr, ptr %get_bpp, align 16
  %6 = load ptr, ptr %s.addr, align 8
  %vga3 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %call = call i32 %5(ptr noundef %vga3)
  %div = sdiv i32 %call, 8
  store i32 %div, ptr %depth, align 4
  %7 = load i32, ptr %depth, align 4
  %tobool = icmp ne i32 %7, 0
  br i1 %tobool, label %if.end, label %if.then4

if.then4:                                         ; preds = %if.then
  store i32 0, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %if.then
  %8 = load ptr, ptr %s.addr, align 8
  %vga5 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 0
  %get_resolution = getelementptr inbounds %struct.VGACommonState, ptr %vga5, i32 0, i32 34
  %9 = load ptr, ptr %get_resolution, align 16
  %10 = load ptr, ptr %s.addr, align 8
  %vga6 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 0
  call void %9(ptr noundef %vga6, ptr noundef %width, ptr noundef %height)
  %11 = load i32, ptr %src.addr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 24
  %13 = load i32, ptr %cirrus_blt_srcpitch, align 16
  %cmp7 = icmp slt i32 %13, 0
  br i1 %cmp7, label %cond.true, label %cond.false

cond.true:                                        ; preds = %if.end
  %14 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch8 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 24
  %15 = load i32, ptr %cirrus_blt_srcpitch8, align 16
  %sub = sub i32 0, %15
  br label %cond.end

cond.false:                                       ; preds = %if.end
  %16 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch9 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 24
  %17 = load i32, ptr %cirrus_blt_srcpitch9, align 16
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %sub, %cond.true ], [ %17, %cond.false ]
  %rem = srem i32 %11, %cond
  %18 = load i32, ptr %depth, align 4
  %div10 = sdiv i32 %rem, %18
  store i32 %div10, ptr %sx, align 4
  %19 = load i32, ptr %src.addr, align 4
  %20 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch11 = getelementptr inbounds %struct.CirrusVGAState, ptr %20, i32 0, i32 24
  %21 = load i32, ptr %cirrus_blt_srcpitch11, align 16
  %cmp12 = icmp slt i32 %21, 0
  br i1 %cmp12, label %cond.true13, label %cond.false16

cond.true13:                                      ; preds = %cond.end
  %22 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch14 = getelementptr inbounds %struct.CirrusVGAState, ptr %22, i32 0, i32 24
  %23 = load i32, ptr %cirrus_blt_srcpitch14, align 16
  %sub15 = sub i32 0, %23
  br label %cond.end18

cond.false16:                                     ; preds = %cond.end
  %24 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch17 = getelementptr inbounds %struct.CirrusVGAState, ptr %24, i32 0, i32 24
  %25 = load i32, ptr %cirrus_blt_srcpitch17, align 16
  br label %cond.end18

cond.end18:                                       ; preds = %cond.false16, %cond.true13
  %cond19 = phi i32 [ %sub15, %cond.true13 ], [ %25, %cond.false16 ]
  %div20 = sdiv i32 %19, %cond19
  store i32 %div20, ptr %sy, align 4
  %26 = load i32, ptr %dst.addr, align 4
  %27 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %27, i32 0, i32 23
  %28 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %cmp21 = icmp slt i32 %28, 0
  br i1 %cmp21, label %cond.true22, label %cond.false25

cond.true22:                                      ; preds = %cond.end18
  %29 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch23 = getelementptr inbounds %struct.CirrusVGAState, ptr %29, i32 0, i32 23
  %30 = load i32, ptr %cirrus_blt_dstpitch23, align 4
  %sub24 = sub i32 0, %30
  br label %cond.end27

cond.false25:                                     ; preds = %cond.end18
  %31 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch26 = getelementptr inbounds %struct.CirrusVGAState, ptr %31, i32 0, i32 23
  %32 = load i32, ptr %cirrus_blt_dstpitch26, align 4
  br label %cond.end27

cond.end27:                                       ; preds = %cond.false25, %cond.true22
  %cond28 = phi i32 [ %sub24, %cond.true22 ], [ %32, %cond.false25 ]
  %rem29 = srem i32 %26, %cond28
  %33 = load i32, ptr %depth, align 4
  %div30 = sdiv i32 %rem29, %33
  store i32 %div30, ptr %dx, align 4
  %34 = load i32, ptr %dst.addr, align 4
  %35 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch31 = getelementptr inbounds %struct.CirrusVGAState, ptr %35, i32 0, i32 23
  %36 = load i32, ptr %cirrus_blt_dstpitch31, align 4
  %cmp32 = icmp slt i32 %36, 0
  br i1 %cmp32, label %cond.true33, label %cond.false36

cond.true33:                                      ; preds = %cond.end27
  %37 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch34 = getelementptr inbounds %struct.CirrusVGAState, ptr %37, i32 0, i32 23
  %38 = load i32, ptr %cirrus_blt_dstpitch34, align 4
  %sub35 = sub i32 0, %38
  br label %cond.end38

cond.false36:                                     ; preds = %cond.end27
  %39 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch37 = getelementptr inbounds %struct.CirrusVGAState, ptr %39, i32 0, i32 23
  %40 = load i32, ptr %cirrus_blt_dstpitch37, align 4
  br label %cond.end38

cond.end38:                                       ; preds = %cond.false36, %cond.true33
  %cond39 = phi i32 [ %sub35, %cond.true33 ], [ %40, %cond.false36 ]
  %div40 = sdiv i32 %34, %cond39
  store i32 %div40, ptr %dy, align 4
  %41 = load i32, ptr %depth, align 4
  %42 = load i32, ptr %w.addr, align 4
  %div41 = sdiv i32 %42, %41
  store i32 %div41, ptr %w.addr, align 4
  %43 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch42 = getelementptr inbounds %struct.CirrusVGAState, ptr %43, i32 0, i32 23
  %44 = load i32, ptr %cirrus_blt_dstpitch42, align 4
  %cmp43 = icmp slt i32 %44, 0
  br i1 %cmp43, label %if.then44, label %if.end57

if.then44:                                        ; preds = %cond.end38
  %45 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width = getelementptr inbounds %struct.CirrusVGAState, ptr %45, i32 0, i32 21
  %46 = load i32, ptr %cirrus_blt_width, align 4
  %47 = load i32, ptr %depth, align 4
  %div45 = sdiv i32 %46, %47
  %sub46 = sub i32 %div45, 1
  %48 = load i32, ptr %sx, align 4
  %sub47 = sub i32 %48, %sub46
  store i32 %sub47, ptr %sx, align 4
  %49 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width48 = getelementptr inbounds %struct.CirrusVGAState, ptr %49, i32 0, i32 21
  %50 = load i32, ptr %cirrus_blt_width48, align 4
  %51 = load i32, ptr %depth, align 4
  %div49 = sdiv i32 %50, %51
  %sub50 = sub i32 %div49, 1
  %52 = load i32, ptr %dx, align 4
  %sub51 = sub i32 %52, %sub50
  store i32 %sub51, ptr %dx, align 4
  %53 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height = getelementptr inbounds %struct.CirrusVGAState, ptr %53, i32 0, i32 22
  %54 = load i32, ptr %cirrus_blt_height, align 8
  %sub52 = sub i32 %54, 1
  %55 = load i32, ptr %sy, align 4
  %sub53 = sub i32 %55, %sub52
  store i32 %sub53, ptr %sy, align 4
  %56 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height54 = getelementptr inbounds %struct.CirrusVGAState, ptr %56, i32 0, i32 22
  %57 = load i32, ptr %cirrus_blt_height54, align 8
  %sub55 = sub i32 %57, 1
  %58 = load i32, ptr %dy, align 4
  %sub56 = sub i32 %58, %sub55
  store i32 %sub56, ptr %dy, align 4
  br label %if.end57

if.end57:                                         ; preds = %if.then44, %cond.end38
  %59 = load i32, ptr %sx, align 4
  %cmp58 = icmp sge i32 %59, 0
  br i1 %cmp58, label %land.lhs.true, label %if.end76

land.lhs.true:                                    ; preds = %if.end57
  %60 = load i32, ptr %sy, align 4
  %cmp59 = icmp sge i32 %60, 0
  br i1 %cmp59, label %land.lhs.true60, label %if.end76

land.lhs.true60:                                  ; preds = %land.lhs.true
  %61 = load i32, ptr %dx, align 4
  %cmp61 = icmp sge i32 %61, 0
  br i1 %cmp61, label %land.lhs.true62, label %if.end76

land.lhs.true62:                                  ; preds = %land.lhs.true60
  %62 = load i32, ptr %dy, align 4
  %cmp63 = icmp sge i32 %62, 0
  br i1 %cmp63, label %land.lhs.true64, label %if.end76

land.lhs.true64:                                  ; preds = %land.lhs.true62
  %63 = load i32, ptr %sx, align 4
  %64 = load i32, ptr %w.addr, align 4
  %add = add i32 %63, %64
  %65 = load i32, ptr %width, align 4
  %cmp65 = icmp sle i32 %add, %65
  br i1 %cmp65, label %land.lhs.true66, label %if.end76

land.lhs.true66:                                  ; preds = %land.lhs.true64
  %66 = load i32, ptr %sy, align 4
  %67 = load i32, ptr %h.addr, align 4
  %add67 = add i32 %66, %67
  %68 = load i32, ptr %height, align 4
  %cmp68 = icmp sle i32 %add67, %68
  br i1 %cmp68, label %land.lhs.true69, label %if.end76

land.lhs.true69:                                  ; preds = %land.lhs.true66
  %69 = load i32, ptr %dx, align 4
  %70 = load i32, ptr %w.addr, align 4
  %add70 = add i32 %69, %70
  %71 = load i32, ptr %width, align 4
  %cmp71 = icmp sle i32 %add70, %71
  br i1 %cmp71, label %land.lhs.true72, label %if.end76

land.lhs.true72:                                  ; preds = %land.lhs.true69
  %72 = load i32, ptr %dy, align 4
  %73 = load i32, ptr %h.addr, align 4
  %add73 = add i32 %72, %73
  %74 = load i32, ptr %height, align 4
  %cmp74 = icmp sle i32 %add73, %74
  br i1 %cmp74, label %if.then75, label %if.end76

if.then75:                                        ; preds = %land.lhs.true72
  store i32 1, ptr %notify, align 4
  br label %if.end76

if.end76:                                         ; preds = %if.then75, %land.lhs.true72, %land.lhs.true69, %land.lhs.true66, %land.lhs.true64, %land.lhs.true62, %land.lhs.true60, %land.lhs.true, %if.end57
  br label %if.end77

if.end77:                                         ; preds = %if.end76, %lor.lhs.false
  %75 = load ptr, ptr %s.addr, align 8
  %cirrus_rop78 = getelementptr inbounds %struct.CirrusVGAState, ptr %75, i32 0, i32 31
  %76 = load ptr, ptr %cirrus_rop78, align 8
  %77 = load ptr, ptr %s.addr, align 8
  %78 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %78, i32 0, i32 27
  %79 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %80 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %80, i32 0, i32 28
  %81 = load i32, ptr %cirrus_blt_srcaddr, align 16
  %82 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch79 = getelementptr inbounds %struct.CirrusVGAState, ptr %82, i32 0, i32 23
  %83 = load i32, ptr %cirrus_blt_dstpitch79, align 4
  %84 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch80 = getelementptr inbounds %struct.CirrusVGAState, ptr %84, i32 0, i32 24
  %85 = load i32, ptr %cirrus_blt_srcpitch80, align 16
  %86 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width81 = getelementptr inbounds %struct.CirrusVGAState, ptr %86, i32 0, i32 21
  %87 = load i32, ptr %cirrus_blt_width81, align 4
  %88 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height82 = getelementptr inbounds %struct.CirrusVGAState, ptr %88, i32 0, i32 22
  %89 = load i32, ptr %cirrus_blt_height82, align 8
  call void %76(ptr noundef %77, i32 noundef %79, i32 noundef %81, i32 noundef %83, i32 noundef %85, i32 noundef %87, i32 noundef %89)
  %90 = load i32, ptr %notify, align 4
  %tobool83 = icmp ne i32 %90, 0
  br i1 %tobool83, label %if.then84, label %if.end89

if.then84:                                        ; preds = %if.end77
  %91 = load ptr, ptr %s.addr, align 8
  %vga85 = getelementptr inbounds %struct.CirrusVGAState, ptr %91, i32 0, i32 0
  %con = getelementptr inbounds %struct.VGACommonState, ptr %vga85, i32 0, i32 42
  %92 = load ptr, ptr %con, align 16
  %93 = load i32, ptr %dx, align 4
  %94 = load i32, ptr %dy, align 4
  %95 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width86 = getelementptr inbounds %struct.CirrusVGAState, ptr %95, i32 0, i32 21
  %96 = load i32, ptr %cirrus_blt_width86, align 4
  %97 = load i32, ptr %depth, align 4
  %div87 = sdiv i32 %96, %97
  %98 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height88 = getelementptr inbounds %struct.CirrusVGAState, ptr %98, i32 0, i32 22
  %99 = load i32, ptr %cirrus_blt_height88, align 8
  call void @dpy_gfx_update(ptr noundef %92, i32 noundef %93, i32 noundef %94, i32 noundef %div87, i32 noundef %99)
  br label %if.end89

if.end89:                                         ; preds = %if.then84, %if.end77
  %100 = load ptr, ptr %s.addr, align 8
  %101 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr90 = getelementptr inbounds %struct.CirrusVGAState, ptr %101, i32 0, i32 27
  %102 = load i32, ptr %cirrus_blt_dstaddr90, align 4
  %103 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch91 = getelementptr inbounds %struct.CirrusVGAState, ptr %103, i32 0, i32 23
  %104 = load i32, ptr %cirrus_blt_dstpitch91, align 4
  %105 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width92 = getelementptr inbounds %struct.CirrusVGAState, ptr %105, i32 0, i32 21
  %106 = load i32, ptr %cirrus_blt_width92, align 4
  %107 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_height93 = getelementptr inbounds %struct.CirrusVGAState, ptr %107, i32 0, i32 22
  %108 = load i32, ptr %cirrus_blt_height93, align 8
  call void @cirrus_invalidate_region(ptr noundef %100, i32 noundef %102, i32 noundef %104, i32 noundef %106, i32 noundef %108)
  store i32 1, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end89, %if.then4
  %109 = load i32, ptr %retval, align 4
  ret i32 %109
}

declare void @dpy_gfx_update(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @cirrus_vga_mem_read(ptr noundef %opaque, i64 noundef %addr, i32 noundef %size) #0 {
entry:
  %retval = alloca i64, align 8
  %opaque.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %s = alloca ptr, align 8
  %bank_index = alloca i32, align 4
  %bank_offset = alloca i32, align 4
  %val = alloca i32, align 4
  store ptr %opaque, ptr %opaque.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %s, align 8
  %1 = load ptr, ptr %s, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 11
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 7
  %2 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %2 to i32
  %and = and i32 %conv, 1
  %cmp = icmp eq i32 %and, 0
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %s, align 8
  %vga2 = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %4 = load i64, ptr %addr.addr, align 8
  %call = call i32 @vga_mem_readb(ptr noundef %vga2, i64 noundef %4)
  %conv3 = zext i32 %call to i64
  store i64 %conv3, ptr %retval, align 8
  br label %return

if.end:                                           ; preds = %entry
  %5 = load i64, ptr %addr.addr, align 8
  %cmp4 = icmp ult i64 %5, 65536
  br i1 %cmp4, label %if.then6, label %if.else37

if.then6:                                         ; preds = %if.end
  %6 = load i64, ptr %addr.addr, align 8
  %shr = lshr i64 %6, 15
  %conv7 = trunc i64 %shr to i32
  store i32 %conv7, ptr %bank_index, align 4
  %7 = load i64, ptr %addr.addr, align 8
  %and8 = and i64 %7, 32767
  %conv9 = trunc i64 %and8 to i32
  store i32 %conv9, ptr %bank_offset, align 4
  %8 = load i32, ptr %bank_offset, align 4
  %9 = load ptr, ptr %s, align 8
  %cirrus_bank_limit = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 17
  %10 = load i32, ptr %bank_index, align 4
  %idxprom = zext i32 %10 to i64
  %arrayidx10 = getelementptr [2 x i32], ptr %cirrus_bank_limit, i64 0, i64 %idxprom
  %11 = load i32, ptr %arrayidx10, align 4
  %cmp11 = icmp ult i32 %8, %11
  br i1 %cmp11, label %if.then13, label %if.else35

if.then13:                                        ; preds = %if.then6
  %12 = load ptr, ptr %s, align 8
  %cirrus_bank_base = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 16
  %13 = load i32, ptr %bank_index, align 4
  %idxprom14 = zext i32 %13 to i64
  %arrayidx15 = getelementptr [2 x i32], ptr %cirrus_bank_base, i64 0, i64 %idxprom14
  %14 = load i32, ptr %arrayidx15, align 4
  %15 = load i32, ptr %bank_offset, align 4
  %add = add i32 %15, %14
  store i32 %add, ptr %bank_offset, align 4
  %16 = load ptr, ptr %s, align 8
  %vga16 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga16, i32 0, i32 14
  %arrayidx17 = getelementptr [256 x i8], ptr %gr, i64 0, i64 11
  %17 = load i8, ptr %arrayidx17, align 1
  %conv18 = zext i8 %17 to i32
  %and19 = and i32 %conv18, 20
  %cmp20 = icmp eq i32 %and19, 20
  br i1 %cmp20, label %if.then22, label %if.else

if.then22:                                        ; preds = %if.then13
  %18 = load i32, ptr %bank_offset, align 4
  %shl = shl i32 %18, 4
  store i32 %shl, ptr %bank_offset, align 4
  br label %if.end31

if.else:                                          ; preds = %if.then13
  %19 = load ptr, ptr %s, align 8
  %vga23 = getelementptr inbounds %struct.CirrusVGAState, ptr %19, i32 0, i32 0
  %gr24 = getelementptr inbounds %struct.VGACommonState, ptr %vga23, i32 0, i32 14
  %arrayidx25 = getelementptr [256 x i8], ptr %gr24, i64 0, i64 11
  %20 = load i8, ptr %arrayidx25, align 1
  %conv26 = zext i8 %20 to i32
  %and27 = and i32 %conv26, 2
  %tobool = icmp ne i32 %and27, 0
  br i1 %tobool, label %if.then28, label %if.end30

if.then28:                                        ; preds = %if.else
  %21 = load i32, ptr %bank_offset, align 4
  %shl29 = shl i32 %21, 3
  store i32 %shl29, ptr %bank_offset, align 4
  br label %if.end30

if.end30:                                         ; preds = %if.then28, %if.else
  br label %if.end31

if.end31:                                         ; preds = %if.end30, %if.then22
  %22 = load ptr, ptr %s, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %22, i32 0, i32 10
  %23 = load i32, ptr %cirrus_addr_mask, align 16
  %24 = load i32, ptr %bank_offset, align 4
  %and32 = and i32 %24, %23
  store i32 %and32, ptr %bank_offset, align 4
  %25 = load ptr, ptr %s, align 8
  %vga33 = getelementptr inbounds %struct.CirrusVGAState, ptr %25, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga33, i32 0, i32 1
  %26 = load ptr, ptr %vram_ptr, align 8
  %27 = load i32, ptr %bank_offset, align 4
  %idx.ext = zext i32 %27 to i64
  %add.ptr = getelementptr i8, ptr %26, i64 %idx.ext
  %28 = load i8, ptr %add.ptr, align 1
  %conv34 = zext i8 %28 to i32
  store i32 %conv34, ptr %val, align 4
  br label %if.end36

if.else35:                                        ; preds = %if.then6
  store i32 255, ptr %val, align 4
  br label %if.end36

if.end36:                                         ; preds = %if.else35, %if.end31
  br label %if.end64

if.else37:                                        ; preds = %if.end
  %29 = load i64, ptr %addr.addr, align 8
  %cmp38 = icmp uge i64 %29, 98304
  br i1 %cmp38, label %land.lhs.true, label %if.else56

land.lhs.true:                                    ; preds = %if.else37
  %30 = load i64, ptr %addr.addr, align 8
  %cmp40 = icmp ult i64 %30, 98560
  br i1 %cmp40, label %if.then42, label %if.else56

if.then42:                                        ; preds = %land.lhs.true
  store i32 255, ptr %val, align 4
  %31 = load ptr, ptr %s, align 8
  %vga43 = getelementptr inbounds %struct.CirrusVGAState, ptr %31, i32 0, i32 0
  %sr44 = getelementptr inbounds %struct.VGACommonState, ptr %vga43, i32 0, i32 11
  %arrayidx45 = getelementptr [256 x i8], ptr %sr44, i64 0, i64 23
  %32 = load i8, ptr %arrayidx45, align 1
  %conv46 = zext i8 %32 to i32
  %and47 = and i32 %conv46, 68
  %cmp48 = icmp eq i32 %and47, 4
  br i1 %cmp48, label %if.then50, label %if.end55

if.then50:                                        ; preds = %if.then42
  %33 = load ptr, ptr %s, align 8
  %34 = load i64, ptr %addr.addr, align 8
  %and51 = and i64 %34, 255
  %conv52 = trunc i64 %and51 to i32
  %call53 = call zeroext i8 @cirrus_mmio_blt_read(ptr noundef %33, i32 noundef %conv52)
  %conv54 = zext i8 %call53 to i32
  store i32 %conv54, ptr %val, align 4
  br label %if.end55

if.end55:                                         ; preds = %if.then50, %if.then42
  br label %if.end63

if.else56:                                        ; preds = %land.lhs.true, %if.else37
  store i32 255, ptr %val, align 4
  br label %do.body

do.body:                                          ; preds = %if.else56
  %call57 = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call57, true
  %lnot58 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot58 to i32
  %conv59 = sext i32 %lnot.ext to i64
  %tobool60 = icmp ne i64 %conv59, 0
  br i1 %tobool60, label %if.then61, label %if.end62

if.then61:                                        ; preds = %do.body
  %35 = load i64, ptr %addr.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.58, i64 noundef %35)
  br label %if.end62

if.end62:                                         ; preds = %if.then61, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end62
  br label %if.end63

if.end63:                                         ; preds = %do.end, %if.end55
  br label %if.end64

if.end64:                                         ; preds = %if.end63, %if.end36
  %36 = load i32, ptr %val, align 4
  %conv65 = zext i32 %36 to i64
  store i64 %conv65, ptr %retval, align 8
  br label %return

return:                                           ; preds = %if.end64, %if.then
  %37 = load i64, ptr %retval, align 8
  ret i64 %37
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_mem_write(ptr noundef %opaque, i64 noundef %addr, i64 noundef %mem_value, i32 noundef %size) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %mem_value.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %s = alloca ptr, align 8
  %bank_index = alloca i32, align 4
  %bank_offset = alloca i32, align 4
  %mode = alloca i32, align 4
  store ptr %opaque, ptr %opaque.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i64 %mem_value, ptr %mem_value.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %s, align 8
  %1 = load ptr, ptr %s, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 11
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 7
  %2 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %2 to i32
  %and = and i32 %conv, 1
  %cmp = icmp eq i32 %and, 0
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %s, align 8
  %vga2 = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 0
  %4 = load i64, ptr %addr.addr, align 8
  %5 = load i64, ptr %mem_value.addr, align 8
  %conv3 = trunc i64 %5 to i32
  call void @vga_mem_writeb(ptr noundef %vga2, i64 noundef %4, i32 noundef %conv3)
  br label %if.end108

if.end:                                           ; preds = %entry
  %6 = load i64, ptr %addr.addr, align 8
  %cmp4 = icmp ult i64 %6, 65536
  br i1 %cmp4, label %if.then6, label %if.else83

if.then6:                                         ; preds = %if.end
  %7 = load ptr, ptr %s, align 8
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 33
  %8 = load ptr, ptr %cirrus_srcptr, align 16
  %9 = load ptr, ptr %s, align 8
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 34
  %10 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp7 = icmp ne ptr %8, %10
  br i1 %cmp7, label %if.then9, label %if.else

if.then9:                                         ; preds = %if.then6
  %11 = load i64, ptr %mem_value.addr, align 8
  %conv10 = trunc i64 %11 to i8
  %12 = load ptr, ptr %s, align 8
  %cirrus_srcptr11 = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 33
  %13 = load ptr, ptr %cirrus_srcptr11, align 16
  %incdec.ptr = getelementptr i8, ptr %13, i32 1
  store ptr %incdec.ptr, ptr %cirrus_srcptr11, align 16
  store i8 %conv10, ptr %13, align 1
  %14 = load ptr, ptr %s, align 8
  %cirrus_srcptr12 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 33
  %15 = load ptr, ptr %cirrus_srcptr12, align 16
  %16 = load ptr, ptr %s, align 8
  %cirrus_srcptr_end13 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 34
  %17 = load ptr, ptr %cirrus_srcptr_end13, align 8
  %cmp14 = icmp uge ptr %15, %17
  br i1 %cmp14, label %if.then16, label %if.end17

if.then16:                                        ; preds = %if.then9
  %18 = load ptr, ptr %s, align 8
  call void @cirrus_bitblt_cputovideo_next(ptr noundef %18)
  br label %if.end17

if.end17:                                         ; preds = %if.then16, %if.then9
  br label %if.end82

if.else:                                          ; preds = %if.then6
  %19 = load i64, ptr %addr.addr, align 8
  %shr = lshr i64 %19, 15
  %conv18 = trunc i64 %shr to i32
  store i32 %conv18, ptr %bank_index, align 4
  %20 = load i64, ptr %addr.addr, align 8
  %and19 = and i64 %20, 32767
  %conv20 = trunc i64 %and19 to i32
  store i32 %conv20, ptr %bank_offset, align 4
  %21 = load i32, ptr %bank_offset, align 4
  %22 = load ptr, ptr %s, align 8
  %cirrus_bank_limit = getelementptr inbounds %struct.CirrusVGAState, ptr %22, i32 0, i32 17
  %23 = load i32, ptr %bank_index, align 4
  %idxprom = zext i32 %23 to i64
  %arrayidx21 = getelementptr [2 x i32], ptr %cirrus_bank_limit, i64 0, i64 %idxprom
  %24 = load i32, ptr %arrayidx21, align 4
  %cmp22 = icmp ult i32 %21, %24
  br i1 %cmp22, label %if.then24, label %if.end81

if.then24:                                        ; preds = %if.else
  %25 = load ptr, ptr %s, align 8
  %cirrus_bank_base = getelementptr inbounds %struct.CirrusVGAState, ptr %25, i32 0, i32 16
  %26 = load i32, ptr %bank_index, align 4
  %idxprom25 = zext i32 %26 to i64
  %arrayidx26 = getelementptr [2 x i32], ptr %cirrus_bank_base, i64 0, i64 %idxprom25
  %27 = load i32, ptr %arrayidx26, align 4
  %28 = load i32, ptr %bank_offset, align 4
  %add = add i32 %28, %27
  store i32 %add, ptr %bank_offset, align 4
  %29 = load ptr, ptr %s, align 8
  %vga27 = getelementptr inbounds %struct.CirrusVGAState, ptr %29, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga27, i32 0, i32 14
  %arrayidx28 = getelementptr [256 x i8], ptr %gr, i64 0, i64 11
  %30 = load i8, ptr %arrayidx28, align 1
  %conv29 = zext i8 %30 to i32
  %and30 = and i32 %conv29, 20
  %cmp31 = icmp eq i32 %and30, 20
  br i1 %cmp31, label %if.then33, label %if.else34

if.then33:                                        ; preds = %if.then24
  %31 = load i32, ptr %bank_offset, align 4
  %shl = shl i32 %31, 4
  store i32 %shl, ptr %bank_offset, align 4
  br label %if.end43

if.else34:                                        ; preds = %if.then24
  %32 = load ptr, ptr %s, align 8
  %vga35 = getelementptr inbounds %struct.CirrusVGAState, ptr %32, i32 0, i32 0
  %gr36 = getelementptr inbounds %struct.VGACommonState, ptr %vga35, i32 0, i32 14
  %arrayidx37 = getelementptr [256 x i8], ptr %gr36, i64 0, i64 11
  %33 = load i8, ptr %arrayidx37, align 1
  %conv38 = zext i8 %33 to i32
  %and39 = and i32 %conv38, 2
  %tobool = icmp ne i32 %and39, 0
  br i1 %tobool, label %if.then40, label %if.end42

if.then40:                                        ; preds = %if.else34
  %34 = load i32, ptr %bank_offset, align 4
  %shl41 = shl i32 %34, 3
  store i32 %shl41, ptr %bank_offset, align 4
  br label %if.end42

if.end42:                                         ; preds = %if.then40, %if.else34
  br label %if.end43

if.end43:                                         ; preds = %if.end42, %if.then33
  %35 = load ptr, ptr %s, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %35, i32 0, i32 10
  %36 = load i32, ptr %cirrus_addr_mask, align 16
  %37 = load i32, ptr %bank_offset, align 4
  %and44 = and i32 %37, %36
  store i32 %and44, ptr %bank_offset, align 4
  %38 = load ptr, ptr %s, align 8
  %vga45 = getelementptr inbounds %struct.CirrusVGAState, ptr %38, i32 0, i32 0
  %gr46 = getelementptr inbounds %struct.VGACommonState, ptr %vga45, i32 0, i32 14
  %arrayidx47 = getelementptr [256 x i8], ptr %gr46, i64 0, i64 5
  %39 = load i8, ptr %arrayidx47, align 1
  %conv48 = zext i8 %39 to i32
  %and49 = and i32 %conv48, 7
  store i32 %and49, ptr %mode, align 4
  %40 = load i32, ptr %mode, align 4
  %cmp50 = icmp ult i32 %40, 4
  br i1 %cmp50, label %if.then62, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end43
  %41 = load i32, ptr %mode, align 4
  %cmp52 = icmp ugt i32 %41, 5
  br i1 %cmp52, label %if.then62, label %lor.lhs.false54

lor.lhs.false54:                                  ; preds = %lor.lhs.false
  %42 = load ptr, ptr %s, align 8
  %vga55 = getelementptr inbounds %struct.CirrusVGAState, ptr %42, i32 0, i32 0
  %gr56 = getelementptr inbounds %struct.VGACommonState, ptr %vga55, i32 0, i32 14
  %arrayidx57 = getelementptr [256 x i8], ptr %gr56, i64 0, i64 11
  %43 = load i8, ptr %arrayidx57, align 1
  %conv58 = zext i8 %43 to i32
  %and59 = and i32 %conv58, 4
  %cmp60 = icmp eq i32 %and59, 0
  br i1 %cmp60, label %if.then62, label %if.else67

if.then62:                                        ; preds = %lor.lhs.false54, %lor.lhs.false, %if.end43
  %44 = load i64, ptr %mem_value.addr, align 8
  %conv63 = trunc i64 %44 to i8
  %45 = load ptr, ptr %s, align 8
  %vga64 = getelementptr inbounds %struct.CirrusVGAState, ptr %45, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga64, i32 0, i32 1
  %46 = load ptr, ptr %vram_ptr, align 8
  %47 = load i32, ptr %bank_offset, align 4
  %idx.ext = zext i32 %47 to i64
  %add.ptr = getelementptr i8, ptr %46, i64 %idx.ext
  store i8 %conv63, ptr %add.ptr, align 1
  %48 = load ptr, ptr %s, align 8
  %vga65 = getelementptr inbounds %struct.CirrusVGAState, ptr %48, i32 0, i32 0
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %vga65, i32 0, i32 2
  %49 = load i32, ptr %bank_offset, align 4
  %conv66 = zext i32 %49 to i64
  call void @memory_region_set_dirty(ptr noundef %vram, i64 noundef %conv66, i64 noundef 8)
  br label %if.end80

if.else67:                                        ; preds = %lor.lhs.false54
  %50 = load ptr, ptr %s, align 8
  %vga68 = getelementptr inbounds %struct.CirrusVGAState, ptr %50, i32 0, i32 0
  %gr69 = getelementptr inbounds %struct.VGACommonState, ptr %vga68, i32 0, i32 14
  %arrayidx70 = getelementptr [256 x i8], ptr %gr69, i64 0, i64 11
  %51 = load i8, ptr %arrayidx70, align 1
  %conv71 = zext i8 %51 to i32
  %and72 = and i32 %conv71, 20
  %cmp73 = icmp ne i32 %and72, 20
  br i1 %cmp73, label %if.then75, label %if.else77

if.then75:                                        ; preds = %if.else67
  %52 = load ptr, ptr %s, align 8
  %53 = load i32, ptr %mode, align 4
  %54 = load i32, ptr %bank_offset, align 4
  %55 = load i64, ptr %mem_value.addr, align 8
  %conv76 = trunc i64 %55 to i32
  call void @cirrus_mem_writeb_mode4and5_8bpp(ptr noundef %52, i32 noundef %53, i32 noundef %54, i32 noundef %conv76)
  br label %if.end79

if.else77:                                        ; preds = %if.else67
  %56 = load ptr, ptr %s, align 8
  %57 = load i32, ptr %mode, align 4
  %58 = load i32, ptr %bank_offset, align 4
  %59 = load i64, ptr %mem_value.addr, align 8
  %conv78 = trunc i64 %59 to i32
  call void @cirrus_mem_writeb_mode4and5_16bpp(ptr noundef %56, i32 noundef %57, i32 noundef %58, i32 noundef %conv78)
  br label %if.end79

if.end79:                                         ; preds = %if.else77, %if.then75
  br label %if.end80

if.end80:                                         ; preds = %if.end79, %if.then62
  br label %if.end81

if.end81:                                         ; preds = %if.end80, %if.else
  br label %if.end82

if.end82:                                         ; preds = %if.end81, %if.end17
  br label %if.end108

if.else83:                                        ; preds = %if.end
  %60 = load i64, ptr %addr.addr, align 8
  %cmp84 = icmp uge i64 %60, 98304
  br i1 %cmp84, label %land.lhs.true, label %if.else101

land.lhs.true:                                    ; preds = %if.else83
  %61 = load i64, ptr %addr.addr, align 8
  %cmp86 = icmp ult i64 %61, 98560
  br i1 %cmp86, label %if.then88, label %if.else101

if.then88:                                        ; preds = %land.lhs.true
  %62 = load ptr, ptr %s, align 8
  %vga89 = getelementptr inbounds %struct.CirrusVGAState, ptr %62, i32 0, i32 0
  %sr90 = getelementptr inbounds %struct.VGACommonState, ptr %vga89, i32 0, i32 11
  %arrayidx91 = getelementptr [256 x i8], ptr %sr90, i64 0, i64 23
  %63 = load i8, ptr %arrayidx91, align 1
  %conv92 = zext i8 %63 to i32
  %and93 = and i32 %conv92, 68
  %cmp94 = icmp eq i32 %and93, 4
  br i1 %cmp94, label %if.then96, label %if.end100

if.then96:                                        ; preds = %if.then88
  %64 = load ptr, ptr %s, align 8
  %65 = load i64, ptr %addr.addr, align 8
  %and97 = and i64 %65, 255
  %conv98 = trunc i64 %and97 to i32
  %66 = load i64, ptr %mem_value.addr, align 8
  %conv99 = trunc i64 %66 to i8
  call void @cirrus_mmio_blt_write(ptr noundef %64, i32 noundef %conv98, i8 noundef zeroext %conv99)
  br label %if.end100

if.end100:                                        ; preds = %if.then96, %if.then88
  br label %if.end107

if.else101:                                       ; preds = %land.lhs.true, %if.else83
  br label %do.body

do.body:                                          ; preds = %if.else101
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call, true
  %lnot102 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot102 to i32
  %conv103 = sext i32 %lnot.ext to i64
  %tobool104 = icmp ne i64 %conv103, 0
  br i1 %tobool104, label %if.then105, label %if.end106

if.then105:                                       ; preds = %do.body
  %67 = load i64, ptr %addr.addr, align 8
  %68 = load i64, ptr %mem_value.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.62, i64 noundef %67, i64 noundef %68)
  br label %if.end106

if.end106:                                        ; preds = %if.then105, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end106
  br label %if.end107

if.end107:                                        ; preds = %do.end, %if.end100
  br label %if.end108

if.end108:                                        ; preds = %if.end107, %if.end82, %if.then
  ret void
}

declare i32 @vga_mem_readb(ptr noundef, i64 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i8 @cirrus_mmio_blt_read(ptr noundef %s, i32 noundef %address) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %address.addr = alloca i32, align 4
  %value = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 %address, ptr %address.addr, align 4
  store i32 255, ptr %value, align 4
  %0 = load i32, ptr %address.addr, align 4
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
    i32 2, label %sw.bb3
    i32 3, label %sw.bb5
    i32 4, label %sw.bb7
    i32 5, label %sw.bb9
    i32 6, label %sw.bb11
    i32 7, label %sw.bb13
    i32 8, label %sw.bb15
    i32 9, label %sw.bb17
    i32 10, label %sw.bb19
    i32 11, label %sw.bb21
    i32 12, label %sw.bb23
    i32 13, label %sw.bb25
    i32 14, label %sw.bb27
    i32 15, label %sw.bb29
    i32 16, label %sw.bb31
    i32 17, label %sw.bb33
    i32 18, label %sw.bb35
    i32 20, label %sw.bb37
    i32 21, label %sw.bb39
    i32 22, label %sw.bb41
    i32 23, label %sw.bb43
    i32 24, label %sw.bb45
    i32 26, label %sw.bb47
    i32 27, label %sw.bb49
    i32 28, label %sw.bb51
    i32 29, label %sw.bb53
    i32 32, label %sw.bb55
    i32 33, label %sw.bb57
    i32 64, label %sw.bb59
  ]

sw.bb:                                            ; preds = %entry
  %1 = load ptr, ptr %s.addr, align 8
  %call = call i32 @cirrus_vga_read_gr(ptr noundef %1, i32 noundef 0)
  store i32 %call, ptr %value, align 4
  br label %sw.epilog

sw.bb1:                                           ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %call2 = call i32 @cirrus_vga_read_gr(ptr noundef %2, i32 noundef 16)
  store i32 %call2, ptr %value, align 4
  br label %sw.epilog

sw.bb3:                                           ; preds = %entry
  %3 = load ptr, ptr %s.addr, align 8
  %call4 = call i32 @cirrus_vga_read_gr(ptr noundef %3, i32 noundef 18)
  store i32 %call4, ptr %value, align 4
  br label %sw.epilog

sw.bb5:                                           ; preds = %entry
  %4 = load ptr, ptr %s.addr, align 8
  %call6 = call i32 @cirrus_vga_read_gr(ptr noundef %4, i32 noundef 20)
  store i32 %call6, ptr %value, align 4
  br label %sw.epilog

sw.bb7:                                           ; preds = %entry
  %5 = load ptr, ptr %s.addr, align 8
  %call8 = call i32 @cirrus_vga_read_gr(ptr noundef %5, i32 noundef 1)
  store i32 %call8, ptr %value, align 4
  br label %sw.epilog

sw.bb9:                                           ; preds = %entry
  %6 = load ptr, ptr %s.addr, align 8
  %call10 = call i32 @cirrus_vga_read_gr(ptr noundef %6, i32 noundef 17)
  store i32 %call10, ptr %value, align 4
  br label %sw.epilog

sw.bb11:                                          ; preds = %entry
  %7 = load ptr, ptr %s.addr, align 8
  %call12 = call i32 @cirrus_vga_read_gr(ptr noundef %7, i32 noundef 19)
  store i32 %call12, ptr %value, align 4
  br label %sw.epilog

sw.bb13:                                          ; preds = %entry
  %8 = load ptr, ptr %s.addr, align 8
  %call14 = call i32 @cirrus_vga_read_gr(ptr noundef %8, i32 noundef 21)
  store i32 %call14, ptr %value, align 4
  br label %sw.epilog

sw.bb15:                                          ; preds = %entry
  %9 = load ptr, ptr %s.addr, align 8
  %call16 = call i32 @cirrus_vga_read_gr(ptr noundef %9, i32 noundef 32)
  store i32 %call16, ptr %value, align 4
  br label %sw.epilog

sw.bb17:                                          ; preds = %entry
  %10 = load ptr, ptr %s.addr, align 8
  %call18 = call i32 @cirrus_vga_read_gr(ptr noundef %10, i32 noundef 33)
  store i32 %call18, ptr %value, align 4
  br label %sw.epilog

sw.bb19:                                          ; preds = %entry
  %11 = load ptr, ptr %s.addr, align 8
  %call20 = call i32 @cirrus_vga_read_gr(ptr noundef %11, i32 noundef 34)
  store i32 %call20, ptr %value, align 4
  br label %sw.epilog

sw.bb21:                                          ; preds = %entry
  %12 = load ptr, ptr %s.addr, align 8
  %call22 = call i32 @cirrus_vga_read_gr(ptr noundef %12, i32 noundef 35)
  store i32 %call22, ptr %value, align 4
  br label %sw.epilog

sw.bb23:                                          ; preds = %entry
  %13 = load ptr, ptr %s.addr, align 8
  %call24 = call i32 @cirrus_vga_read_gr(ptr noundef %13, i32 noundef 36)
  store i32 %call24, ptr %value, align 4
  br label %sw.epilog

sw.bb25:                                          ; preds = %entry
  %14 = load ptr, ptr %s.addr, align 8
  %call26 = call i32 @cirrus_vga_read_gr(ptr noundef %14, i32 noundef 37)
  store i32 %call26, ptr %value, align 4
  br label %sw.epilog

sw.bb27:                                          ; preds = %entry
  %15 = load ptr, ptr %s.addr, align 8
  %call28 = call i32 @cirrus_vga_read_gr(ptr noundef %15, i32 noundef 38)
  store i32 %call28, ptr %value, align 4
  br label %sw.epilog

sw.bb29:                                          ; preds = %entry
  %16 = load ptr, ptr %s.addr, align 8
  %call30 = call i32 @cirrus_vga_read_gr(ptr noundef %16, i32 noundef 39)
  store i32 %call30, ptr %value, align 4
  br label %sw.epilog

sw.bb31:                                          ; preds = %entry
  %17 = load ptr, ptr %s.addr, align 8
  %call32 = call i32 @cirrus_vga_read_gr(ptr noundef %17, i32 noundef 40)
  store i32 %call32, ptr %value, align 4
  br label %sw.epilog

sw.bb33:                                          ; preds = %entry
  %18 = load ptr, ptr %s.addr, align 8
  %call34 = call i32 @cirrus_vga_read_gr(ptr noundef %18, i32 noundef 41)
  store i32 %call34, ptr %value, align 4
  br label %sw.epilog

sw.bb35:                                          ; preds = %entry
  %19 = load ptr, ptr %s.addr, align 8
  %call36 = call i32 @cirrus_vga_read_gr(ptr noundef %19, i32 noundef 42)
  store i32 %call36, ptr %value, align 4
  br label %sw.epilog

sw.bb37:                                          ; preds = %entry
  %20 = load ptr, ptr %s.addr, align 8
  %call38 = call i32 @cirrus_vga_read_gr(ptr noundef %20, i32 noundef 44)
  store i32 %call38, ptr %value, align 4
  br label %sw.epilog

sw.bb39:                                          ; preds = %entry
  %21 = load ptr, ptr %s.addr, align 8
  %call40 = call i32 @cirrus_vga_read_gr(ptr noundef %21, i32 noundef 45)
  store i32 %call40, ptr %value, align 4
  br label %sw.epilog

sw.bb41:                                          ; preds = %entry
  %22 = load ptr, ptr %s.addr, align 8
  %call42 = call i32 @cirrus_vga_read_gr(ptr noundef %22, i32 noundef 46)
  store i32 %call42, ptr %value, align 4
  br label %sw.epilog

sw.bb43:                                          ; preds = %entry
  %23 = load ptr, ptr %s.addr, align 8
  %call44 = call i32 @cirrus_vga_read_gr(ptr noundef %23, i32 noundef 47)
  store i32 %call44, ptr %value, align 4
  br label %sw.epilog

sw.bb45:                                          ; preds = %entry
  %24 = load ptr, ptr %s.addr, align 8
  %call46 = call i32 @cirrus_vga_read_gr(ptr noundef %24, i32 noundef 48)
  store i32 %call46, ptr %value, align 4
  br label %sw.epilog

sw.bb47:                                          ; preds = %entry
  %25 = load ptr, ptr %s.addr, align 8
  %call48 = call i32 @cirrus_vga_read_gr(ptr noundef %25, i32 noundef 50)
  store i32 %call48, ptr %value, align 4
  br label %sw.epilog

sw.bb49:                                          ; preds = %entry
  %26 = load ptr, ptr %s.addr, align 8
  %call50 = call i32 @cirrus_vga_read_gr(ptr noundef %26, i32 noundef 51)
  store i32 %call50, ptr %value, align 4
  br label %sw.epilog

sw.bb51:                                          ; preds = %entry
  %27 = load ptr, ptr %s.addr, align 8
  %call52 = call i32 @cirrus_vga_read_gr(ptr noundef %27, i32 noundef 52)
  store i32 %call52, ptr %value, align 4
  br label %sw.epilog

sw.bb53:                                          ; preds = %entry
  %28 = load ptr, ptr %s.addr, align 8
  %call54 = call i32 @cirrus_vga_read_gr(ptr noundef %28, i32 noundef 53)
  store i32 %call54, ptr %value, align 4
  br label %sw.epilog

sw.bb55:                                          ; preds = %entry
  %29 = load ptr, ptr %s.addr, align 8
  %call56 = call i32 @cirrus_vga_read_gr(ptr noundef %29, i32 noundef 56)
  store i32 %call56, ptr %value, align 4
  br label %sw.epilog

sw.bb57:                                          ; preds = %entry
  %30 = load ptr, ptr %s.addr, align 8
  %call58 = call i32 @cirrus_vga_read_gr(ptr noundef %30, i32 noundef 57)
  store i32 %call58, ptr %value, align 4
  br label %sw.epilog

sw.bb59:                                          ; preds = %entry
  %31 = load ptr, ptr %s.addr, align 8
  %call60 = call i32 @cirrus_vga_read_gr(ptr noundef %31, i32 noundef 49)
  store i32 %call60, ptr %value, align 4
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  br label %do.body

do.body:                                          ; preds = %sw.default
  %call61 = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call61, true
  %lnot62 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot62 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool = icmp ne i64 %conv, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %do.body
  %32 = load i32, ptr %address.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.59, i32 noundef %32)
  br label %if.end

if.end:                                           ; preds = %if.then, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end
  br label %sw.epilog

sw.epilog:                                        ; preds = %do.end, %sw.bb59, %sw.bb57, %sw.bb55, %sw.bb53, %sw.bb51, %sw.bb49, %sw.bb47, %sw.bb45, %sw.bb43, %sw.bb41, %sw.bb39, %sw.bb37, %sw.bb35, %sw.bb33, %sw.bb31, %sw.bb29, %sw.bb27, %sw.bb25, %sw.bb23, %sw.bb21, %sw.bb19, %sw.bb17, %sw.bb15, %sw.bb13, %sw.bb11, %sw.bb9, %sw.bb7, %sw.bb5, %sw.bb3, %sw.bb1, %sw.bb
  %33 = load i32, ptr %address.addr, align 4
  %34 = load i32, ptr %value, align 4
  call void @trace_vga_cirrus_write_blt(i32 noundef %33, i32 noundef %34)
  %35 = load i32, ptr %value, align 4
  %conv63 = trunc i32 %35 to i8
  ret i8 %conv63
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_vga_cirrus_write_blt(i32 noundef %offset, i32 noundef %val) #0 {
entry:
  %offset.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %offset.addr, align 4
  %1 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_vga_cirrus_write_blt(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_vga_cirrus_write_blt(i32 noundef %offset, i32 noundef %val) #0 {
entry:
  %offset.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_VGA_CIRRUS_WRITE_BLT_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #5
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %offset.addr, align 4
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.60, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %offset.addr, align 4
  %8 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.61, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @vga_mem_writeb(ptr noundef, i64 noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_bitblt_cputovideo_next(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %copy_count = alloca i32, align 4
  %end_ptr = alloca ptr, align 8
  %_a5 = alloca i64, align 8
  %_b6 = alloca i64, align 8
  %tmp = alloca i64, align 8
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_srccounter = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 35
  %1 = load i32, ptr %cirrus_srccounter, align 16
  %cmp = icmp ugt i32 %1, 0
  br i1 %cmp, label %if.then, label %if.end33

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_mode = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 29
  %3 = load i8, ptr %cirrus_blt_mode, align 4
  %conv = zext i8 %3 to i32
  %and = and i32 %conv, 64
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then1, label %if.else

if.then1:                                         ; preds = %if.then
  %4 = load ptr, ptr %s.addr, align 8
  %call = call i32 @cirrus_bitblt_common_patterncopy(ptr noundef %4)
  br label %the_end

the_end:                                          ; preds = %if.then10, %if.then1
  %5 = load ptr, ptr %s.addr, align 8
  %cirrus_srccounter2 = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 35
  store i32 0, ptr %cirrus_srccounter2, align 16
  %6 = load ptr, ptr %s.addr, align 8
  call void @cirrus_bitblt_reset(ptr noundef %6)
  br label %if.end32

if.else:                                          ; preds = %if.then
  br label %do.body

do.body:                                          ; preds = %do.cond, %if.else
  %7 = load ptr, ptr %s.addr, align 8
  %cirrus_rop = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 31
  %8 = load ptr, ptr %cirrus_rop, align 8
  %9 = load ptr, ptr %s.addr, align 8
  %10 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 27
  %11 = load i32, ptr %cirrus_blt_dstaddr, align 4
  %12 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 21
  %13 = load i32, ptr %cirrus_blt_width, align 4
  call void %8(ptr noundef %9, i32 noundef %11, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef %13, i32 noundef 1)
  %14 = load ptr, ptr %s.addr, align 8
  %15 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr3 = getelementptr inbounds %struct.CirrusVGAState, ptr %15, i32 0, i32 27
  %16 = load i32, ptr %cirrus_blt_dstaddr3, align 4
  %17 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_width4 = getelementptr inbounds %struct.CirrusVGAState, ptr %17, i32 0, i32 21
  %18 = load i32, ptr %cirrus_blt_width4, align 4
  call void @cirrus_invalidate_region(ptr noundef %14, i32 noundef %16, i32 noundef 0, i32 noundef %18, i32 noundef 1)
  %19 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %19, i32 0, i32 23
  %20 = load i32, ptr %cirrus_blt_dstpitch, align 4
  %21 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_dstaddr5 = getelementptr inbounds %struct.CirrusVGAState, ptr %21, i32 0, i32 27
  %22 = load i32, ptr %cirrus_blt_dstaddr5, align 4
  %add = add i32 %22, %20
  store i32 %add, ptr %cirrus_blt_dstaddr5, align 4
  %23 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 24
  %24 = load i32, ptr %cirrus_blt_srcpitch, align 16
  %25 = load ptr, ptr %s.addr, align 8
  %cirrus_srccounter6 = getelementptr inbounds %struct.CirrusVGAState, ptr %25, i32 0, i32 35
  %26 = load i32, ptr %cirrus_srccounter6, align 16
  %sub = sub i32 %26, %24
  store i32 %sub, ptr %cirrus_srccounter6, align 16
  %27 = load ptr, ptr %s.addr, align 8
  %cirrus_srccounter7 = getelementptr inbounds %struct.CirrusVGAState, ptr %27, i32 0, i32 35
  %28 = load i32, ptr %cirrus_srccounter7, align 16
  %cmp8 = icmp ule i32 %28, 0
  br i1 %cmp8, label %if.then10, label %if.end

if.then10:                                        ; preds = %do.body
  br label %the_end

if.end:                                           ; preds = %do.body
  %29 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf = getelementptr inbounds %struct.CirrusVGAState, ptr %29, i32 0, i32 32
  %arraydecay = getelementptr inbounds [8192 x i8], ptr %cirrus_bltbuf, i64 0, i64 0
  %30 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch11 = getelementptr inbounds %struct.CirrusVGAState, ptr %30, i32 0, i32 24
  %31 = load i32, ptr %cirrus_blt_srcpitch11, align 16
  %idx.ext = sext i32 %31 to i64
  %add.ptr = getelementptr i8, ptr %arraydecay, i64 %idx.ext
  store ptr %add.ptr, ptr %end_ptr, align 8
  %32 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %32, i32 0, i32 34
  %33 = load ptr, ptr %cirrus_srcptr_end, align 8
  %34 = load ptr, ptr %end_ptr, align 8
  %sub.ptr.lhs.cast = ptrtoint ptr %33 to i64
  %sub.ptr.rhs.cast = ptrtoint ptr %34 to i64
  %sub.ptr.sub = sub i64 %sub.ptr.lhs.cast, %sub.ptr.rhs.cast
  store i64 %sub.ptr.sub, ptr %_a5, align 8
  store i64 8192, ptr %_b6, align 8
  %35 = load i64, ptr %_a5, align 8
  %36 = load i64, ptr %_b6, align 8
  %cmp12 = icmp slt i64 %35, %36
  br i1 %cmp12, label %cond.true, label %cond.false

cond.true:                                        ; preds = %if.end
  %37 = load i64, ptr %_a5, align 8
  br label %cond.end

cond.false:                                       ; preds = %if.end
  %38 = load i64, ptr %_b6, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i64 [ %37, %cond.true ], [ %38, %cond.false ]
  store i64 %cond, ptr %tmp, align 8
  %39 = load i64, ptr %tmp, align 8
  %conv14 = trunc i64 %39 to i32
  store i32 %conv14, ptr %copy_count, align 4
  %40 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf15 = getelementptr inbounds %struct.CirrusVGAState, ptr %40, i32 0, i32 32
  %arraydecay16 = getelementptr inbounds [8192 x i8], ptr %cirrus_bltbuf15, i64 0, i64 0
  %41 = load ptr, ptr %end_ptr, align 8
  %42 = load i32, ptr %copy_count, align 4
  %conv17 = sext i32 %42 to i64
  call void @llvm.memmove.p0.p0.i64(ptr align 16 %arraydecay16, ptr align 1 %41, i64 %conv17, i1 false)
  %43 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf18 = getelementptr inbounds %struct.CirrusVGAState, ptr %43, i32 0, i32 32
  %arraydecay19 = getelementptr inbounds [8192 x i8], ptr %cirrus_bltbuf18, i64 0, i64 0
  %44 = load i32, ptr %copy_count, align 4
  %idx.ext20 = sext i32 %44 to i64
  %add.ptr21 = getelementptr i8, ptr %arraydecay19, i64 %idx.ext20
  %45 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %45, i32 0, i32 33
  store ptr %add.ptr21, ptr %cirrus_srcptr, align 16
  %46 = load ptr, ptr %s.addr, align 8
  %cirrus_bltbuf22 = getelementptr inbounds %struct.CirrusVGAState, ptr %46, i32 0, i32 32
  %arraydecay23 = getelementptr inbounds [8192 x i8], ptr %cirrus_bltbuf22, i64 0, i64 0
  %47 = load ptr, ptr %s.addr, align 8
  %cirrus_blt_srcpitch24 = getelementptr inbounds %struct.CirrusVGAState, ptr %47, i32 0, i32 24
  %48 = load i32, ptr %cirrus_blt_srcpitch24, align 16
  %idx.ext25 = sext i32 %48 to i64
  %add.ptr26 = getelementptr i8, ptr %arraydecay23, i64 %idx.ext25
  %49 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr_end27 = getelementptr inbounds %struct.CirrusVGAState, ptr %49, i32 0, i32 34
  store ptr %add.ptr26, ptr %cirrus_srcptr_end27, align 8
  br label %do.cond

do.cond:                                          ; preds = %cond.end
  %50 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr28 = getelementptr inbounds %struct.CirrusVGAState, ptr %50, i32 0, i32 33
  %51 = load ptr, ptr %cirrus_srcptr28, align 16
  %52 = load ptr, ptr %s.addr, align 8
  %cirrus_srcptr_end29 = getelementptr inbounds %struct.CirrusVGAState, ptr %52, i32 0, i32 34
  %53 = load ptr, ptr %cirrus_srcptr_end29, align 8
  %cmp30 = icmp uge ptr %51, %53
  br i1 %cmp30, label %do.body, label %do.end, !llvm.loop !909

do.end:                                           ; preds = %do.cond
  br label %if.end32

if.end32:                                         ; preds = %do.end, %the_end
  br label %if.end33

if.end33:                                         ; preds = %if.end32, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_mem_writeb_mode4and5_8bpp(ptr noundef %s, i32 noundef %mode, i32 noundef %offset, i32 noundef %mem_value) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %mode.addr = alloca i32, align 4
  %offset.addr = alloca i32, align 4
  %mem_value.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %val = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %mode, ptr %mode.addr, align 4
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %mem_value, ptr %mem_value.addr, align 4
  %0 = load i32, ptr %mem_value.addr, align 4
  store i32 %0, ptr %val, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %1 = load i32, ptr %x, align 4
  %cmp = icmp slt i32 %1, 8
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %2 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %3 = load ptr, ptr %vram_ptr, align 8
  %4 = load i32, ptr %offset.addr, align 4
  %5 = load i32, ptr %x, align 4
  %add = add i32 %4, %5
  %6 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 10
  %7 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %add, %7
  %idx.ext = zext i32 %and to i64
  %add.ptr = getelementptr i8, ptr %3, i64 %idx.ext
  store ptr %add.ptr, ptr %dst, align 8
  %8 = load i32, ptr %val, align 4
  %and1 = and i32 %8, 128
  %tobool = icmp ne i32 %and1, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %for.body
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 13
  %10 = load i8, ptr %cirrus_shadow_gr1, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  br label %if.end4

if.else:                                          ; preds = %for.body
  %12 = load i32, ptr %mode.addr, align 4
  %cmp2 = icmp eq i32 %12, 5
  br i1 %cmp2, label %if.then3, label %if.end

if.then3:                                         ; preds = %if.else
  %13 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr0 = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 12
  %14 = load i8, ptr %cirrus_shadow_gr0, align 8
  %15 = load ptr, ptr %dst, align 8
  store i8 %14, ptr %15, align 1
  br label %if.end

if.end:                                           ; preds = %if.then3, %if.else
  br label %if.end4

if.end4:                                          ; preds = %if.end, %if.then
  %16 = load i32, ptr %val, align 4
  %shl = shl i32 %16, 1
  store i32 %shl, ptr %val, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end4
  %17 = load i32, ptr %x, align 4
  %inc = add i32 %17, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond, !llvm.loop !910

for.end:                                          ; preds = %for.cond
  %18 = load ptr, ptr %s.addr, align 8
  %vga5 = getelementptr inbounds %struct.CirrusVGAState, ptr %18, i32 0, i32 0
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %vga5, i32 0, i32 2
  %19 = load i32, ptr %offset.addr, align 4
  %conv = zext i32 %19 to i64
  call void @memory_region_set_dirty(ptr noundef %vram, i64 noundef %conv, i64 noundef 8)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_mem_writeb_mode4and5_16bpp(ptr noundef %s, i32 noundef %mode, i32 noundef %offset, i32 noundef %mem_value) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %mode.addr = alloca i32, align 4
  %offset.addr = alloca i32, align 4
  %mem_value.addr = alloca i32, align 4
  %x = alloca i32, align 4
  %val = alloca i32, align 4
  %dst = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  store i32 %mode, ptr %mode.addr, align 4
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %mem_value, ptr %mem_value.addr, align 4
  %0 = load i32, ptr %mem_value.addr, align 4
  store i32 %0, ptr %val, align 4
  store i32 0, ptr %x, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %1 = load i32, ptr %x, align 4
  %cmp = icmp slt i32 %1, 8
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %2 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %3 = load ptr, ptr %vram_ptr, align 8
  %4 = load i32, ptr %offset.addr, align 4
  %5 = load i32, ptr %x, align 4
  %mul = mul i32 2, %5
  %add = add i32 %4, %mul
  %6 = load ptr, ptr %s.addr, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 10
  %7 = load i32, ptr %cirrus_addr_mask, align 16
  %and = and i32 %add, %7
  %and1 = and i32 %and, -2
  %idx.ext = zext i32 %and1 to i64
  %add.ptr = getelementptr i8, ptr %3, i64 %idx.ext
  store ptr %add.ptr, ptr %dst, align 8
  %8 = load i32, ptr %val, align 4
  %and2 = and i32 %8, 128
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %for.body
  %9 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 13
  %10 = load i8, ptr %cirrus_shadow_gr1, align 1
  %11 = load ptr, ptr %dst, align 8
  store i8 %10, ptr %11, align 1
  %12 = load ptr, ptr %s.addr, align 8
  %vga3 = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga3, i32 0, i32 14
  %arrayidx = getelementptr [256 x i8], ptr %gr, i64 0, i64 17
  %13 = load i8, ptr %arrayidx, align 1
  %14 = load ptr, ptr %dst, align 8
  %add.ptr4 = getelementptr i8, ptr %14, i64 1
  store i8 %13, ptr %add.ptr4, align 1
  br label %if.end11

if.else:                                          ; preds = %for.body
  %15 = load i32, ptr %mode.addr, align 4
  %cmp5 = icmp eq i32 %15, 5
  br i1 %cmp5, label %if.then6, label %if.end

if.then6:                                         ; preds = %if.else
  %16 = load ptr, ptr %s.addr, align 8
  %cirrus_shadow_gr0 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 12
  %17 = load i8, ptr %cirrus_shadow_gr0, align 8
  %18 = load ptr, ptr %dst, align 8
  store i8 %17, ptr %18, align 1
  %19 = load ptr, ptr %s.addr, align 8
  %vga7 = getelementptr inbounds %struct.CirrusVGAState, ptr %19, i32 0, i32 0
  %gr8 = getelementptr inbounds %struct.VGACommonState, ptr %vga7, i32 0, i32 14
  %arrayidx9 = getelementptr [256 x i8], ptr %gr8, i64 0, i64 16
  %20 = load i8, ptr %arrayidx9, align 2
  %21 = load ptr, ptr %dst, align 8
  %add.ptr10 = getelementptr i8, ptr %21, i64 1
  store i8 %20, ptr %add.ptr10, align 1
  br label %if.end

if.end:                                           ; preds = %if.then6, %if.else
  br label %if.end11

if.end11:                                         ; preds = %if.end, %if.then
  %22 = load i32, ptr %val, align 4
  %shl = shl i32 %22, 1
  store i32 %shl, ptr %val, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end11
  %23 = load i32, ptr %x, align 4
  %inc = add i32 %23, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond, !llvm.loop !911

for.end:                                          ; preds = %for.cond
  %24 = load ptr, ptr %s.addr, align 8
  %vga12 = getelementptr inbounds %struct.CirrusVGAState, ptr %24, i32 0, i32 0
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %vga12, i32 0, i32 2
  %25 = load i32, ptr %offset.addr, align 4
  %conv = zext i32 %25 to i64
  call void @memory_region_set_dirty(ptr noundef %vram, i64 noundef %conv, i64 noundef 16)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_mmio_blt_write(ptr noundef %s, i32 noundef %address, i8 noundef zeroext %value) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %address.addr = alloca i32, align 4
  %value.addr = alloca i8, align 1
  store ptr %s, ptr %s.addr, align 8
  store i32 %address, ptr %address.addr, align 4
  store i8 %value, ptr %value.addr, align 1
  %0 = load i32, ptr %address.addr, align 4
  %1 = load i8, ptr %value.addr, align 1
  %conv = zext i8 %1 to i32
  call void @trace_vga_cirrus_write_blt(i32 noundef %0, i32 noundef %conv)
  %2 = load i32, ptr %address.addr, align 4
  switch i32 %2, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb2
    i32 2, label %sw.bb4
    i32 3, label %sw.bb6
    i32 4, label %sw.bb8
    i32 5, label %sw.bb10
    i32 6, label %sw.bb12
    i32 7, label %sw.bb14
    i32 8, label %sw.bb16
    i32 9, label %sw.bb18
    i32 10, label %sw.bb20
    i32 11, label %sw.bb22
    i32 12, label %sw.bb24
    i32 13, label %sw.bb26
    i32 14, label %sw.bb28
    i32 15, label %sw.bb30
    i32 16, label %sw.bb32
    i32 17, label %sw.bb34
    i32 18, label %sw.bb36
    i32 19, label %sw.bb38
    i32 20, label %sw.bb39
    i32 21, label %sw.bb41
    i32 22, label %sw.bb43
    i32 23, label %sw.bb45
    i32 24, label %sw.bb47
    i32 26, label %sw.bb49
    i32 27, label %sw.bb51
    i32 28, label %sw.bb53
    i32 29, label %sw.bb55
    i32 32, label %sw.bb57
    i32 33, label %sw.bb59
    i32 64, label %sw.bb61
  ]

sw.bb:                                            ; preds = %entry
  %3 = load ptr, ptr %s.addr, align 8
  %4 = load i8, ptr %value.addr, align 1
  %conv1 = zext i8 %4 to i32
  call void @cirrus_vga_write_gr(ptr noundef %3, i32 noundef 0, i32 noundef %conv1)
  br label %sw.epilog

sw.bb2:                                           ; preds = %entry
  %5 = load ptr, ptr %s.addr, align 8
  %6 = load i8, ptr %value.addr, align 1
  %conv3 = zext i8 %6 to i32
  call void @cirrus_vga_write_gr(ptr noundef %5, i32 noundef 16, i32 noundef %conv3)
  br label %sw.epilog

sw.bb4:                                           ; preds = %entry
  %7 = load ptr, ptr %s.addr, align 8
  %8 = load i8, ptr %value.addr, align 1
  %conv5 = zext i8 %8 to i32
  call void @cirrus_vga_write_gr(ptr noundef %7, i32 noundef 18, i32 noundef %conv5)
  br label %sw.epilog

sw.bb6:                                           ; preds = %entry
  %9 = load ptr, ptr %s.addr, align 8
  %10 = load i8, ptr %value.addr, align 1
  %conv7 = zext i8 %10 to i32
  call void @cirrus_vga_write_gr(ptr noundef %9, i32 noundef 20, i32 noundef %conv7)
  br label %sw.epilog

sw.bb8:                                           ; preds = %entry
  %11 = load ptr, ptr %s.addr, align 8
  %12 = load i8, ptr %value.addr, align 1
  %conv9 = zext i8 %12 to i32
  call void @cirrus_vga_write_gr(ptr noundef %11, i32 noundef 1, i32 noundef %conv9)
  br label %sw.epilog

sw.bb10:                                          ; preds = %entry
  %13 = load ptr, ptr %s.addr, align 8
  %14 = load i8, ptr %value.addr, align 1
  %conv11 = zext i8 %14 to i32
  call void @cirrus_vga_write_gr(ptr noundef %13, i32 noundef 17, i32 noundef %conv11)
  br label %sw.epilog

sw.bb12:                                          ; preds = %entry
  %15 = load ptr, ptr %s.addr, align 8
  %16 = load i8, ptr %value.addr, align 1
  %conv13 = zext i8 %16 to i32
  call void @cirrus_vga_write_gr(ptr noundef %15, i32 noundef 19, i32 noundef %conv13)
  br label %sw.epilog

sw.bb14:                                          ; preds = %entry
  %17 = load ptr, ptr %s.addr, align 8
  %18 = load i8, ptr %value.addr, align 1
  %conv15 = zext i8 %18 to i32
  call void @cirrus_vga_write_gr(ptr noundef %17, i32 noundef 21, i32 noundef %conv15)
  br label %sw.epilog

sw.bb16:                                          ; preds = %entry
  %19 = load ptr, ptr %s.addr, align 8
  %20 = load i8, ptr %value.addr, align 1
  %conv17 = zext i8 %20 to i32
  call void @cirrus_vga_write_gr(ptr noundef %19, i32 noundef 32, i32 noundef %conv17)
  br label %sw.epilog

sw.bb18:                                          ; preds = %entry
  %21 = load ptr, ptr %s.addr, align 8
  %22 = load i8, ptr %value.addr, align 1
  %conv19 = zext i8 %22 to i32
  call void @cirrus_vga_write_gr(ptr noundef %21, i32 noundef 33, i32 noundef %conv19)
  br label %sw.epilog

sw.bb20:                                          ; preds = %entry
  %23 = load ptr, ptr %s.addr, align 8
  %24 = load i8, ptr %value.addr, align 1
  %conv21 = zext i8 %24 to i32
  call void @cirrus_vga_write_gr(ptr noundef %23, i32 noundef 34, i32 noundef %conv21)
  br label %sw.epilog

sw.bb22:                                          ; preds = %entry
  %25 = load ptr, ptr %s.addr, align 8
  %26 = load i8, ptr %value.addr, align 1
  %conv23 = zext i8 %26 to i32
  call void @cirrus_vga_write_gr(ptr noundef %25, i32 noundef 35, i32 noundef %conv23)
  br label %sw.epilog

sw.bb24:                                          ; preds = %entry
  %27 = load ptr, ptr %s.addr, align 8
  %28 = load i8, ptr %value.addr, align 1
  %conv25 = zext i8 %28 to i32
  call void @cirrus_vga_write_gr(ptr noundef %27, i32 noundef 36, i32 noundef %conv25)
  br label %sw.epilog

sw.bb26:                                          ; preds = %entry
  %29 = load ptr, ptr %s.addr, align 8
  %30 = load i8, ptr %value.addr, align 1
  %conv27 = zext i8 %30 to i32
  call void @cirrus_vga_write_gr(ptr noundef %29, i32 noundef 37, i32 noundef %conv27)
  br label %sw.epilog

sw.bb28:                                          ; preds = %entry
  %31 = load ptr, ptr %s.addr, align 8
  %32 = load i8, ptr %value.addr, align 1
  %conv29 = zext i8 %32 to i32
  call void @cirrus_vga_write_gr(ptr noundef %31, i32 noundef 38, i32 noundef %conv29)
  br label %sw.epilog

sw.bb30:                                          ; preds = %entry
  %33 = load ptr, ptr %s.addr, align 8
  %34 = load i8, ptr %value.addr, align 1
  %conv31 = zext i8 %34 to i32
  call void @cirrus_vga_write_gr(ptr noundef %33, i32 noundef 39, i32 noundef %conv31)
  br label %sw.epilog

sw.bb32:                                          ; preds = %entry
  %35 = load ptr, ptr %s.addr, align 8
  %36 = load i8, ptr %value.addr, align 1
  %conv33 = zext i8 %36 to i32
  call void @cirrus_vga_write_gr(ptr noundef %35, i32 noundef 40, i32 noundef %conv33)
  br label %sw.epilog

sw.bb34:                                          ; preds = %entry
  %37 = load ptr, ptr %s.addr, align 8
  %38 = load i8, ptr %value.addr, align 1
  %conv35 = zext i8 %38 to i32
  call void @cirrus_vga_write_gr(ptr noundef %37, i32 noundef 41, i32 noundef %conv35)
  br label %sw.epilog

sw.bb36:                                          ; preds = %entry
  %39 = load ptr, ptr %s.addr, align 8
  %40 = load i8, ptr %value.addr, align 1
  %conv37 = zext i8 %40 to i32
  call void @cirrus_vga_write_gr(ptr noundef %39, i32 noundef 42, i32 noundef %conv37)
  br label %sw.epilog

sw.bb38:                                          ; preds = %entry
  br label %sw.epilog

sw.bb39:                                          ; preds = %entry
  %41 = load ptr, ptr %s.addr, align 8
  %42 = load i8, ptr %value.addr, align 1
  %conv40 = zext i8 %42 to i32
  call void @cirrus_vga_write_gr(ptr noundef %41, i32 noundef 44, i32 noundef %conv40)
  br label %sw.epilog

sw.bb41:                                          ; preds = %entry
  %43 = load ptr, ptr %s.addr, align 8
  %44 = load i8, ptr %value.addr, align 1
  %conv42 = zext i8 %44 to i32
  call void @cirrus_vga_write_gr(ptr noundef %43, i32 noundef 45, i32 noundef %conv42)
  br label %sw.epilog

sw.bb43:                                          ; preds = %entry
  %45 = load ptr, ptr %s.addr, align 8
  %46 = load i8, ptr %value.addr, align 1
  %conv44 = zext i8 %46 to i32
  call void @cirrus_vga_write_gr(ptr noundef %45, i32 noundef 46, i32 noundef %conv44)
  br label %sw.epilog

sw.bb45:                                          ; preds = %entry
  %47 = load ptr, ptr %s.addr, align 8
  %48 = load i8, ptr %value.addr, align 1
  %conv46 = zext i8 %48 to i32
  call void @cirrus_vga_write_gr(ptr noundef %47, i32 noundef 47, i32 noundef %conv46)
  br label %sw.epilog

sw.bb47:                                          ; preds = %entry
  %49 = load ptr, ptr %s.addr, align 8
  %50 = load i8, ptr %value.addr, align 1
  %conv48 = zext i8 %50 to i32
  call void @cirrus_vga_write_gr(ptr noundef %49, i32 noundef 48, i32 noundef %conv48)
  br label %sw.epilog

sw.bb49:                                          ; preds = %entry
  %51 = load ptr, ptr %s.addr, align 8
  %52 = load i8, ptr %value.addr, align 1
  %conv50 = zext i8 %52 to i32
  call void @cirrus_vga_write_gr(ptr noundef %51, i32 noundef 50, i32 noundef %conv50)
  br label %sw.epilog

sw.bb51:                                          ; preds = %entry
  %53 = load ptr, ptr %s.addr, align 8
  %54 = load i8, ptr %value.addr, align 1
  %conv52 = zext i8 %54 to i32
  call void @cirrus_vga_write_gr(ptr noundef %53, i32 noundef 51, i32 noundef %conv52)
  br label %sw.epilog

sw.bb53:                                          ; preds = %entry
  %55 = load ptr, ptr %s.addr, align 8
  %56 = load i8, ptr %value.addr, align 1
  %conv54 = zext i8 %56 to i32
  call void @cirrus_vga_write_gr(ptr noundef %55, i32 noundef 52, i32 noundef %conv54)
  br label %sw.epilog

sw.bb55:                                          ; preds = %entry
  %57 = load ptr, ptr %s.addr, align 8
  %58 = load i8, ptr %value.addr, align 1
  %conv56 = zext i8 %58 to i32
  call void @cirrus_vga_write_gr(ptr noundef %57, i32 noundef 53, i32 noundef %conv56)
  br label %sw.epilog

sw.bb57:                                          ; preds = %entry
  %59 = load ptr, ptr %s.addr, align 8
  %60 = load i8, ptr %value.addr, align 1
  %conv58 = zext i8 %60 to i32
  call void @cirrus_vga_write_gr(ptr noundef %59, i32 noundef 56, i32 noundef %conv58)
  br label %sw.epilog

sw.bb59:                                          ; preds = %entry
  %61 = load ptr, ptr %s.addr, align 8
  %62 = load i8, ptr %value.addr, align 1
  %conv60 = zext i8 %62 to i32
  call void @cirrus_vga_write_gr(ptr noundef %61, i32 noundef 57, i32 noundef %conv60)
  br label %sw.epilog

sw.bb61:                                          ; preds = %entry
  %63 = load ptr, ptr %s.addr, align 8
  %64 = load i8, ptr %value.addr, align 1
  %conv62 = zext i8 %64 to i32
  call void @cirrus_vga_write_gr(ptr noundef %63, i32 noundef 49, i32 noundef %conv62)
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  br label %do.body

do.body:                                          ; preds = %sw.default
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call, true
  %lnot63 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot63 to i32
  %conv64 = sext i32 %lnot.ext to i64
  %tobool = icmp ne i64 %conv64, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %do.body
  %65 = load i32, ptr %address.addr, align 4
  %66 = load i8, ptr %value.addr, align 1
  %conv65 = zext i8 %66 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.63, i32 noundef %65, i32 noundef %conv65)
  br label %if.end

if.end:                                           ; preds = %if.then, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end
  br label %sw.epilog

sw.epilog:                                        ; preds = %do.end, %sw.bb61, %sw.bb59, %sw.bb57, %sw.bb55, %sw.bb53, %sw.bb51, %sw.bb49, %sw.bb47, %sw.bb45, %sw.bb43, %sw.bb41, %sw.bb39, %sw.bb38, %sw.bb36, %sw.bb34, %sw.bb32, %sw.bb30, %sw.bb28, %sw.bb26, %sw.bb24, %sw.bb22, %sw.bb20, %sw.bb18, %sw.bb16, %sw.bb14, %sw.bb12, %sw.bb10, %sw.bb8, %sw.bb6, %sw.bb4, %sw.bb2, %sw.bb
  ret void
}

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memmove.p0.p0.i64(ptr nocapture writeonly, ptr nocapture readonly, i64, i1 immarg) #3

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @cirrus_linear_read(ptr noundef %opaque, i64 noundef %addr, i32 noundef %size) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %s = alloca ptr, align 8
  %ret = alloca i32, align 4
  store ptr %opaque, ptr %opaque.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %s, align 8
  %1 = load ptr, ptr %s, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 10
  %2 = load i32, ptr %cirrus_addr_mask, align 16
  %conv = zext i32 %2 to i64
  %3 = load i64, ptr %addr.addr, align 8
  %and = and i64 %3, %conv
  store i64 %and, ptr %addr.addr, align 8
  %4 = load ptr, ptr %s, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 11
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 23
  %5 = load i8, ptr %arrayidx, align 1
  %conv1 = zext i8 %5 to i32
  %and2 = and i32 %conv1, 68
  %cmp = icmp eq i32 %and2, 68
  br i1 %cmp, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %6 = load i64, ptr %addr.addr, align 8
  %7 = load ptr, ptr %s, align 8
  %linear_mmio_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 11
  %8 = load i32, ptr %linear_mmio_mask, align 4
  %conv4 = zext i32 %8 to i64
  %and5 = and i64 %6, %conv4
  %9 = load ptr, ptr %s, align 8
  %linear_mmio_mask6 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 11
  %10 = load i32, ptr %linear_mmio_mask6, align 4
  %conv7 = zext i32 %10 to i64
  %cmp8 = icmp eq i64 %and5, %conv7
  br i1 %cmp8, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  %11 = load ptr, ptr %s, align 8
  %12 = load i64, ptr %addr.addr, align 8
  %and10 = and i64 %12, 255
  %conv11 = trunc i64 %and10 to i32
  %call = call zeroext i8 @cirrus_mmio_blt_read(ptr noundef %11, i32 noundef %conv11)
  %conv12 = zext i8 %call to i32
  store i32 %conv12, ptr %ret, align 4
  br label %if.end34

if.else:                                          ; preds = %land.lhs.true, %entry
  %13 = load ptr, ptr %s, align 8
  %vga13 = getelementptr inbounds %struct.CirrusVGAState, ptr %13, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga13, i32 0, i32 14
  %arrayidx14 = getelementptr [256 x i8], ptr %gr, i64 0, i64 11
  %14 = load i8, ptr %arrayidx14, align 1
  %conv15 = zext i8 %14 to i32
  %and16 = and i32 %conv15, 20
  %cmp17 = icmp eq i32 %and16, 20
  br i1 %cmp17, label %if.then19, label %if.else20

if.then19:                                        ; preds = %if.else
  %15 = load i64, ptr %addr.addr, align 8
  %shl = shl i64 %15, 4
  store i64 %shl, ptr %addr.addr, align 8
  br label %if.end28

if.else20:                                        ; preds = %if.else
  %16 = load ptr, ptr %s, align 8
  %vga21 = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 0
  %gr22 = getelementptr inbounds %struct.VGACommonState, ptr %vga21, i32 0, i32 14
  %arrayidx23 = getelementptr [256 x i8], ptr %gr22, i64 0, i64 11
  %17 = load i8, ptr %arrayidx23, align 1
  %conv24 = zext i8 %17 to i32
  %and25 = and i32 %conv24, 2
  %tobool = icmp ne i32 %and25, 0
  br i1 %tobool, label %if.then26, label %if.end

if.then26:                                        ; preds = %if.else20
  %18 = load i64, ptr %addr.addr, align 8
  %shl27 = shl i64 %18, 3
  store i64 %shl27, ptr %addr.addr, align 8
  br label %if.end

if.end:                                           ; preds = %if.then26, %if.else20
  br label %if.end28

if.end28:                                         ; preds = %if.end, %if.then19
  %19 = load ptr, ptr %s, align 8
  %cirrus_addr_mask29 = getelementptr inbounds %struct.CirrusVGAState, ptr %19, i32 0, i32 10
  %20 = load i32, ptr %cirrus_addr_mask29, align 16
  %conv30 = zext i32 %20 to i64
  %21 = load i64, ptr %addr.addr, align 8
  %and31 = and i64 %21, %conv30
  store i64 %and31, ptr %addr.addr, align 8
  %22 = load ptr, ptr %s, align 8
  %vga32 = getelementptr inbounds %struct.CirrusVGAState, ptr %22, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga32, i32 0, i32 1
  %23 = load ptr, ptr %vram_ptr, align 8
  %24 = load i64, ptr %addr.addr, align 8
  %add.ptr = getelementptr i8, ptr %23, i64 %24
  %25 = load i8, ptr %add.ptr, align 1
  %conv33 = zext i8 %25 to i32
  store i32 %conv33, ptr %ret, align 4
  br label %if.end34

if.end34:                                         ; preds = %if.end28, %if.then
  %26 = load i32, ptr %ret, align 4
  %conv35 = zext i32 %26 to i64
  ret i64 %conv35
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_linear_write(ptr noundef %opaque, i64 noundef %addr, i64 noundef %val, i32 noundef %size) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %val.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %s = alloca ptr, align 8
  %mode = alloca i32, align 4
  store ptr %opaque, ptr %opaque.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i64 %val, ptr %val.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %s, align 8
  %1 = load ptr, ptr %s, align 8
  %cirrus_addr_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 10
  %2 = load i32, ptr %cirrus_addr_mask, align 16
  %conv = zext i32 %2 to i64
  %3 = load i64, ptr %addr.addr, align 8
  %and = and i64 %3, %conv
  store i64 %and, ptr %addr.addr, align 8
  %4 = load ptr, ptr %s, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 11
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 23
  %5 = load i8, ptr %arrayidx, align 1
  %conv1 = zext i8 %5 to i32
  %and2 = and i32 %conv1, 68
  %cmp = icmp eq i32 %and2, 68
  br i1 %cmp, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %6 = load i64, ptr %addr.addr, align 8
  %7 = load ptr, ptr %s, align 8
  %linear_mmio_mask = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 11
  %8 = load i32, ptr %linear_mmio_mask, align 4
  %conv4 = zext i32 %8 to i64
  %and5 = and i64 %6, %conv4
  %9 = load ptr, ptr %s, align 8
  %linear_mmio_mask6 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 11
  %10 = load i32, ptr %linear_mmio_mask6, align 4
  %conv7 = zext i32 %10 to i64
  %cmp8 = icmp eq i64 %and5, %conv7
  br i1 %cmp8, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  %11 = load ptr, ptr %s, align 8
  %12 = load i64, ptr %addr.addr, align 8
  %and10 = and i64 %12, 255
  %conv11 = trunc i64 %and10 to i32
  %13 = load i64, ptr %val.addr, align 8
  %conv12 = trunc i64 %13 to i8
  call void @cirrus_mmio_blt_write(ptr noundef %11, i32 noundef %conv11, i8 noundef zeroext %conv12)
  br label %if.end82

if.else:                                          ; preds = %land.lhs.true, %entry
  %14 = load ptr, ptr %s, align 8
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 33
  %15 = load ptr, ptr %cirrus_srcptr, align 16
  %16 = load ptr, ptr %s, align 8
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %16, i32 0, i32 34
  %17 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp13 = icmp ne ptr %15, %17
  br i1 %cmp13, label %if.then15, label %if.else23

if.then15:                                        ; preds = %if.else
  %18 = load i64, ptr %val.addr, align 8
  %conv16 = trunc i64 %18 to i8
  %19 = load ptr, ptr %s, align 8
  %cirrus_srcptr17 = getelementptr inbounds %struct.CirrusVGAState, ptr %19, i32 0, i32 33
  %20 = load ptr, ptr %cirrus_srcptr17, align 16
  %incdec.ptr = getelementptr i8, ptr %20, i32 1
  store ptr %incdec.ptr, ptr %cirrus_srcptr17, align 16
  store i8 %conv16, ptr %20, align 1
  %21 = load ptr, ptr %s, align 8
  %cirrus_srcptr18 = getelementptr inbounds %struct.CirrusVGAState, ptr %21, i32 0, i32 33
  %22 = load ptr, ptr %cirrus_srcptr18, align 16
  %23 = load ptr, ptr %s, align 8
  %cirrus_srcptr_end19 = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 34
  %24 = load ptr, ptr %cirrus_srcptr_end19, align 8
  %cmp20 = icmp uge ptr %22, %24
  br i1 %cmp20, label %if.then22, label %if.end

if.then22:                                        ; preds = %if.then15
  %25 = load ptr, ptr %s, align 8
  call void @cirrus_bitblt_cputovideo_next(ptr noundef %25)
  br label %if.end

if.end:                                           ; preds = %if.then22, %if.then15
  br label %if.end81

if.else23:                                        ; preds = %if.else
  %26 = load ptr, ptr %s, align 8
  %vga24 = getelementptr inbounds %struct.CirrusVGAState, ptr %26, i32 0, i32 0
  %gr = getelementptr inbounds %struct.VGACommonState, ptr %vga24, i32 0, i32 14
  %arrayidx25 = getelementptr [256 x i8], ptr %gr, i64 0, i64 11
  %27 = load i8, ptr %arrayidx25, align 1
  %conv26 = zext i8 %27 to i32
  %and27 = and i32 %conv26, 20
  %cmp28 = icmp eq i32 %and27, 20
  br i1 %cmp28, label %if.then30, label %if.else31

if.then30:                                        ; preds = %if.else23
  %28 = load i64, ptr %addr.addr, align 8
  %shl = shl i64 %28, 4
  store i64 %shl, ptr %addr.addr, align 8
  br label %if.end40

if.else31:                                        ; preds = %if.else23
  %29 = load ptr, ptr %s, align 8
  %vga32 = getelementptr inbounds %struct.CirrusVGAState, ptr %29, i32 0, i32 0
  %gr33 = getelementptr inbounds %struct.VGACommonState, ptr %vga32, i32 0, i32 14
  %arrayidx34 = getelementptr [256 x i8], ptr %gr33, i64 0, i64 11
  %30 = load i8, ptr %arrayidx34, align 1
  %conv35 = zext i8 %30 to i32
  %and36 = and i32 %conv35, 2
  %tobool = icmp ne i32 %and36, 0
  br i1 %tobool, label %if.then37, label %if.end39

if.then37:                                        ; preds = %if.else31
  %31 = load i64, ptr %addr.addr, align 8
  %shl38 = shl i64 %31, 3
  store i64 %shl38, ptr %addr.addr, align 8
  br label %if.end39

if.end39:                                         ; preds = %if.then37, %if.else31
  br label %if.end40

if.end40:                                         ; preds = %if.end39, %if.then30
  %32 = load ptr, ptr %s, align 8
  %cirrus_addr_mask41 = getelementptr inbounds %struct.CirrusVGAState, ptr %32, i32 0, i32 10
  %33 = load i32, ptr %cirrus_addr_mask41, align 16
  %conv42 = zext i32 %33 to i64
  %34 = load i64, ptr %addr.addr, align 8
  %and43 = and i64 %34, %conv42
  store i64 %and43, ptr %addr.addr, align 8
  %35 = load ptr, ptr %s, align 8
  %vga44 = getelementptr inbounds %struct.CirrusVGAState, ptr %35, i32 0, i32 0
  %gr45 = getelementptr inbounds %struct.VGACommonState, ptr %vga44, i32 0, i32 14
  %arrayidx46 = getelementptr [256 x i8], ptr %gr45, i64 0, i64 5
  %36 = load i8, ptr %arrayidx46, align 1
  %conv47 = zext i8 %36 to i32
  %and48 = and i32 %conv47, 7
  store i32 %and48, ptr %mode, align 4
  %37 = load i32, ptr %mode, align 4
  %cmp49 = icmp ult i32 %37, 4
  br i1 %cmp49, label %if.then61, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end40
  %38 = load i32, ptr %mode, align 4
  %cmp51 = icmp ugt i32 %38, 5
  br i1 %cmp51, label %if.then61, label %lor.lhs.false53

lor.lhs.false53:                                  ; preds = %lor.lhs.false
  %39 = load ptr, ptr %s, align 8
  %vga54 = getelementptr inbounds %struct.CirrusVGAState, ptr %39, i32 0, i32 0
  %gr55 = getelementptr inbounds %struct.VGACommonState, ptr %vga54, i32 0, i32 14
  %arrayidx56 = getelementptr [256 x i8], ptr %gr55, i64 0, i64 11
  %40 = load i8, ptr %arrayidx56, align 1
  %conv57 = zext i8 %40 to i32
  %and58 = and i32 %conv57, 4
  %cmp59 = icmp eq i32 %and58, 0
  br i1 %cmp59, label %if.then61, label %if.else65

if.then61:                                        ; preds = %lor.lhs.false53, %lor.lhs.false, %if.end40
  %41 = load i64, ptr %val.addr, align 8
  %conv62 = trunc i64 %41 to i8
  %42 = load ptr, ptr %s, align 8
  %vga63 = getelementptr inbounds %struct.CirrusVGAState, ptr %42, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga63, i32 0, i32 1
  %43 = load ptr, ptr %vram_ptr, align 8
  %44 = load i64, ptr %addr.addr, align 8
  %add.ptr = getelementptr i8, ptr %43, i64 %44
  store i8 %conv62, ptr %add.ptr, align 1
  %45 = load ptr, ptr %s, align 8
  %vga64 = getelementptr inbounds %struct.CirrusVGAState, ptr %45, i32 0, i32 0
  %vram = getelementptr inbounds %struct.VGACommonState, ptr %vga64, i32 0, i32 2
  %46 = load i64, ptr %addr.addr, align 8
  call void @memory_region_set_dirty(ptr noundef %vram, i64 noundef %46, i64 noundef 1)
  br label %if.end80

if.else65:                                        ; preds = %lor.lhs.false53
  %47 = load ptr, ptr %s, align 8
  %vga66 = getelementptr inbounds %struct.CirrusVGAState, ptr %47, i32 0, i32 0
  %gr67 = getelementptr inbounds %struct.VGACommonState, ptr %vga66, i32 0, i32 14
  %arrayidx68 = getelementptr [256 x i8], ptr %gr67, i64 0, i64 11
  %48 = load i8, ptr %arrayidx68, align 1
  %conv69 = zext i8 %48 to i32
  %and70 = and i32 %conv69, 20
  %cmp71 = icmp ne i32 %and70, 20
  br i1 %cmp71, label %if.then73, label %if.else76

if.then73:                                        ; preds = %if.else65
  %49 = load ptr, ptr %s, align 8
  %50 = load i32, ptr %mode, align 4
  %51 = load i64, ptr %addr.addr, align 8
  %conv74 = trunc i64 %51 to i32
  %52 = load i64, ptr %val.addr, align 8
  %conv75 = trunc i64 %52 to i32
  call void @cirrus_mem_writeb_mode4and5_8bpp(ptr noundef %49, i32 noundef %50, i32 noundef %conv74, i32 noundef %conv75)
  br label %if.end79

if.else76:                                        ; preds = %if.else65
  %53 = load ptr, ptr %s, align 8
  %54 = load i32, ptr %mode, align 4
  %55 = load i64, ptr %addr.addr, align 8
  %conv77 = trunc i64 %55 to i32
  %56 = load i64, ptr %val.addr, align 8
  %conv78 = trunc i64 %56 to i32
  call void @cirrus_mem_writeb_mode4and5_16bpp(ptr noundef %53, i32 noundef %54, i32 noundef %conv77, i32 noundef %conv78)
  br label %if.end79

if.end79:                                         ; preds = %if.else76, %if.then73
  br label %if.end80

if.end80:                                         ; preds = %if.end79, %if.then61
  br label %if.end81

if.end81:                                         ; preds = %if.end80, %if.end
  br label %if.end82

if.end82:                                         ; preds = %if.end81, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @cirrus_linear_bitblt_read(ptr noundef %opaque, i64 noundef %addr, i32 noundef %size) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %s = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %s, align 8
  br label %do.body

do.body:                                          ; preds = %entry
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 1024)
  %lnot = xor i1 %call, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool = icmp ne i64 %conv, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %do.body
  call void (ptr, ...) @qemu_log(ptr noundef @.str.64)
  br label %if.end

if.end:                                           ; preds = %if.then, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end
  ret i64 255
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_linear_bitblt_write(ptr noundef %opaque, i64 noundef %addr, i64 noundef %val, i32 noundef %size) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %val.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %s = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i64 %val, ptr %val.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %s, align 8
  %1 = load ptr, ptr %s, align 8
  %cirrus_srcptr = getelementptr inbounds %struct.CirrusVGAState, ptr %1, i32 0, i32 33
  %2 = load ptr, ptr %cirrus_srcptr, align 16
  %3 = load ptr, ptr %s, align 8
  %cirrus_srcptr_end = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 34
  %4 = load ptr, ptr %cirrus_srcptr_end, align 8
  %cmp = icmp ne ptr %2, %4
  br i1 %cmp, label %if.then, label %if.end7

if.then:                                          ; preds = %entry
  %5 = load i64, ptr %val.addr, align 8
  %conv = trunc i64 %5 to i8
  %6 = load ptr, ptr %s, align 8
  %cirrus_srcptr1 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 33
  %7 = load ptr, ptr %cirrus_srcptr1, align 16
  %incdec.ptr = getelementptr i8, ptr %7, i32 1
  store ptr %incdec.ptr, ptr %cirrus_srcptr1, align 16
  store i8 %conv, ptr %7, align 1
  %8 = load ptr, ptr %s, align 8
  %cirrus_srcptr2 = getelementptr inbounds %struct.CirrusVGAState, ptr %8, i32 0, i32 33
  %9 = load ptr, ptr %cirrus_srcptr2, align 16
  %10 = load ptr, ptr %s, align 8
  %cirrus_srcptr_end3 = getelementptr inbounds %struct.CirrusVGAState, ptr %10, i32 0, i32 34
  %11 = load ptr, ptr %cirrus_srcptr_end3, align 8
  %cmp4 = icmp uge ptr %9, %11
  br i1 %cmp4, label %if.then6, label %if.end

if.then6:                                         ; preds = %if.then
  %12 = load ptr, ptr %s, align 8
  call void @cirrus_bitblt_cputovideo_next(ptr noundef %12)
  br label %if.end

if.end:                                           ; preds = %if.then6, %if.then
  br label %if.end7

if.end7:                                          ; preds = %if.end, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @cirrus_mmio_read(ptr noundef %opaque, i64 noundef %addr, i32 noundef %size) #0 {
entry:
  %retval = alloca i64, align 8
  %opaque.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %s = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %s, align 8
  %1 = load i64, ptr %addr.addr, align 8
  %cmp = icmp uge i64 %1, 256
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %s, align 8
  %3 = load i64, ptr %addr.addr, align 8
  %sub = sub i64 %3, 256
  %conv = trunc i64 %sub to i32
  %call = call zeroext i8 @cirrus_mmio_blt_read(ptr noundef %2, i32 noundef %conv)
  %conv1 = zext i8 %call to i64
  store i64 %conv1, ptr %retval, align 8
  br label %return

if.else:                                          ; preds = %entry
  %4 = load ptr, ptr %s, align 8
  %5 = load i64, ptr %addr.addr, align 8
  %add = add i64 %5, 16
  %6 = load i32, ptr %size.addr, align 4
  %call2 = call i64 @cirrus_vga_ioport_read(ptr noundef %4, i64 noundef %add, i32 noundef %6)
  store i64 %call2, ptr %retval, align 8
  br label %return

return:                                           ; preds = %if.else, %if.then
  %7 = load i64, ptr %retval, align 8
  ret i64 %7
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_mmio_write(ptr noundef %opaque, i64 noundef %addr, i64 noundef %val, i32 noundef %size) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %val.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %s = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i64 %val, ptr %val.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %s, align 8
  %1 = load i64, ptr %addr.addr, align 8
  %cmp = icmp uge i64 %1, 256
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %s, align 8
  %3 = load i64, ptr %addr.addr, align 8
  %sub = sub i64 %3, 256
  %conv = trunc i64 %sub to i32
  %4 = load i64, ptr %val.addr, align 8
  %conv1 = trunc i64 %4 to i8
  call void @cirrus_mmio_blt_write(ptr noundef %2, i32 noundef %conv, i8 noundef zeroext %conv1)
  br label %if.end

if.else:                                          ; preds = %entry
  %5 = load ptr, ptr %s, align 8
  %6 = load i64, ptr %addr.addr, align 8
  %add = add i64 %6, 16
  %7 = load i64, ptr %val.addr, align 8
  %8 = load i32, ptr %size.addr, align 4
  call void @cirrus_vga_ioport_write(ptr noundef %5, i64 noundef %add, i64 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cirrus_get_bpp16_depth(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %ret = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  store i32 16, ptr %ret, align 4
  %0 = load ptr, ptr %s.addr, align 8
  %cirrus_hidden_dac_data = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 15
  %1 = load i8, ptr %cirrus_hidden_dac_data, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 %conv, 15
  switch i32 %and, label %sw.default [
    i32 0, label %sw.bb
    i32 1, label %sw.bb1
  ]

sw.bb:                                            ; preds = %entry
  store i32 15, ptr %ret, align 4
  br label %sw.epilog

sw.bb1:                                           ; preds = %entry
  store i32 16, ptr %ret, align 4
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  br label %do.body

do.body:                                          ; preds = %sw.default
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call, true
  %lnot2 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot2 to i32
  %conv3 = sext i32 %lnot.ext to i64
  %tobool = icmp ne i64 %conv3, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %do.body
  %2 = load ptr, ptr %s.addr, align 8
  %cirrus_hidden_dac_data4 = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 15
  %3 = load i8, ptr %cirrus_hidden_dac_data4, align 1
  %conv5 = zext i8 %3 to i32
  %and6 = and i32 %conv5, 15
  call void (ptr, ...) @qemu_log(ptr noundef @.str.65, i32 noundef %and6)
  br label %if.end

if.end:                                           ; preds = %if.then, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end
  store i32 15, ptr %ret, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %do.end, %sw.bb1, %sw.bb
  %4 = load i32, ptr %ret, align 4
  ret i32 %4
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @invalidate_cursor1(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %last_hw_cursor_size = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 36
  %1 = load i32, ptr %last_hw_cursor_size, align 4
  %tobool = icmp ne i32 %1, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 0
  %3 = load ptr, ptr %s.addr, align 8
  %last_hw_cursor_y = getelementptr inbounds %struct.CirrusVGAState, ptr %3, i32 0, i32 38
  %4 = load i32, ptr %last_hw_cursor_y, align 4
  %5 = load ptr, ptr %s.addr, align 8
  %last_hw_cursor_y_start = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 39
  %6 = load i32, ptr %last_hw_cursor_y_start, align 16
  %add = add i32 %4, %6
  %7 = load ptr, ptr %s.addr, align 8
  %last_hw_cursor_y1 = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 38
  %8 = load i32, ptr %last_hw_cursor_y1, align 4
  %9 = load ptr, ptr %s.addr, align 8
  %last_hw_cursor_y_end = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 40
  %10 = load i32, ptr %last_hw_cursor_y_end, align 4
  %add2 = add i32 %8, %10
  call void @vga_invalidate_scanlines(ptr noundef %vga, i32 noundef %add, i32 noundef %add2)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_cursor_compute_yrange(ptr noundef %s) #0 {
entry:
  %s.addr = alloca ptr, align 8
  %src = alloca ptr, align 8
  %content = alloca i32, align 4
  %y = alloca i32, align 4
  %y_min = alloca i32, align 4
  %y_max = alloca i32, align 4
  store ptr %s, ptr %s.addr, align 8
  %0 = load ptr, ptr %s.addr, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %0, i32 0, i32 0
  %vram_ptr = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 1
  %1 = load ptr, ptr %vram_ptr, align 8
  %2 = load ptr, ptr %s.addr, align 8
  %real_vram_size = getelementptr inbounds %struct.CirrusVGAState, ptr %2, i32 0, i32 41
  %3 = load i32, ptr %real_vram_size, align 8
  %idx.ext = sext i32 %3 to i64
  %add.ptr = getelementptr i8, ptr %1, i64 %idx.ext
  %add.ptr1 = getelementptr i8, ptr %add.ptr, i64 -16384
  store ptr %add.ptr1, ptr %src, align 8
  %4 = load ptr, ptr %s.addr, align 8
  %vga2 = getelementptr inbounds %struct.CirrusVGAState, ptr %4, i32 0, i32 0
  %sr = getelementptr inbounds %struct.VGACommonState, ptr %vga2, i32 0, i32 11
  %arrayidx = getelementptr [256 x i8], ptr %sr, i64 0, i64 18
  %5 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %5 to i32
  %and = and i32 %conv, 4
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %6 = load ptr, ptr %s.addr, align 8
  %vga3 = getelementptr inbounds %struct.CirrusVGAState, ptr %6, i32 0, i32 0
  %sr4 = getelementptr inbounds %struct.VGACommonState, ptr %vga3, i32 0, i32 11
  %arrayidx5 = getelementptr [256 x i8], ptr %sr4, i64 0, i64 19
  %7 = load i8, ptr %arrayidx5, align 1
  %conv6 = zext i8 %7 to i32
  %and7 = and i32 %conv6, 60
  %mul = mul i32 %and7, 256
  %8 = load ptr, ptr %src, align 8
  %idx.ext8 = sext i32 %mul to i64
  %add.ptr9 = getelementptr i8, ptr %8, i64 %idx.ext8
  store ptr %add.ptr9, ptr %src, align 8
  store i32 64, ptr %y_min, align 4
  store i32 -1, ptr %y_max, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.then
  %9 = load i32, ptr %y, align 4
  %cmp = icmp slt i32 %9, 64
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %10 = load ptr, ptr %src, align 8
  %arrayidx11 = getelementptr i32, ptr %10, i64 0
  %11 = load i32, ptr %arrayidx11, align 4
  %12 = load ptr, ptr %src, align 8
  %arrayidx12 = getelementptr i32, ptr %12, i64 1
  %13 = load i32, ptr %arrayidx12, align 4
  %or = or i32 %11, %13
  %14 = load ptr, ptr %src, align 8
  %arrayidx13 = getelementptr i32, ptr %14, i64 2
  %15 = load i32, ptr %arrayidx13, align 4
  %or14 = or i32 %or, %15
  %16 = load ptr, ptr %src, align 8
  %arrayidx15 = getelementptr i32, ptr %16, i64 3
  %17 = load i32, ptr %arrayidx15, align 4
  %or16 = or i32 %or14, %17
  store i32 %or16, ptr %content, align 4
  %18 = load i32, ptr %content, align 4
  %tobool17 = icmp ne i32 %18, 0
  br i1 %tobool17, label %if.then18, label %if.end26

if.then18:                                        ; preds = %for.body
  %19 = load i32, ptr %y, align 4
  %20 = load i32, ptr %y_min, align 4
  %cmp19 = icmp slt i32 %19, %20
  br i1 %cmp19, label %if.then21, label %if.end

if.then21:                                        ; preds = %if.then18
  %21 = load i32, ptr %y, align 4
  store i32 %21, ptr %y_min, align 4
  br label %if.end

if.end:                                           ; preds = %if.then21, %if.then18
  %22 = load i32, ptr %y, align 4
  %23 = load i32, ptr %y_max, align 4
  %cmp22 = icmp sgt i32 %22, %23
  br i1 %cmp22, label %if.then24, label %if.end25

if.then24:                                        ; preds = %if.end
  %24 = load i32, ptr %y, align 4
  store i32 %24, ptr %y_max, align 4
  br label %if.end25

if.end25:                                         ; preds = %if.then24, %if.end
  br label %if.end26

if.end26:                                         ; preds = %if.end25, %for.body
  %25 = load ptr, ptr %src, align 8
  %add.ptr27 = getelementptr i8, ptr %25, i64 16
  store ptr %add.ptr27, ptr %src, align 8
  br label %for.inc

for.inc:                                          ; preds = %if.end26
  %26 = load i32, ptr %y, align 4
  %inc = add i32 %26, 1
  store i32 %inc, ptr %y, align 4
  br label %for.cond, !llvm.loop !912

for.end:                                          ; preds = %for.cond
  br label %if.end59

if.else:                                          ; preds = %entry
  %27 = load ptr, ptr %s.addr, align 8
  %vga28 = getelementptr inbounds %struct.CirrusVGAState, ptr %27, i32 0, i32 0
  %sr29 = getelementptr inbounds %struct.VGACommonState, ptr %vga28, i32 0, i32 11
  %arrayidx30 = getelementptr [256 x i8], ptr %sr29, i64 0, i64 19
  %28 = load i8, ptr %arrayidx30, align 1
  %conv31 = zext i8 %28 to i32
  %and32 = and i32 %conv31, 63
  %mul33 = mul i32 %and32, 256
  %29 = load ptr, ptr %src, align 8
  %idx.ext34 = sext i32 %mul33 to i64
  %add.ptr35 = getelementptr i8, ptr %29, i64 %idx.ext34
  store ptr %add.ptr35, ptr %src, align 8
  store i32 32, ptr %y_min, align 4
  store i32 -1, ptr %y_max, align 4
  store i32 0, ptr %y, align 4
  br label %for.cond36

for.cond36:                                       ; preds = %for.inc56, %if.else
  %30 = load i32, ptr %y, align 4
  %cmp37 = icmp slt i32 %30, 32
  br i1 %cmp37, label %for.body39, label %for.end58

for.body39:                                       ; preds = %for.cond36
  %31 = load ptr, ptr %src, align 8
  %arrayidx40 = getelementptr i32, ptr %31, i64 0
  %32 = load i32, ptr %arrayidx40, align 4
  %33 = load ptr, ptr %src, align 8
  %add.ptr41 = getelementptr i8, ptr %33, i64 128
  %arrayidx42 = getelementptr i32, ptr %add.ptr41, i64 0
  %34 = load i32, ptr %arrayidx42, align 4
  %or43 = or i32 %32, %34
  store i32 %or43, ptr %content, align 4
  %35 = load i32, ptr %content, align 4
  %tobool44 = icmp ne i32 %35, 0
  br i1 %tobool44, label %if.then45, label %if.end54

if.then45:                                        ; preds = %for.body39
  %36 = load i32, ptr %y, align 4
  %37 = load i32, ptr %y_min, align 4
  %cmp46 = icmp slt i32 %36, %37
  br i1 %cmp46, label %if.then48, label %if.end49

if.then48:                                        ; preds = %if.then45
  %38 = load i32, ptr %y, align 4
  store i32 %38, ptr %y_min, align 4
  br label %if.end49

if.end49:                                         ; preds = %if.then48, %if.then45
  %39 = load i32, ptr %y, align 4
  %40 = load i32, ptr %y_max, align 4
  %cmp50 = icmp sgt i32 %39, %40
  br i1 %cmp50, label %if.then52, label %if.end53

if.then52:                                        ; preds = %if.end49
  %41 = load i32, ptr %y, align 4
  store i32 %41, ptr %y_max, align 4
  br label %if.end53

if.end53:                                         ; preds = %if.then52, %if.end49
  br label %if.end54

if.end54:                                         ; preds = %if.end53, %for.body39
  %42 = load ptr, ptr %src, align 8
  %add.ptr55 = getelementptr i8, ptr %42, i64 4
  store ptr %add.ptr55, ptr %src, align 8
  br label %for.inc56

for.inc56:                                        ; preds = %if.end54
  %43 = load i32, ptr %y, align 4
  %inc57 = add i32 %43, 1
  store i32 %inc57, ptr %y, align 4
  br label %for.cond36, !llvm.loop !913

for.end58:                                        ; preds = %for.cond36
  br label %if.end59

if.end59:                                         ; preds = %for.end58, %for.end
  %44 = load i32, ptr %y_min, align 4
  %45 = load i32, ptr %y_max, align 4
  %cmp60 = icmp sgt i32 %44, %45
  br i1 %cmp60, label %if.then62, label %if.else63

if.then62:                                        ; preds = %if.end59
  %46 = load ptr, ptr %s.addr, align 8
  %last_hw_cursor_y_start = getelementptr inbounds %struct.CirrusVGAState, ptr %46, i32 0, i32 39
  store i32 0, ptr %last_hw_cursor_y_start, align 16
  %47 = load ptr, ptr %s.addr, align 8
  %last_hw_cursor_y_end = getelementptr inbounds %struct.CirrusVGAState, ptr %47, i32 0, i32 40
  store i32 0, ptr %last_hw_cursor_y_end, align 4
  br label %if.end66

if.else63:                                        ; preds = %if.end59
  %48 = load i32, ptr %y_min, align 4
  %49 = load ptr, ptr %s.addr, align 8
  %last_hw_cursor_y_start64 = getelementptr inbounds %struct.CirrusVGAState, ptr %49, i32 0, i32 39
  store i32 %48, ptr %last_hw_cursor_y_start64, align 16
  %50 = load i32, ptr %y_max, align 4
  %add = add i32 %50, 1
  %51 = load ptr, ptr %s.addr, align 8
  %last_hw_cursor_y_end65 = getelementptr inbounds %struct.CirrusVGAState, ptr %51, i32 0, i32 40
  store i32 %add, ptr %last_hw_cursor_y_end65, align 4
  br label %if.end66

if.end66:                                         ; preds = %if.else63, %if.then62
  ret void
}

declare void @vga_invalidate_scanlines(ptr noundef, i32 noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @rgb_to_pixel32(i32 noundef %r, i32 noundef %g, i32 noundef %b) #0 {
entry:
  %r.addr = alloca i32, align 4
  %g.addr = alloca i32, align 4
  %b.addr = alloca i32, align 4
  store i32 %r, ptr %r.addr, align 4
  store i32 %g, ptr %g.addr, align 4
  store i32 %b, ptr %b.addr, align 4
  %0 = load i32, ptr %r.addr, align 4
  %shl = shl i32 %0, 16
  %1 = load i32, ptr %g.addr, align 4
  %shl1 = shl i32 %1, 8
  %or = or i32 %shl, %shl1
  %2 = load i32, ptr %b.addr, align 4
  %or2 = or i32 %or, %2
  ret i32 %or2
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @c6_to_8(i32 noundef %v) #0 {
entry:
  %v.addr = alloca i32, align 4
  %b = alloca i32, align 4
  store i32 %v, ptr %v.addr, align 4
  %0 = load i32, ptr %v.addr, align 4
  %and = and i32 %0, 63
  store i32 %and, ptr %v.addr, align 4
  %1 = load i32, ptr %v.addr, align 4
  %and1 = and i32 %1, 1
  store i32 %and1, ptr %b, align 4
  %2 = load i32, ptr %v.addr, align 4
  %shl = shl i32 %2, 2
  %3 = load i32, ptr %b, align 4
  %shl2 = shl i32 %3, 1
  %or = or i32 %shl, %shl2
  %4 = load i32, ptr %b, align 4
  %or3 = or i32 %or, %4
  ret i32 %or3
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @vga_draw_cursor_line(ptr noundef %d1, ptr noundef %src1, i32 noundef %poffset, i32 noundef %w, i32 noundef %color0, i32 noundef %color1, i32 noundef %color_xor) #0 {
entry:
  %d1.addr = alloca ptr, align 8
  %src1.addr = alloca ptr, align 8
  %poffset.addr = alloca i32, align 4
  %w.addr = alloca i32, align 4
  %color0.addr = alloca i32, align 4
  %color1.addr = alloca i32, align 4
  %color_xor.addr = alloca i32, align 4
  %plane0 = alloca ptr, align 8
  %plane1 = alloca ptr, align 8
  %x = alloca i32, align 4
  %b0 = alloca i32, align 4
  %b1 = alloca i32, align 4
  %d = alloca ptr, align 8
  store ptr %d1, ptr %d1.addr, align 8
  store ptr %src1, ptr %src1.addr, align 8
  store i32 %poffset, ptr %poffset.addr, align 4
  store i32 %w, ptr %w.addr, align 4
  store i32 %color0, ptr %color0.addr, align 4
  store i32 %color1, ptr %color1.addr, align 4
  store i32 %color_xor, ptr %color_xor.addr, align 4
  %0 = load ptr, ptr %d1.addr, align 8
  store ptr %0, ptr %d, align 8
  %1 = load ptr, ptr %src1.addr, align 8
  store ptr %1, ptr %plane0, align 8
  %2 = load ptr, ptr %src1.addr, align 8
  %3 = load i32, ptr %poffset.addr, align 4
  %idx.ext = sext i32 %3 to i64
  %add.ptr = getelementptr i8, ptr %2, i64 %idx.ext
  store ptr %add.ptr, ptr %plane1, align 8
  store i32 0, ptr %x, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %4 = load i32, ptr %x, align 4
  %5 = load i32, ptr %w.addr, align 4
  %cmp = icmp slt i32 %4, %5
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %6 = load ptr, ptr %plane0, align 8
  %7 = load i32, ptr %x, align 4
  %shr = ashr i32 %7, 3
  %idxprom = sext i32 %shr to i64
  %arrayidx = getelementptr i8, ptr %6, i64 %idxprom
  %8 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %8 to i32
  %9 = load i32, ptr %x, align 4
  %and = and i32 %9, 7
  %sub = sub i32 7, %and
  %shr1 = ashr i32 %conv, %sub
  %and2 = and i32 %shr1, 1
  store i32 %and2, ptr %b0, align 4
  %10 = load ptr, ptr %plane1, align 8
  %11 = load i32, ptr %x, align 4
  %shr3 = ashr i32 %11, 3
  %idxprom4 = sext i32 %shr3 to i64
  %arrayidx5 = getelementptr i8, ptr %10, i64 %idxprom4
  %12 = load i8, ptr %arrayidx5, align 1
  %conv6 = zext i8 %12 to i32
  %13 = load i32, ptr %x, align 4
  %and7 = and i32 %13, 7
  %sub8 = sub i32 7, %and7
  %shr9 = ashr i32 %conv6, %sub8
  %and10 = and i32 %shr9, 1
  store i32 %and10, ptr %b1, align 4
  %14 = load i32, ptr %b0, align 4
  %15 = load i32, ptr %b1, align 4
  %shl = shl i32 %15, 1
  %or = or i32 %14, %shl
  switch i32 %or, label %sw.epilog [
    i32 0, label %sw.bb
    i32 1, label %sw.bb11
    i32 2, label %sw.bb13
    i32 3, label %sw.bb15
  ]

sw.bb:                                            ; preds = %for.body
  br label %sw.epilog

sw.bb11:                                          ; preds = %for.body
  %16 = load i32, ptr %color_xor.addr, align 4
  %17 = load ptr, ptr %d, align 8
  %arrayidx12 = getelementptr i32, ptr %17, i64 0
  %18 = load i32, ptr %arrayidx12, align 4
  %xor = xor i32 %18, %16
  store i32 %xor, ptr %arrayidx12, align 4
  br label %sw.epilog

sw.bb13:                                          ; preds = %for.body
  %19 = load i32, ptr %color0.addr, align 4
  %20 = load ptr, ptr %d, align 8
  %arrayidx14 = getelementptr i32, ptr %20, i64 0
  store i32 %19, ptr %arrayidx14, align 4
  br label %sw.epilog

sw.bb15:                                          ; preds = %for.body
  %21 = load i32, ptr %color1.addr, align 4
  %22 = load ptr, ptr %d, align 8
  %arrayidx16 = getelementptr i32, ptr %22, i64 0
  store i32 %21, ptr %arrayidx16, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb15, %sw.bb13, %sw.bb11, %sw.bb, %for.body
  %23 = load ptr, ptr %d, align 8
  %add.ptr17 = getelementptr i8, ptr %23, i64 4
  store ptr %add.ptr17, ptr %d, align 8
  br label %for.inc

for.inc:                                          ; preds = %sw.epilog
  %24 = load i32, ptr %x, align 4
  %inc = add i32 %24, 1
  store i32 %inc, ptr %x, align 4
  br label %for.cond, !llvm.loop !914

for.end:                                          ; preds = %for.cond
  ret void
}

declare void @vga_common_reset(ptr noundef) #1

declare ptr @type_register_static(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @cirrus_vga_class_init(ptr noundef %klass, ptr noundef %data) #0 {
entry:
  %klass.addr = alloca ptr, align 8
  %data.addr = alloca ptr, align 8
  %dc = alloca ptr, align 8
  %k = alloca ptr, align 8
  store ptr %klass, ptr %klass.addr, align 8
  store ptr %data, ptr %data.addr, align 8
  %0 = load ptr, ptr %klass.addr, align 8
  %call = call ptr @DEVICE_CLASS(ptr noundef %0)
  store ptr %call, ptr %dc, align 8
  %1 = load ptr, ptr %klass.addr, align 8
  %call1 = call ptr @PCI_DEVICE_CLASS(ptr noundef %1)
  store ptr %call1, ptr %k, align 8
  %2 = load ptr, ptr %k, align 8
  %realize = getelementptr inbounds %struct.PCIDeviceClass, ptr %2, i32 0, i32 1
  store ptr @pci_cirrus_vga_realize, ptr %realize, align 8
  %3 = load ptr, ptr %k, align 8
  %romfile = getelementptr inbounds %struct.PCIDeviceClass, ptr %3, i32 0, i32 11
  store ptr @.str.70, ptr %romfile, align 8
  %4 = load ptr, ptr %k, align 8
  %vendor_id = getelementptr inbounds %struct.PCIDeviceClass, ptr %4, i32 0, i32 5
  store i16 4115, ptr %vendor_id, align 8
  %5 = load ptr, ptr %k, align 8
  %device_id = getelementptr inbounds %struct.PCIDeviceClass, ptr %5, i32 0, i32 6
  store i16 184, ptr %device_id, align 2
  %6 = load ptr, ptr %k, align 8
  %class_id = getelementptr inbounds %struct.PCIDeviceClass, ptr %6, i32 0, i32 8
  store i16 768, ptr %class_id, align 2
  %7 = load ptr, ptr %dc, align 8
  %categories = getelementptr inbounds %struct.DeviceClass, ptr %7, i32 0, i32 1
  %arraydecay = getelementptr inbounds [1 x i64], ptr %categories, i64 0, i64 0
  call void @set_bit(i64 noundef 5, ptr noundef %arraydecay)
  %8 = load ptr, ptr %dc, align 8
  %desc = getelementptr inbounds %struct.DeviceClass, ptr %8, i32 0, i32 3
  store ptr @.str.71, ptr %desc, align 8
  %9 = load ptr, ptr %dc, align 8
  %vmsd = getelementptr inbounds %struct.DeviceClass, ptr %9, i32 0, i32 10
  store ptr @vmstate_pci_cirrus_vga, ptr %vmsd, align 8
  %10 = load ptr, ptr %dc, align 8
  call void @device_class_set_props(ptr noundef %10, ptr noundef @pci_vga_cirrus_properties)
  %11 = load ptr, ptr %dc, align 8
  %hotpluggable = getelementptr inbounds %struct.DeviceClass, ptr %11, i32 0, i32 6
  store i8 0, ptr %hotpluggable, align 1
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @DEVICE_CLASS(ptr noundef %klass) #0 {
entry:
  %klass.addr = alloca ptr, align 8
  store ptr %klass, ptr %klass.addr, align 8
  %0 = load ptr, ptr %klass.addr, align 8
  %call = call ptr @object_class_dynamic_cast_assert(ptr noundef %0, ptr noundef @.str.72, ptr noundef @.str.73, i32 noundef 77, ptr noundef @__func__.DEVICE_CLASS)
  ret ptr %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @PCI_DEVICE_CLASS(ptr noundef %klass) #0 {
entry:
  %klass.addr = alloca ptr, align 8
  store ptr %klass, ptr %klass.addr, align 8
  %0 = load ptr, ptr %klass.addr, align 8
  %call = call ptr @object_class_dynamic_cast_assert(ptr noundef %0, ptr noundef @.str.67, ptr noundef @.str.74, i32 noundef 10, ptr noundef @__func__.PCI_DEVICE_CLASS)
  ret ptr %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @pci_cirrus_vga_realize(ptr noundef %dev, ptr noundef %errp) #0 {
entry:
  %dev.addr = alloca ptr, align 8
  %errp.addr = alloca ptr, align 8
  %d = alloca ptr, align 8
  %s = alloca ptr, align 8
  %pc = alloca ptr, align 8
  %device_id = alloca i16, align 2
  store ptr %dev, ptr %dev.addr, align 8
  store ptr %errp, ptr %errp.addr, align 8
  %0 = load ptr, ptr %dev.addr, align 8
  %call = call ptr @PCI_CIRRUS_VGA(ptr noundef %0)
  store ptr %call, ptr %d, align 8
  %1 = load ptr, ptr %d, align 8
  %cirrus_vga = getelementptr inbounds %struct.PCICirrusVGAState, ptr %1, i32 0, i32 1
  store ptr %cirrus_vga, ptr %s, align 8
  %2 = load ptr, ptr %dev.addr, align 8
  %call1 = call ptr @PCI_DEVICE_GET_CLASS(ptr noundef %2)
  store ptr %call1, ptr %pc, align 8
  %3 = load ptr, ptr %pc, align 8
  %device_id2 = getelementptr inbounds %struct.PCIDeviceClass, ptr %3, i32 0, i32 6
  %4 = load i16, ptr %device_id2, align 2
  store i16 %4, ptr %device_id, align 2
  %5 = load ptr, ptr %s, align 8
  %vga = getelementptr inbounds %struct.CirrusVGAState, ptr %5, i32 0, i32 0
  %vram_size_mb = getelementptr inbounds %struct.VGACommonState, ptr %vga, i32 0, i32 4
  %6 = load i32, ptr %vram_size_mb, align 4
  %cmp = icmp ne i32 %6, 4
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %7 = load ptr, ptr %s, align 8
  %vga3 = getelementptr inbounds %struct.CirrusVGAState, ptr %7, i32 0, i32 0
  %vram_size_mb4 = getelementptr inbounds %struct.VGACommonState, ptr %vga3, i32 0, i32 4
  %8 = load i32, ptr %vram_size_mb4, align 4
  %cmp5 = icmp ne i32 %8, 8
  br i1 %cmp5, label %land.lhs.true6, label %if.end

land.lhs.true6:                                   ; preds = %land.lhs.true
  %9 = load ptr, ptr %s, align 8
  %vga7 = getelementptr inbounds %struct.CirrusVGAState, ptr %9, i32 0, i32 0
  %vram_size_mb8 = getelementptr inbounds %struct.VGACommonState, ptr %vga7, i32 0, i32 4
  %10 = load i32, ptr %vram_size_mb8, align 4
  %cmp9 = icmp ne i32 %10, 16
  br i1 %cmp9, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true6
  %11 = load ptr, ptr %errp.addr, align 8
  %12 = load ptr, ptr %s, align 8
  %vga10 = getelementptr inbounds %struct.CirrusVGAState, ptr %12, i32 0, i32 0
  %vram_size_mb11 = getelementptr inbounds %struct.VGACommonState, ptr %vga10, i32 0, i32 4
  %13 = load i32, ptr %vram_size_mb11, align 4
  call void (ptr, ptr, i32, ptr, ptr, ...) @error_setg_internal(ptr noundef %11, ptr noundef @.str.53, i32 noundef 2956, ptr noundef @__func__.pci_cirrus_vga_realize, ptr noundef @.str.75, i32 noundef %13)
  br label %if.end32

if.end:                                           ; preds = %land.lhs.true6, %land.lhs.true, %entry
  %14 = load ptr, ptr %s, align 8
  %vga12 = getelementptr inbounds %struct.CirrusVGAState, ptr %14, i32 0, i32 0
  %15 = load ptr, ptr %dev.addr, align 8
  %16 = load ptr, ptr %errp.addr, align 8
  %call13 = call zeroext i1 @vga_common_init(ptr noundef %vga12, ptr noundef %15, ptr noundef %16)
  br i1 %call13, label %if.end15, label %if.then14

if.then14:                                        ; preds = %if.end
  br label %if.end32

if.end15:                                         ; preds = %if.end
  %17 = load ptr, ptr %s, align 8
  %18 = load ptr, ptr %dev.addr, align 8
  %19 = load i16, ptr %device_id, align 2
  %conv = sext i16 %19 to i32
  %20 = load ptr, ptr %dev.addr, align 8
  %call16 = call ptr @pci_address_space(ptr noundef %20)
  %21 = load ptr, ptr %dev.addr, align 8
  %call17 = call ptr @pci_address_space_io(ptr noundef %21)
  call void @cirrus_init_common(ptr noundef %17, ptr noundef %18, i32 noundef %conv, i32 noundef 1, ptr noundef %call16, ptr noundef %call17)
  %22 = load ptr, ptr %dev.addr, align 8
  %call18 = call ptr @DEVICE(ptr noundef %22)
  %23 = load ptr, ptr %s, align 8
  %vga19 = getelementptr inbounds %struct.CirrusVGAState, ptr %23, i32 0, i32 0
  %hw_ops = getelementptr inbounds %struct.VGACommonState, ptr %vga19, i32 0, i32 66
  %24 = load ptr, ptr %hw_ops, align 16
  %25 = load ptr, ptr %s, align 8
  %vga20 = getelementptr inbounds %struct.CirrusVGAState, ptr %25, i32 0, i32 0
  %call21 = call ptr @graphic_console_init(ptr noundef %call18, i32 noundef 0, ptr noundef %24, ptr noundef %vga20)
  %26 = load ptr, ptr %s, align 8
  %vga22 = getelementptr inbounds %struct.CirrusVGAState, ptr %26, i32 0, i32 0
  %con = getelementptr inbounds %struct.VGACommonState, ptr %vga22, i32 0, i32 42
  store ptr %call21, ptr %con, align 16
  %27 = load ptr, ptr %s, align 8
  %pci_bar = getelementptr inbounds %struct.CirrusVGAState, ptr %27, i32 0, i32 5
  %28 = load ptr, ptr %dev.addr, align 8
  call void @memory_region_init(ptr noundef %pci_bar, ptr noundef %28, ptr noundef @.str.76, i64 noundef 33554432)
  %29 = load ptr, ptr %s, align 8
  %pci_bar23 = getelementptr inbounds %struct.CirrusVGAState, ptr %29, i32 0, i32 5
  %30 = load ptr, ptr %s, align 8
  %cirrus_linear_io = getelementptr inbounds %struct.CirrusVGAState, ptr %30, i32 0, i32 2
  call void @memory_region_add_subregion(ptr noundef %pci_bar23, i64 noundef 0, ptr noundef %cirrus_linear_io)
  %31 = load ptr, ptr %s, align 8
  %pci_bar24 = getelementptr inbounds %struct.CirrusVGAState, ptr %31, i32 0, i32 5
  %32 = load ptr, ptr %s, align 8
  %cirrus_linear_bitblt_io = getelementptr inbounds %struct.CirrusVGAState, ptr %32, i32 0, i32 3
  call void @memory_region_add_subregion(ptr noundef %pci_bar24, i64 noundef 16777216, ptr noundef %cirrus_linear_bitblt_io)
  %33 = load ptr, ptr %d, align 8
  %dev25 = getelementptr inbounds %struct.PCICirrusVGAState, ptr %33, i32 0, i32 0
  %34 = load ptr, ptr %s, align 8
  %pci_bar26 = getelementptr inbounds %struct.CirrusVGAState, ptr %34, i32 0, i32 5
  call void @pci_register_bar(ptr noundef %dev25, i32 noundef 0, i8 noundef zeroext 8, ptr noundef %pci_bar26)
  %35 = load i16, ptr %device_id, align 2
  %conv27 = sext i16 %35 to i32
  %cmp28 = icmp eq i32 %conv27, 184
  br i1 %cmp28, label %if.then30, label %if.end32

if.then30:                                        ; preds = %if.end15
  %36 = load ptr, ptr %d, align 8
  %dev31 = getelementptr inbounds %struct.PCICirrusVGAState, ptr %36, i32 0, i32 0
  %37 = load ptr, ptr %s, align 8
  %cirrus_mmio_io = getelementptr inbounds %struct.CirrusVGAState, ptr %37, i32 0, i32 4
  call void @pci_register_bar(ptr noundef %dev31, i32 noundef 1, i8 noundef zeroext 0, ptr noundef %cirrus_mmio_io)
  br label %if.end32

if.end32:                                         ; preds = %if.then30, %if.end15, %if.then14, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @set_bit(i64 noundef %nr, ptr noundef %addr) #0 {
entry:
  %nr.addr = alloca i64, align 8
  %addr.addr = alloca ptr, align 8
  %mask = alloca i64, align 8
  %p = alloca ptr, align 8
  store i64 %nr, ptr %nr.addr, align 8
  store ptr %addr, ptr %addr.addr, align 8
  %0 = load i64, ptr %nr.addr, align 8
  %rem = urem i64 %0, 64
  %shl = shl i64 1, %rem
  store i64 %shl, ptr %mask, align 8
  %1 = load ptr, ptr %addr.addr, align 8
  %2 = load i64, ptr %nr.addr, align 8
  %div = udiv i64 %2, 64
  %add.ptr = getelementptr i64, ptr %1, i64 %div
  store ptr %add.ptr, ptr %p, align 8
  %3 = load i64, ptr %mask, align 8
  %4 = load ptr, ptr %p, align 8
  %5 = load i64, ptr %4, align 8
  %or = or i64 %5, %3
  store i64 %or, ptr %4, align 8
  ret void
}

declare void @device_class_set_props(ptr noundef, ptr noundef) #1

declare ptr @object_class_dynamic_cast_assert(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @PCI_CIRRUS_VGA(ptr noundef %obj) #0 {
entry:
  %obj.addr = alloca ptr, align 8
  store ptr %obj, ptr %obj.addr, align 8
  %0 = load ptr, ptr %obj.addr, align 8
  %call = call ptr @object_dynamic_cast_assert(ptr noundef %0, ptr noundef @.str.66, ptr noundef @.str.53, i32 noundef 189, ptr noundef @__func__.PCI_CIRRUS_VGA)
  ret ptr %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @PCI_DEVICE_GET_CLASS(ptr noundef %obj) #0 {
entry:
  %obj.addr = alloca ptr, align 8
  store ptr %obj, ptr %obj.addr, align 8
  %0 = load ptr, ptr %obj.addr, align 8
  %call = call ptr @object_get_class(ptr noundef %0)
  %call1 = call ptr @object_class_dynamic_cast_assert(ptr noundef %call, ptr noundef @.str.67, ptr noundef @.str.74, i32 noundef 10, ptr noundef @__func__.PCI_DEVICE_GET_CLASS)
  ret ptr %call1
}

declare void @error_setg_internal(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef, ...) #1

declare zeroext i1 @vga_common_init(ptr noundef, ptr noundef, ptr noundef) #1

declare ptr @pci_address_space(ptr noundef) #1

declare ptr @pci_address_space_io(ptr noundef) #1

declare ptr @graphic_console_init(ptr noundef, i32 noundef, ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @DEVICE(ptr noundef %obj) #0 {
entry:
  %obj.addr = alloca ptr, align 8
  store ptr %obj, ptr %obj.addr, align 8
  %0 = load ptr, ptr %obj.addr, align 8
  %call = call ptr @object_dynamic_cast_assert(ptr noundef %0, ptr noundef @.str.72, ptr noundef @.str.73, i32 noundef 77, ptr noundef @__func__.DEVICE)
  ret ptr %call
}

declare void @pci_register_bar(ptr noundef, i32 noundef, i8 noundef zeroext, ptr noundef) #1

declare ptr @object_dynamic_cast_assert(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) #1

declare ptr @object_get_class(ptr noundef) #1

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #2 = { nounwind "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #3 = { nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #4 = { noreturn nounwind "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #5 = { nounwind }
attributes #6 = { noreturn nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
!5 = distinct !{!5, !6}
!6 = !{!"llvm.loop.mustprogress"}
!7 = distinct !{!7, !6}
!8 = distinct !{!8, !6}
!9 = distinct !{!9, !6}
!10 = distinct !{!10, !6}
!11 = distinct !{!11, !6}
!12 = distinct !{!12, !6}
!13 = distinct !{!13, !6}
!14 = distinct !{!14, !6}
!15 = distinct !{!15, !6}
!16 = distinct !{!16, !6}
!17 = distinct !{!17, !6}
!18 = distinct !{!18, !6}
!19 = distinct !{!19, !6}
!20 = distinct !{!20, !6}
!21 = distinct !{!21, !6}
!22 = distinct !{!22, !6}
!23 = distinct !{!23, !6}
!24 = distinct !{!24, !6}
!25 = distinct !{!25, !6}
!26 = distinct !{!26, !6}
!27 = distinct !{!27, !6}
!28 = distinct !{!28, !6}
!29 = distinct !{!29, !6}
!30 = distinct !{!30, !6}
!31 = distinct !{!31, !6}
!32 = distinct !{!32, !6}
!33 = distinct !{!33, !6}
!34 = distinct !{!34, !6}
!35 = distinct !{!35, !6}
!36 = distinct !{!36, !6}
!37 = distinct !{!37, !6}
!38 = distinct !{!38, !6}
!39 = distinct !{!39, !6}
!40 = distinct !{!40, !6}
!41 = distinct !{!41, !6}
!42 = distinct !{!42, !6}
!43 = distinct !{!43, !6}
!44 = distinct !{!44, !6}
!45 = distinct !{!45, !6}
!46 = distinct !{!46, !6}
!47 = distinct !{!47, !6}
!48 = distinct !{!48, !6}
!49 = distinct !{!49, !6}
!50 = distinct !{!50, !6}
!51 = distinct !{!51, !6}
!52 = distinct !{!52, !6}
!53 = distinct !{!53, !6}
!54 = distinct !{!54, !6}
!55 = distinct !{!55, !6}
!56 = distinct !{!56, !6}
!57 = distinct !{!57, !6}
!58 = distinct !{!58, !6}
!59 = distinct !{!59, !6}
!60 = distinct !{!60, !6}
!61 = distinct !{!61, !6}
!62 = distinct !{!62, !6}
!63 = distinct !{!63, !6}
!64 = distinct !{!64, !6}
!65 = distinct !{!65, !6}
!66 = distinct !{!66, !6}
!67 = distinct !{!67, !6}
!68 = distinct !{!68, !6}
!69 = distinct !{!69, !6}
!70 = distinct !{!70, !6}
!71 = distinct !{!71, !6}
!72 = distinct !{!72, !6}
!73 = distinct !{!73, !6}
!74 = distinct !{!74, !6}
!75 = distinct !{!75, !6}
!76 = distinct !{!76, !6}
!77 = distinct !{!77, !6}
!78 = distinct !{!78, !6}
!79 = distinct !{!79, !6}
!80 = distinct !{!80, !6}
!81 = distinct !{!81, !6}
!82 = distinct !{!82, !6}
!83 = distinct !{!83, !6}
!84 = distinct !{!84, !6}
!85 = distinct !{!85, !6}
!86 = distinct !{!86, !6}
!87 = distinct !{!87, !6}
!88 = distinct !{!88, !6}
!89 = distinct !{!89, !6}
!90 = distinct !{!90, !6}
!91 = distinct !{!91, !6}
!92 = distinct !{!92, !6}
!93 = distinct !{!93, !6}
!94 = distinct !{!94, !6}
!95 = distinct !{!95, !6}
!96 = distinct !{!96, !6}
!97 = distinct !{!97, !6}
!98 = distinct !{!98, !6}
!99 = distinct !{!99, !6}
!100 = distinct !{!100, !6}
!101 = distinct !{!101, !6}
!102 = distinct !{!102, !6}
!103 = distinct !{!103, !6}
!104 = distinct !{!104, !6}
!105 = distinct !{!105, !6}
!106 = distinct !{!106, !6}
!107 = distinct !{!107, !6}
!108 = distinct !{!108, !6}
!109 = distinct !{!109, !6}
!110 = distinct !{!110, !6}
!111 = distinct !{!111, !6}
!112 = distinct !{!112, !6}
!113 = distinct !{!113, !6}
!114 = distinct !{!114, !6}
!115 = distinct !{!115, !6}
!116 = distinct !{!116, !6}
!117 = distinct !{!117, !6}
!118 = distinct !{!118, !6}
!119 = distinct !{!119, !6}
!120 = distinct !{!120, !6}
!121 = distinct !{!121, !6}
!122 = distinct !{!122, !6}
!123 = distinct !{!123, !6}
!124 = distinct !{!124, !6}
!125 = distinct !{!125, !6}
!126 = distinct !{!126, !6}
!127 = distinct !{!127, !6}
!128 = distinct !{!128, !6}
!129 = distinct !{!129, !6}
!130 = distinct !{!130, !6}
!131 = distinct !{!131, !6}
!132 = distinct !{!132, !6}
!133 = distinct !{!133, !6}
!134 = distinct !{!134, !6}
!135 = distinct !{!135, !6}
!136 = distinct !{!136, !6}
!137 = distinct !{!137, !6}
!138 = distinct !{!138, !6}
!139 = distinct !{!139, !6}
!140 = distinct !{!140, !6}
!141 = distinct !{!141, !6}
!142 = distinct !{!142, !6}
!143 = distinct !{!143, !6}
!144 = distinct !{!144, !6}
!145 = distinct !{!145, !6}
!146 = distinct !{!146, !6}
!147 = distinct !{!147, !6}
!148 = distinct !{!148, !6}
!149 = distinct !{!149, !6}
!150 = distinct !{!150, !6}
!151 = distinct !{!151, !6}
!152 = distinct !{!152, !6}
!153 = distinct !{!153, !6}
!154 = distinct !{!154, !6}
!155 = distinct !{!155, !6}
!156 = distinct !{!156, !6}
!157 = distinct !{!157, !6}
!158 = distinct !{!158, !6}
!159 = distinct !{!159, !6}
!160 = distinct !{!160, !6}
!161 = distinct !{!161, !6}
!162 = distinct !{!162, !6}
!163 = distinct !{!163, !6}
!164 = distinct !{!164, !6}
!165 = distinct !{!165, !6}
!166 = distinct !{!166, !6}
!167 = distinct !{!167, !6}
!168 = distinct !{!168, !6}
!169 = distinct !{!169, !6}
!170 = distinct !{!170, !6}
!171 = distinct !{!171, !6}
!172 = distinct !{!172, !6}
!173 = distinct !{!173, !6}
!174 = distinct !{!174, !6}
!175 = distinct !{!175, !6}
!176 = distinct !{!176, !6}
!177 = distinct !{!177, !6}
!178 = distinct !{!178, !6}
!179 = distinct !{!179, !6}
!180 = distinct !{!180, !6}
!181 = distinct !{!181, !6}
!182 = distinct !{!182, !6}
!183 = distinct !{!183, !6}
!184 = distinct !{!184, !6}
!185 = distinct !{!185, !6}
!186 = distinct !{!186, !6}
!187 = distinct !{!187, !6}
!188 = distinct !{!188, !6}
!189 = distinct !{!189, !6}
!190 = distinct !{!190, !6}
!191 = distinct !{!191, !6}
!192 = distinct !{!192, !6}
!193 = distinct !{!193, !6}
!194 = distinct !{!194, !6}
!195 = distinct !{!195, !6}
!196 = distinct !{!196, !6}
!197 = distinct !{!197, !6}
!198 = distinct !{!198, !6}
!199 = distinct !{!199, !6}
!200 = distinct !{!200, !6}
!201 = distinct !{!201, !6}
!202 = distinct !{!202, !6}
!203 = distinct !{!203, !6}
!204 = distinct !{!204, !6}
!205 = distinct !{!205, !6}
!206 = distinct !{!206, !6}
!207 = distinct !{!207, !6}
!208 = distinct !{!208, !6}
!209 = distinct !{!209, !6}
!210 = distinct !{!210, !6}
!211 = distinct !{!211, !6}
!212 = distinct !{!212, !6}
!213 = distinct !{!213, !6}
!214 = distinct !{!214, !6}
!215 = distinct !{!215, !6}
!216 = distinct !{!216, !6}
!217 = distinct !{!217, !6}
!218 = distinct !{!218, !6}
!219 = distinct !{!219, !6}
!220 = distinct !{!220, !6}
!221 = distinct !{!221, !6}
!222 = distinct !{!222, !6}
!223 = distinct !{!223, !6}
!224 = distinct !{!224, !6}
!225 = distinct !{!225, !6}
!226 = distinct !{!226, !6}
!227 = distinct !{!227, !6}
!228 = distinct !{!228, !6}
!229 = distinct !{!229, !6}
!230 = distinct !{!230, !6}
!231 = distinct !{!231, !6}
!232 = distinct !{!232, !6}
!233 = distinct !{!233, !6}
!234 = distinct !{!234, !6}
!235 = distinct !{!235, !6}
!236 = distinct !{!236, !6}
!237 = distinct !{!237, !6}
!238 = distinct !{!238, !6}
!239 = distinct !{!239, !6}
!240 = distinct !{!240, !6}
!241 = distinct !{!241, !6}
!242 = distinct !{!242, !6}
!243 = distinct !{!243, !6}
!244 = distinct !{!244, !6}
!245 = distinct !{!245, !6}
!246 = distinct !{!246, !6}
!247 = distinct !{!247, !6}
!248 = distinct !{!248, !6}
!249 = distinct !{!249, !6}
!250 = distinct !{!250, !6}
!251 = distinct !{!251, !6}
!252 = distinct !{!252, !6}
!253 = distinct !{!253, !6}
!254 = distinct !{!254, !6}
!255 = distinct !{!255, !6}
!256 = distinct !{!256, !6}
!257 = distinct !{!257, !6}
!258 = distinct !{!258, !6}
!259 = distinct !{!259, !6}
!260 = distinct !{!260, !6}
!261 = distinct !{!261, !6}
!262 = distinct !{!262, !6}
!263 = distinct !{!263, !6}
!264 = distinct !{!264, !6}
!265 = distinct !{!265, !6}
!266 = distinct !{!266, !6}
!267 = distinct !{!267, !6}
!268 = distinct !{!268, !6}
!269 = distinct !{!269, !6}
!270 = distinct !{!270, !6}
!271 = distinct !{!271, !6}
!272 = distinct !{!272, !6}
!273 = distinct !{!273, !6}
!274 = distinct !{!274, !6}
!275 = distinct !{!275, !6}
!276 = distinct !{!276, !6}
!277 = distinct !{!277, !6}
!278 = distinct !{!278, !6}
!279 = distinct !{!279, !6}
!280 = distinct !{!280, !6}
!281 = distinct !{!281, !6}
!282 = distinct !{!282, !6}
!283 = distinct !{!283, !6}
!284 = distinct !{!284, !6}
!285 = distinct !{!285, !6}
!286 = distinct !{!286, !6}
!287 = distinct !{!287, !6}
!288 = distinct !{!288, !6}
!289 = distinct !{!289, !6}
!290 = distinct !{!290, !6}
!291 = distinct !{!291, !6}
!292 = distinct !{!292, !6}
!293 = distinct !{!293, !6}
!294 = distinct !{!294, !6}
!295 = distinct !{!295, !6}
!296 = distinct !{!296, !6}
!297 = distinct !{!297, !6}
!298 = distinct !{!298, !6}
!299 = distinct !{!299, !6}
!300 = distinct !{!300, !6}
!301 = distinct !{!301, !6}
!302 = distinct !{!302, !6}
!303 = distinct !{!303, !6}
!304 = distinct !{!304, !6}
!305 = distinct !{!305, !6}
!306 = distinct !{!306, !6}
!307 = distinct !{!307, !6}
!308 = distinct !{!308, !6}
!309 = distinct !{!309, !6}
!310 = distinct !{!310, !6}
!311 = distinct !{!311, !6}
!312 = distinct !{!312, !6}
!313 = distinct !{!313, !6}
!314 = distinct !{!314, !6}
!315 = distinct !{!315, !6}
!316 = distinct !{!316, !6}
!317 = distinct !{!317, !6}
!318 = distinct !{!318, !6}
!319 = distinct !{!319, !6}
!320 = distinct !{!320, !6}
!321 = distinct !{!321, !6}
!322 = distinct !{!322, !6}
!323 = distinct !{!323, !6}
!324 = distinct !{!324, !6}
!325 = distinct !{!325, !6}
!326 = distinct !{!326, !6}
!327 = distinct !{!327, !6}
!328 = distinct !{!328, !6}
!329 = distinct !{!329, !6}
!330 = distinct !{!330, !6}
!331 = distinct !{!331, !6}
!332 = distinct !{!332, !6}
!333 = distinct !{!333, !6}
!334 = distinct !{!334, !6}
!335 = distinct !{!335, !6}
!336 = distinct !{!336, !6}
!337 = distinct !{!337, !6}
!338 = distinct !{!338, !6}
!339 = distinct !{!339, !6}
!340 = distinct !{!340, !6}
!341 = distinct !{!341, !6}
!342 = distinct !{!342, !6}
!343 = distinct !{!343, !6}
!344 = distinct !{!344, !6}
!345 = distinct !{!345, !6}
!346 = distinct !{!346, !6}
!347 = distinct !{!347, !6}
!348 = distinct !{!348, !6}
!349 = distinct !{!349, !6}
!350 = distinct !{!350, !6}
!351 = distinct !{!351, !6}
!352 = distinct !{!352, !6}
!353 = distinct !{!353, !6}
!354 = distinct !{!354, !6}
!355 = distinct !{!355, !6}
!356 = distinct !{!356, !6}
!357 = distinct !{!357, !6}
!358 = distinct !{!358, !6}
!359 = distinct !{!359, !6}
!360 = distinct !{!360, !6}
!361 = distinct !{!361, !6}
!362 = distinct !{!362, !6}
!363 = distinct !{!363, !6}
!364 = distinct !{!364, !6}
!365 = distinct !{!365, !6}
!366 = distinct !{!366, !6}
!367 = distinct !{!367, !6}
!368 = distinct !{!368, !6}
!369 = distinct !{!369, !6}
!370 = distinct !{!370, !6}
!371 = distinct !{!371, !6}
!372 = distinct !{!372, !6}
!373 = distinct !{!373, !6}
!374 = distinct !{!374, !6}
!375 = distinct !{!375, !6}
!376 = distinct !{!376, !6}
!377 = distinct !{!377, !6}
!378 = distinct !{!378, !6}
!379 = distinct !{!379, !6}
!380 = distinct !{!380, !6}
!381 = distinct !{!381, !6}
!382 = distinct !{!382, !6}
!383 = distinct !{!383, !6}
!384 = distinct !{!384, !6}
!385 = distinct !{!385, !6}
!386 = distinct !{!386, !6}
!387 = distinct !{!387, !6}
!388 = distinct !{!388, !6}
!389 = distinct !{!389, !6}
!390 = distinct !{!390, !6}
!391 = distinct !{!391, !6}
!392 = distinct !{!392, !6}
!393 = distinct !{!393, !6}
!394 = distinct !{!394, !6}
!395 = distinct !{!395, !6}
!396 = distinct !{!396, !6}
!397 = distinct !{!397, !6}
!398 = distinct !{!398, !6}
!399 = distinct !{!399, !6}
!400 = distinct !{!400, !6}
!401 = distinct !{!401, !6}
!402 = distinct !{!402, !6}
!403 = distinct !{!403, !6}
!404 = distinct !{!404, !6}
!405 = distinct !{!405, !6}
!406 = distinct !{!406, !6}
!407 = distinct !{!407, !6}
!408 = distinct !{!408, !6}
!409 = distinct !{!409, !6}
!410 = distinct !{!410, !6}
!411 = distinct !{!411, !6}
!412 = distinct !{!412, !6}
!413 = distinct !{!413, !6}
!414 = distinct !{!414, !6}
!415 = distinct !{!415, !6}
!416 = distinct !{!416, !6}
!417 = distinct !{!417, !6}
!418 = distinct !{!418, !6}
!419 = distinct !{!419, !6}
!420 = distinct !{!420, !6}
!421 = distinct !{!421, !6}
!422 = distinct !{!422, !6}
!423 = distinct !{!423, !6}
!424 = distinct !{!424, !6}
!425 = distinct !{!425, !6}
!426 = distinct !{!426, !6}
!427 = distinct !{!427, !6}
!428 = distinct !{!428, !6}
!429 = distinct !{!429, !6}
!430 = distinct !{!430, !6}
!431 = distinct !{!431, !6}
!432 = distinct !{!432, !6}
!433 = distinct !{!433, !6}
!434 = distinct !{!434, !6}
!435 = distinct !{!435, !6}
!436 = distinct !{!436, !6}
!437 = distinct !{!437, !6}
!438 = distinct !{!438, !6}
!439 = distinct !{!439, !6}
!440 = distinct !{!440, !6}
!441 = distinct !{!441, !6}
!442 = distinct !{!442, !6}
!443 = distinct !{!443, !6}
!444 = distinct !{!444, !6}
!445 = distinct !{!445, !6}
!446 = distinct !{!446, !6}
!447 = distinct !{!447, !6}
!448 = distinct !{!448, !6}
!449 = distinct !{!449, !6}
!450 = distinct !{!450, !6}
!451 = distinct !{!451, !6}
!452 = distinct !{!452, !6}
!453 = distinct !{!453, !6}
!454 = distinct !{!454, !6}
!455 = distinct !{!455, !6}
!456 = distinct !{!456, !6}
!457 = distinct !{!457, !6}
!458 = distinct !{!458, !6}
!459 = distinct !{!459, !6}
!460 = distinct !{!460, !6}
!461 = distinct !{!461, !6}
!462 = distinct !{!462, !6}
!463 = distinct !{!463, !6}
!464 = distinct !{!464, !6}
!465 = distinct !{!465, !6}
!466 = distinct !{!466, !6}
!467 = distinct !{!467, !6}
!468 = distinct !{!468, !6}
!469 = distinct !{!469, !6}
!470 = distinct !{!470, !6}
!471 = distinct !{!471, !6}
!472 = distinct !{!472, !6}
!473 = distinct !{!473, !6}
!474 = distinct !{!474, !6}
!475 = distinct !{!475, !6}
!476 = distinct !{!476, !6}
!477 = distinct !{!477, !6}
!478 = distinct !{!478, !6}
!479 = distinct !{!479, !6}
!480 = distinct !{!480, !6}
!481 = distinct !{!481, !6}
!482 = distinct !{!482, !6}
!483 = distinct !{!483, !6}
!484 = distinct !{!484, !6}
!485 = distinct !{!485, !6}
!486 = distinct !{!486, !6}
!487 = distinct !{!487, !6}
!488 = distinct !{!488, !6}
!489 = distinct !{!489, !6}
!490 = distinct !{!490, !6}
!491 = distinct !{!491, !6}
!492 = distinct !{!492, !6}
!493 = distinct !{!493, !6}
!494 = distinct !{!494, !6}
!495 = distinct !{!495, !6}
!496 = distinct !{!496, !6}
!497 = distinct !{!497, !6}
!498 = distinct !{!498, !6}
!499 = distinct !{!499, !6}
!500 = distinct !{!500, !6}
!501 = distinct !{!501, !6}
!502 = distinct !{!502, !6}
!503 = distinct !{!503, !6}
!504 = distinct !{!504, !6}
!505 = distinct !{!505, !6}
!506 = distinct !{!506, !6}
!507 = distinct !{!507, !6}
!508 = distinct !{!508, !6}
!509 = distinct !{!509, !6}
!510 = distinct !{!510, !6}
!511 = distinct !{!511, !6}
!512 = distinct !{!512, !6}
!513 = distinct !{!513, !6}
!514 = distinct !{!514, !6}
!515 = distinct !{!515, !6}
!516 = distinct !{!516, !6}
!517 = distinct !{!517, !6}
!518 = distinct !{!518, !6}
!519 = distinct !{!519, !6}
!520 = distinct !{!520, !6}
!521 = distinct !{!521, !6}
!522 = distinct !{!522, !6}
!523 = distinct !{!523, !6}
!524 = distinct !{!524, !6}
!525 = distinct !{!525, !6}
!526 = distinct !{!526, !6}
!527 = distinct !{!527, !6}
!528 = distinct !{!528, !6}
!529 = distinct !{!529, !6}
!530 = distinct !{!530, !6}
!531 = distinct !{!531, !6}
!532 = distinct !{!532, !6}
!533 = distinct !{!533, !6}
!534 = distinct !{!534, !6}
!535 = distinct !{!535, !6}
!536 = distinct !{!536, !6}
!537 = distinct !{!537, !6}
!538 = distinct !{!538, !6}
!539 = distinct !{!539, !6}
!540 = distinct !{!540, !6}
!541 = distinct !{!541, !6}
!542 = distinct !{!542, !6}
!543 = distinct !{!543, !6}
!544 = distinct !{!544, !6}
!545 = distinct !{!545, !6}
!546 = distinct !{!546, !6}
!547 = distinct !{!547, !6}
!548 = distinct !{!548, !6}
!549 = distinct !{!549, !6}
!550 = distinct !{!550, !6}
!551 = distinct !{!551, !6}
!552 = distinct !{!552, !6}
!553 = distinct !{!553, !6}
!554 = distinct !{!554, !6}
!555 = distinct !{!555, !6}
!556 = distinct !{!556, !6}
!557 = distinct !{!557, !6}
!558 = distinct !{!558, !6}
!559 = distinct !{!559, !6}
!560 = distinct !{!560, !6}
!561 = distinct !{!561, !6}
!562 = distinct !{!562, !6}
!563 = distinct !{!563, !6}
!564 = distinct !{!564, !6}
!565 = distinct !{!565, !6}
!566 = distinct !{!566, !6}
!567 = distinct !{!567, !6}
!568 = distinct !{!568, !6}
!569 = distinct !{!569, !6}
!570 = distinct !{!570, !6}
!571 = distinct !{!571, !6}
!572 = distinct !{!572, !6}
!573 = distinct !{!573, !6}
!574 = distinct !{!574, !6}
!575 = distinct !{!575, !6}
!576 = distinct !{!576, !6}
!577 = distinct !{!577, !6}
!578 = distinct !{!578, !6}
!579 = distinct !{!579, !6}
!580 = distinct !{!580, !6}
!581 = distinct !{!581, !6}
!582 = distinct !{!582, !6}
!583 = distinct !{!583, !6}
!584 = distinct !{!584, !6}
!585 = distinct !{!585, !6}
!586 = distinct !{!586, !6}
!587 = distinct !{!587, !6}
!588 = distinct !{!588, !6}
!589 = distinct !{!589, !6}
!590 = distinct !{!590, !6}
!591 = distinct !{!591, !6}
!592 = distinct !{!592, !6}
!593 = distinct !{!593, !6}
!594 = distinct !{!594, !6}
!595 = distinct !{!595, !6}
!596 = distinct !{!596, !6}
!597 = distinct !{!597, !6}
!598 = distinct !{!598, !6}
!599 = distinct !{!599, !6}
!600 = distinct !{!600, !6}
!601 = distinct !{!601, !6}
!602 = distinct !{!602, !6}
!603 = distinct !{!603, !6}
!604 = distinct !{!604, !6}
!605 = distinct !{!605, !6}
!606 = distinct !{!606, !6}
!607 = distinct !{!607, !6}
!608 = distinct !{!608, !6}
!609 = distinct !{!609, !6}
!610 = distinct !{!610, !6}
!611 = distinct !{!611, !6}
!612 = distinct !{!612, !6}
!613 = distinct !{!613, !6}
!614 = distinct !{!614, !6}
!615 = distinct !{!615, !6}
!616 = distinct !{!616, !6}
!617 = distinct !{!617, !6}
!618 = distinct !{!618, !6}
!619 = distinct !{!619, !6}
!620 = distinct !{!620, !6}
!621 = distinct !{!621, !6}
!622 = distinct !{!622, !6}
!623 = distinct !{!623, !6}
!624 = distinct !{!624, !6}
!625 = distinct !{!625, !6}
!626 = distinct !{!626, !6}
!627 = distinct !{!627, !6}
!628 = distinct !{!628, !6}
!629 = distinct !{!629, !6}
!630 = distinct !{!630, !6}
!631 = distinct !{!631, !6}
!632 = distinct !{!632, !6}
!633 = distinct !{!633, !6}
!634 = distinct !{!634, !6}
!635 = distinct !{!635, !6}
!636 = distinct !{!636, !6}
!637 = distinct !{!637, !6}
!638 = distinct !{!638, !6}
!639 = distinct !{!639, !6}
!640 = distinct !{!640, !6}
!641 = distinct !{!641, !6}
!642 = distinct !{!642, !6}
!643 = distinct !{!643, !6}
!644 = distinct !{!644, !6}
!645 = distinct !{!645, !6}
!646 = distinct !{!646, !6}
!647 = distinct !{!647, !6}
!648 = distinct !{!648, !6}
!649 = distinct !{!649, !6}
!650 = distinct !{!650, !6}
!651 = distinct !{!651, !6}
!652 = distinct !{!652, !6}
!653 = distinct !{!653, !6}
!654 = distinct !{!654, !6}
!655 = distinct !{!655, !6}
!656 = distinct !{!656, !6}
!657 = distinct !{!657, !6}
!658 = distinct !{!658, !6}
!659 = distinct !{!659, !6}
!660 = distinct !{!660, !6}
!661 = distinct !{!661, !6}
!662 = distinct !{!662, !6}
!663 = distinct !{!663, !6}
!664 = distinct !{!664, !6}
!665 = distinct !{!665, !6}
!666 = distinct !{!666, !6}
!667 = distinct !{!667, !6}
!668 = distinct !{!668, !6}
!669 = distinct !{!669, !6}
!670 = distinct !{!670, !6}
!671 = distinct !{!671, !6}
!672 = distinct !{!672, !6}
!673 = distinct !{!673, !6}
!674 = distinct !{!674, !6}
!675 = distinct !{!675, !6}
!676 = distinct !{!676, !6}
!677 = distinct !{!677, !6}
!678 = distinct !{!678, !6}
!679 = distinct !{!679, !6}
!680 = distinct !{!680, !6}
!681 = distinct !{!681, !6}
!682 = distinct !{!682, !6}
!683 = distinct !{!683, !6}
!684 = distinct !{!684, !6}
!685 = distinct !{!685, !6}
!686 = distinct !{!686, !6}
!687 = distinct !{!687, !6}
!688 = distinct !{!688, !6}
!689 = distinct !{!689, !6}
!690 = distinct !{!690, !6}
!691 = distinct !{!691, !6}
!692 = distinct !{!692, !6}
!693 = distinct !{!693, !6}
!694 = distinct !{!694, !6}
!695 = distinct !{!695, !6}
!696 = distinct !{!696, !6}
!697 = distinct !{!697, !6}
!698 = distinct !{!698, !6}
!699 = distinct !{!699, !6}
!700 = distinct !{!700, !6}
!701 = distinct !{!701, !6}
!702 = distinct !{!702, !6}
!703 = distinct !{!703, !6}
!704 = distinct !{!704, !6}
!705 = distinct !{!705, !6}
!706 = distinct !{!706, !6}
!707 = distinct !{!707, !6}
!708 = distinct !{!708, !6}
!709 = distinct !{!709, !6}
!710 = distinct !{!710, !6}
!711 = distinct !{!711, !6}
!712 = distinct !{!712, !6}
!713 = distinct !{!713, !6}
!714 = distinct !{!714, !6}
!715 = distinct !{!715, !6}
!716 = distinct !{!716, !6}
!717 = distinct !{!717, !6}
!718 = distinct !{!718, !6}
!719 = distinct !{!719, !6}
!720 = distinct !{!720, !6}
!721 = distinct !{!721, !6}
!722 = distinct !{!722, !6}
!723 = distinct !{!723, !6}
!724 = distinct !{!724, !6}
!725 = distinct !{!725, !6}
!726 = distinct !{!726, !6}
!727 = distinct !{!727, !6}
!728 = distinct !{!728, !6}
!729 = distinct !{!729, !6}
!730 = distinct !{!730, !6}
!731 = distinct !{!731, !6}
!732 = distinct !{!732, !6}
!733 = distinct !{!733, !6}
!734 = distinct !{!734, !6}
!735 = distinct !{!735, !6}
!736 = distinct !{!736, !6}
!737 = distinct !{!737, !6}
!738 = distinct !{!738, !6}
!739 = distinct !{!739, !6}
!740 = distinct !{!740, !6}
!741 = distinct !{!741, !6}
!742 = distinct !{!742, !6}
!743 = distinct !{!743, !6}
!744 = distinct !{!744, !6}
!745 = distinct !{!745, !6}
!746 = distinct !{!746, !6}
!747 = distinct !{!747, !6}
!748 = distinct !{!748, !6}
!749 = distinct !{!749, !6}
!750 = distinct !{!750, !6}
!751 = distinct !{!751, !6}
!752 = distinct !{!752, !6}
!753 = distinct !{!753, !6}
!754 = distinct !{!754, !6}
!755 = distinct !{!755, !6}
!756 = distinct !{!756, !6}
!757 = distinct !{!757, !6}
!758 = distinct !{!758, !6}
!759 = distinct !{!759, !6}
!760 = distinct !{!760, !6}
!761 = distinct !{!761, !6}
!762 = distinct !{!762, !6}
!763 = distinct !{!763, !6}
!764 = distinct !{!764, !6}
!765 = distinct !{!765, !6}
!766 = distinct !{!766, !6}
!767 = distinct !{!767, !6}
!768 = distinct !{!768, !6}
!769 = distinct !{!769, !6}
!770 = distinct !{!770, !6}
!771 = distinct !{!771, !6}
!772 = distinct !{!772, !6}
!773 = distinct !{!773, !6}
!774 = distinct !{!774, !6}
!775 = distinct !{!775, !6}
!776 = distinct !{!776, !6}
!777 = distinct !{!777, !6}
!778 = distinct !{!778, !6}
!779 = distinct !{!779, !6}
!780 = distinct !{!780, !6}
!781 = distinct !{!781, !6}
!782 = distinct !{!782, !6}
!783 = distinct !{!783, !6}
!784 = distinct !{!784, !6}
!785 = distinct !{!785, !6}
!786 = distinct !{!786, !6}
!787 = distinct !{!787, !6}
!788 = distinct !{!788, !6}
!789 = distinct !{!789, !6}
!790 = distinct !{!790, !6}
!791 = distinct !{!791, !6}
!792 = distinct !{!792, !6}
!793 = distinct !{!793, !6}
!794 = distinct !{!794, !6}
!795 = distinct !{!795, !6}
!796 = distinct !{!796, !6}
!797 = distinct !{!797, !6}
!798 = distinct !{!798, !6}
!799 = distinct !{!799, !6}
!800 = distinct !{!800, !6}
!801 = distinct !{!801, !6}
!802 = distinct !{!802, !6}
!803 = distinct !{!803, !6}
!804 = distinct !{!804, !6}
!805 = distinct !{!805, !6}
!806 = distinct !{!806, !6}
!807 = distinct !{!807, !6}
!808 = distinct !{!808, !6}
!809 = distinct !{!809, !6}
!810 = distinct !{!810, !6}
!811 = distinct !{!811, !6}
!812 = distinct !{!812, !6}
!813 = distinct !{!813, !6}
!814 = distinct !{!814, !6}
!815 = distinct !{!815, !6}
!816 = distinct !{!816, !6}
!817 = distinct !{!817, !6}
!818 = distinct !{!818, !6}
!819 = distinct !{!819, !6}
!820 = distinct !{!820, !6}
!821 = distinct !{!821, !6}
!822 = distinct !{!822, !6}
!823 = distinct !{!823, !6}
!824 = distinct !{!824, !6}
!825 = distinct !{!825, !6}
!826 = distinct !{!826, !6}
!827 = distinct !{!827, !6}
!828 = distinct !{!828, !6}
!829 = distinct !{!829, !6}
!830 = distinct !{!830, !6}
!831 = distinct !{!831, !6}
!832 = distinct !{!832, !6}
!833 = distinct !{!833, !6}
!834 = distinct !{!834, !6}
!835 = distinct !{!835, !6}
!836 = distinct !{!836, !6}
!837 = distinct !{!837, !6}
!838 = distinct !{!838, !6}
!839 = distinct !{!839, !6}
!840 = distinct !{!840, !6}
!841 = distinct !{!841, !6}
!842 = distinct !{!842, !6}
!843 = distinct !{!843, !6}
!844 = distinct !{!844, !6}
!845 = distinct !{!845, !6}
!846 = distinct !{!846, !6}
!847 = distinct !{!847, !6}
!848 = distinct !{!848, !6}
!849 = distinct !{!849, !6}
!850 = distinct !{!850, !6}
!851 = distinct !{!851, !6}
!852 = distinct !{!852, !6}
!853 = distinct !{!853, !6}
!854 = distinct !{!854, !6}
!855 = distinct !{!855, !6}
!856 = distinct !{!856, !6}
!857 = distinct !{!857, !6}
!858 = distinct !{!858, !6}
!859 = distinct !{!859, !6}
!860 = distinct !{!860, !6}
!861 = distinct !{!861, !6}
!862 = distinct !{!862, !6}
!863 = distinct !{!863, !6}
!864 = distinct !{!864, !6}
!865 = distinct !{!865, !6}
!866 = distinct !{!866, !6}
!867 = distinct !{!867, !6}
!868 = distinct !{!868, !6}
!869 = distinct !{!869, !6}
!870 = distinct !{!870, !6}
!871 = distinct !{!871, !6}
!872 = distinct !{!872, !6}
!873 = distinct !{!873, !6}
!874 = distinct !{!874, !6}
!875 = distinct !{!875, !6}
!876 = distinct !{!876, !6}
!877 = distinct !{!877, !6}
!878 = distinct !{!878, !6}
!879 = distinct !{!879, !6}
!880 = distinct !{!880, !6}
!881 = distinct !{!881, !6}
!882 = distinct !{!882, !6}
!883 = distinct !{!883, !6}
!884 = distinct !{!884, !6}
!885 = distinct !{!885, !6}
!886 = distinct !{!886, !6}
!887 = distinct !{!887, !6}
!888 = distinct !{!888, !6}
!889 = distinct !{!889, !6}
!890 = distinct !{!890, !6}
!891 = distinct !{!891, !6}
!892 = distinct !{!892, !6}
!893 = distinct !{!893, !6}
!894 = distinct !{!894, !6}
!895 = distinct !{!895, !6}
!896 = distinct !{!896, !6}
!897 = distinct !{!897, !6}
!898 = distinct !{!898, !6}
!899 = distinct !{!899, !6}
!900 = distinct !{!900, !6}
!901 = distinct !{!901, !6}
!902 = distinct !{!902, !6}
!903 = distinct !{!903, !6}
!904 = distinct !{!904, !6}
!905 = distinct !{!905, !6}
!906 = distinct !{!906, !6}
!907 = distinct !{!907, !6}
!908 = distinct !{!908, !6}
!909 = distinct !{!909, !6}
!910 = distinct !{!910, !6}
!911 = distinct !{!911, !6}
!912 = distinct !{!912, !6}
!913 = distinct !{!913, !6}
!914 = distinct !{!914, !6}
