uvd_v7_0_mc_resume	,	F_61
mmUVD_MP_SWAP_CNTL	,	V_176
MMSCH_COMMAND__DIRECT_REG_READ_MODIFY_WRITE	,	V_144
virt	,	V_139
UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT	,	V_170
ring	,	V_2
"ring test on %d succeeded in %d usecs\n"	,	L_2
mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH	,	V_229
ring_enc	,	V_8
amdgpu_ring_alloc	,	F_13
ib_size_dw	,	V_29
upper_32_bits	,	F_21
mmUVD_RBC_RB_RPTR_ADDR	,	V_197
"amdgpu: IB test timed out.\n"	,	L_6
dev	,	V_127
mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL	,	V_75
PACKET0	,	F_54
uvd_v7_0_early_init	,	F_30
state	,	V_257
mmUVD_CONTEXT_ID	,	V_215
uvd_v7_0_ring_emit_ib	,	F_80
mmUVD_RBC_RB_WPTR_CNTL	,	V_196
load_type	,	V_52
amdgpu_sriov_vf	,	F_31
mmUVD_GP_SCRATCH4	,	V_106
src_data	,	V_261
MMSCH_COMMAND__END	,	V_146
amd_sched_entity_fini	,	F_47
UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK	,	V_171
uvd_v7_0_ring_emit_fence	,	F_74
mmUVD_RB_WPTR	,	V_15
version	,	V_148
mmUVD_GP_SCRATCH8	,	V_235
mmUVD_SEMA_CNTL	,	V_78
AMD_IS_APU	,	V_80
sched	,	V_64
size	,	V_81
UVD_LMI_CTRL2__STALL_ARB_UMC_MASK	,	V_159
mmUVD_SEMA_TIMEOUT_STATUS	,	V_77
vce_table_size	,	V_116
adev	,	V_4
uvd_v7_0_sw_init	,	F_35
direct_rd_mod_wt	,	V_133
"UVD not responding, giving up!!!\n"	,	L_18
init_table	,	V_138
rq	,	V_48
UVD_MASTINT_EN__SYS_EN_MASK	,	V_185
WDOORBELL32	,	F_10
mmUVD_LMI_CTRL2	,	V_158
UVD_SOFT_RESET__CXW_SOFT_RESET_MASK	,	V_166
uvd_v7_0_start	,	F_52
amdgpu_ring_init	,	F_42
"IH: UVD TRAP\n"	,	L_21
mmUVD_RB_RPTR	,	V_9
RB_BUFSZ	,	V_189
mmUVD_RBC_RB_RPTR	,	V_6
max_handles	,	V_107
UVD_RBC_RB_CNTL	,	V_188
amdgpu_interrupt_state	,	V_256
vm_inv_eng	,	V_246
EBUSY	,	V_128
RREG32_SOC15	,	F_2
amdgpu_ib_schedule	,	F_22
mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH	,	V_95
order_base_2	,	F_69
seq	,	V_213
doorbell_index	,	V_18
AMDGPU_UVD_FIRMWARE_OFFSET	,	V_87
amdgpu_job_submit	,	F_27
mmsch_v1_0_cmd_end	,	V_136
f	,	V_34
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_19
data1	,	V_233
uint32_t	,	T_2
i	,	V_20
irq	,	V_50
data0	,	V_232
j	,	V_207
DRM_UDELAY	,	F_17
direct_wt	,	V_131
mmHDP_MEM_COHERENCY_FLUSH_CNTL	,	V_222
amdgpu_job_free	,	F_24
MMSCH_V1_0_INSERT_DIRECT_WT	,	F_67
uvd_v7_0_ring_test_ring	,	F_79
vmhub	,	V_239
uvd_v7_0_hw_init	,	F_50
r	,	V_21
AMDGPU_FENCE_OWNER_UNDEFINED	,	V_44
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK	,	V_168
"amdgpu: failed to get destroy ib (%ld).\n"	,	L_5
uvd_v7_0_enc_ring_insert_end	,	F_86
mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH	,	V_199
uvd_v7_0_vm_reg_write	,	F_82
mmVCE_MMSCH_VF_VMID	,	V_121
direct_poll	,	V_135
ibs	,	V_36
uvd_v7_0_ring_set_wptr	,	F_6
config	,	V_102
uvd_v7_0_ring_get_wptr	,	F_4
amdgpu_job_alloc_with_ib	,	F_20
amdgpu_ring_get_rptr	,	F_12
"ib test on ring %d succeeded\n"	,	L_8
mdelay	,	F_72
uvd_v7_0_process_interrupt	,	F_89
AMDGPU_UVD_HEAP_SIZE	,	V_93
mmUVD_STATUS	,	V_153
uvd_v7_0_enc_ring_get_rptr	,	F_3
"failed to init MMSCH, mmVCE_MMSCH_VF_MAILBOX_RESP = %x\n"	,	L_16
source	,	V_255
mmUVD_RB_BASE_LO2	,	V_210
mmUVD_RBC_RB_WPTR	,	V_11
mmUVD_CGC_CTRL	,	V_154
num_types	,	V_265
fw_size	,	V_61
ucode_id	,	V_60
uvd_v7_0_resume	,	F_60
"PSP loading UVD firmware\n"	,	L_9
loop	,	V_110
mmUVD_GPCOM_VCPU_CMD	,	V_218
amdgpu_ring_fini	,	F_48
MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT	,	F_66
mmUVD_MPC_SET_MUXB0	,	V_179
mmUVD_MPC_SET_MUXB1	,	V_180
UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK	,	V_209
mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	,	V_76
uvd_v7_0_suspend	,	F_59
RB_NO_FETCH	,	V_191
uvd_v7_0_sriov_start	,	F_51
req	,	V_241
amdgpu_vmhub	,	V_237
sched_rq	,	V_65
uvd_v7_0_ring_emit_vm_flush	,	F_84
amdgpu_uvd_sw_init	,	F_37
WREG32_SOC15	,	F_7
mc_addr	,	V_84
AMDGPU_DOORBELL64_UVD_RING0_1	,	V_70
HEVC_ENC_CMD_REG_WAIT	,	V_253
gart	,	V_242
ETIMEDOUT	,	V_25
AMDGPU_IH_CLIENTID_UVD	,	V_49
DRM_ERROR	,	F_14
uvd_v7_0_enc_get_create_msg	,	F_19
name	,	V_69
idx	,	V_22
uvd_v7_0_mmsch_start	,	F_63
mmUVD_RB_WPTR2	,	V_16
mmUVD_LMI_RBC_RB_64BIT_BAR_LOW	,	V_198
uvd_v7_0_vm_reg_wait	,	F_83
uvd_v7_0_stop	,	F_57
uvd_v7_0_set_clockgating_state	,	F_91
gpu_addr	,	V_37
uvd_v7_0_enc_ring_emit_ib	,	F_81
mmUVD_VCPU_CACHE_OFFSET0	,	V_86
UVD_STATUS__VCPU_REPORT__SHIFT	,	V_186
gart_funcs	,	V_243
mmUVD_RBC_IB_SIZE	,	V_230
wb	,	V_13
timeout	,	V_45
mmUVD_RB_BASE_HI2	,	V_211
dev_err	,	F_65
RB_NO_UPDATE	,	V_193
mmUVD_RB_BASE_LO	,	V_200
"amdgpu: ring %d test failed\n"	,	L_3
fw	,	V_56
VCE_MMSCH_VF_VMID__VF_CTX_VMID__SHIFT	,	V_123
HDP	,	V_223
mmUVD_VCPU_CACHE_OFFSET2	,	V_96
le32_to_cpu	,	F_39
mmUVD_VCPU_CACHE_OFFSET1	,	V_91
end	,	V_137
amdgpu_virt_free_mm_table	,	F_45
dma_fence_wait_timeout	,	F_29
SOC15_REG_OFFSET	,	F_55
mask	,	V_234
eng	,	V_245
uvd_v7_0_irq_funcs	,	V_266
mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW	,	V_89
header_size	,	V_115
amdgpu_ring_write	,	F_15
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK	,	V_162
dma_fence	,	V_27
UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK	,	V_172
uvd_v7_0_enc_ring_emit_fence	,	F_76
vm_inv_eng0_req	,	V_250
uvd_v7_0_enc_ring_get_wptr	,	F_5
AMDGPU_UVD_STACK_SIZE	,	V_98
mmVCE_MMSCH_VF_CTX_ADDR_HI	,	V_120
ptr	,	V_39
amdgpu_uvd_suspend	,	F_46
AMDGPU_UCODE_ID_UVD	,	V_59
__BIG_ENDIAN	,	F_73
"uvd_enc%d"	,	L_12
hub	,	V_238
"UVD and UVD ENC initialized successfully.\n"	,	L_14
uvd_table_size	,	V_117
hdr	,	V_55
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_105
DRM_DEBUG	,	F_58
amdgpu_virt_alloc_mm_table	,	F_43
mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW	,	V_94
amdgpu_ring_commit	,	F_16
RB_RPTR_WR_EN	,	V_194
uint64_t	,	T_1
UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK	,	V_173
rptr	,	V_19
mmUVD_LMI_CTRL	,	V_169
mmUVD_LMI_RBC_IB_VMID	,	V_227
dummy	,	V_35
mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL	,	V_74
mmUVD_RB_SIZE	,	V_202
vm_id	,	V_225
dma_fence_put	,	F_25
MMSCH_VERSION	,	V_149
AMDGPU_PTE_VALID	,	V_247
tmp	,	V_71
"amdgpu: ring failed to lock UVD ring (%d).\n"	,	L_13
cmd_header	,	V_141
amdgpu_gart_get_vm_pde	,	F_85
mmUVD_VCPU_CACHE_SIZE1	,	V_92
vm_inv_eng0_ack	,	V_251
ib	,	V_33
mmUVD_VCPU_CACHE_SIZE2	,	V_97
mmUVD_VCPU_CACHE_SIZE0	,	V_88
wptr	,	V_17
UVD_LMI_CTRL__REQ_MODE_MASK	,	V_174
mmUVD_RB_SIZE2	,	V_212
RB_WPTR_POLL_EN	,	V_192
ctx0_ptb_addr_lo32	,	V_249
mmsch_v1_0_init_header	,	V_112
handle	,	V_26
ctx_switch	,	V_226
ctx0_ptb_addr_hi32	,	V_248
mmUVD_MPC_SET_MUX	,	V_182
amdgpu_irq_add_id	,	F_36
command_type	,	V_142
uvd_v7_0_enc_ring_test_ring	,	F_11
PAGE_SIZE	,	V_63
VCE	,	V_118
uvd_v7_0_ring_emit_hdp_flush	,	F_77
DRM_INFO	,	F_18
status	,	V_208
UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK	,	V_163
usec_timeout	,	V_24
amd_sched_rq	,	V_47
ring_size	,	V_187
mmsch_v1_0_cmd_direct_read_modify_write	,	V_132
uvd_v7_0_enc_ring_vm_funcs	,	V_264
direct	,	V_41
flags	,	V_79
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK	,	V_161
mmUVD_RB_BASE_HI	,	V_201
"UVD is enabled in VM mode\n"	,	L_23
uvd_v7_0_set_enc_ring_funcs	,	F_33
amdgpu_ring_test_ring	,	F_53
MMSCH_COMMAND__DIRECT_REG_WRITE	,	V_143
uvd_v7_0_set_interrupt_state	,	F_88
ALIGN	,	F_38
mmHDP_DEBUG0	,	V_224
amdgpu_iv_entry	,	V_258
get_invalidate_req	,	V_244
uvd_v7_0_set_irq_funcs	,	F_34
AMDGPU_GPU_PAGE_ALIGN	,	F_62
UVD_VCPU_CNTL__CLK_EN_MASK	,	V_184
mmUVD_MPC_SET_ALU	,	V_181
vce	,	V_42
num_enc_rings	,	V_46
mmVCE_MMSCH_VF_MAILBOX_HOST	,	V_126
amd_clockgating_state	,	V_262
firmware	,	V_51
table	,	V_109
mmVCE_MMSCH_VF_CTX_ADDR_LO	,	V_119
err	,	V_40
"Unhandled interrupt: %d %d\n"	,	L_22
UVD_SOFT_RESET__CSM_SOFT_RESET_MASK	,	V_165
common_firmware_header	,	V_54
UVD_SOFT_RESET__RBC_SOFT_RESET_MASK	,	V_164
mmsch_v1_0_cmd_direct_polling	,	V_134
rb_bufsz	,	V_204
"For SRIOV client, shouldn't do anything.\n"	,	L_15
mmUVD_RBC_RB_CNTL	,	V_195
mmVCE_MMSCH_VF_MAILBOX_RESP	,	V_125
AMD_SCHED_PRIORITY_NORMAL	,	V_66
VCE_MMSCH_VF_VMID__VF_CTX_VMID_MASK	,	V_122
EINVAL	,	V_203
mmUVD_RB_RPTR2	,	V_10
"Failed setting up UVD ENC run queue.\n"	,	L_10
mmUVD_MPC_SET_MUXA1	,	V_178
length_dw	,	V_38
gfx	,	V_101
uvd_v7_0_set_ring_funcs	,	F_32
udelay	,	F_64
mmUVD_MPC_SET_MUXA0	,	V_177
vce_table_offset	,	V_150
mmUVD_SOFT_RESET	,	V_160
ucode	,	V_58
entity	,	V_43
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW	,	V_83
"amdgpu: uvd enc failed to lock ring %d (%d).\n"	,	L_1
table_size	,	V_129
uvd_v7_0_enc_ring_emit_vm_flush	,	F_87
mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH	,	V_90
data	,	V_57
mmVCE_MMSCH_VF_CTX_SIZE	,	V_124
amdgpu_mm_table	,	V_108
amdgpu_ring	,	V_1
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_20
HEVC_ENC_CMD_TRAP	,	V_220
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH	,	V_85
lower_32_bits	,	F_8
wptr_offs	,	V_14
mp_swap_cntl	,	V_206
mmUVD_LMI_RBC_IB_64BIT_BAR_LOW	,	V_228
use_doorbell	,	V_12
pd_addr	,	V_236
"amdgpu: failed to get create msg (%ld).\n"	,	L_4
uvd_v7_0_ring_get_rptr	,	F_1
REG_SET_FIELD	,	F_70
AMDGPU_FW_LOAD_PSP	,	V_53
offset	,	V_82
amdgpu_ib	,	V_32
AMDGPU_UVD_SESSION_SIZE	,	V_99
mmUVD_POWER_STATUS	,	V_151
mmsch_v1_0_cmd_direct_write	,	V_130
amdgpu_sched_jobs	,	V_68
WREG32_P	,	F_71
HEVC_ENC_CMD_FENCE	,	V_219
mmUVD_MASTINT_EN	,	V_156
done	,	V_72
MMSCH_V1_0_INSERT_DIRECT_POLL	,	F_68
dma_fence_get	,	F_23
amdgpu_uvd_resume	,	F_41
UVD_POWER_STATUS__UVD_PG_MODE_MASK	,	V_152
uvd_table_offset	,	V_147
uvd_v7_0_ring_emit_hdp_invalidate	,	F_78
entry	,	V_259
"amdgpu: fence wait failed (%ld).\n"	,	L_7
"UVD not responding, trying to reset the VCPU!!!\n"	,	L_17
gb_addr_config	,	V_103
UVD_SOFT_RESET__TAP_SOFT_RESET_MASK	,	V_167
uvd_v7_0_ring_vm_funcs	,	V_263
mmUVD_UDEC_ADDR_CONFIG	,	V_100
amdgpu_job	,	V_30
header	,	V_113
job	,	V_31
uvd_v7_0_hw_fini	,	F_56
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_104
UVD	,	V_5
uvd_v7_0_enc_ring_test_ib	,	F_28
RB_BLKSZ	,	V_190
uvd_v7_0_enc_ring_set_wptr	,	F_9
HEVC_ENC_CMD_END	,	V_23
amdgpu_irq_src	,	V_254
amdgpu_uvd_sw_fini	,	F_49
HEVC_ENC_CMD_REG_WRITE	,	V_252
ready	,	V_73
"uvd"	,	L_11
addr	,	V_111
"UVD ENC is enabled in VM mode\n"	,	L_24
UVD_MASTINT_EN__VCPU_EN_MASK	,	V_157
uvd_v7_0_enc_get_destroy_msg	,	F_26
mmUVD_LMI_SWAP_CNTL	,	V_175
amdgpu_device	,	V_3
entity_enc	,	V_67
uvd	,	V_7
mmUVD_GPCOM_VCPU_DATA1	,	V_217
mmUVD_GPCOM_VCPU_DATA0	,	V_216
src_id	,	V_260
uvd_v7_0_sw_fini	,	F_44
WARN_ON	,	F_75
ucode_size_bytes	,	V_62
u64	,	T_3
cpu_addr	,	V_114
NBIF	,	V_221
MMSCH_COMMAND__DIRECT_REG_POLLING	,	V_145
amd_sched_entity_init	,	F_40
HEVC_ENC_CMD_IB_VM	,	V_231
mmUVD_VCPU_CNTL	,	V_183
funcs	,	V_240
mm_table	,	V_140
fence	,	V_28
amdgpu_fence_process	,	F_90
UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK	,	V_155
lmi_swap_cntl	,	V_205
AMDGPU_FENCE_FLAG_64BIT	,	V_214
