 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: V-2023.12-SP5-3
Date   : Tue Nov  4 10:22:10 2025
****************************************

Operating Conditions: tsl18fs120_scl_ff   Library: tsl18fs120_scl_ff
Wire Load Model Mode: top

  Startpoint: acc_reg_reg[30]
              (rising edge-triggered flip-flop)
  Endpoint: Result[30] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           35000                 tsl18fs120_scl_ff

  Point                                    Incr       Path
  -----------------------------------------------------------
  acc_reg_reg[30]/CP (dfnrq1)              0.00       0.00 r
  acc_reg_reg[30]/Q (dfnrq1)               0.23       0.23 f
  Result[30] (out)                         0.00       0.23 f
  data arrival time                                   0.23
  -----------------------------------------------------------
  (Path is unconstrained)


1
