<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_604_LCD_20X4_2BO_DEM_UDSS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LCD_20X4_2BO_DEM_UDSS.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_2BO_DEM_UDSS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcd_20x4_2bo_dem_udss.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lcd_20x4_2bo_dem_udss.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lcd_20x4_2bo_dem_udss.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1597020638" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1597020638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597020638" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1858406517931905658" xil_pn:start_ts="1597020638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597020638" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8555396128587085254" xil_pn:start_ts="1597020638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597020638" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1597020638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597020638" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3060530646952690808" xil_pn:start_ts="1597020638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597020638" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1597020638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597020638" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7702625671940964612" xil_pn:start_ts="1597020638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597020743" xil_pn:in_ck="-2929171373006189972" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3471293958722306485" xil_pn:start_ts="1597020728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.lso"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ngc"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ngr"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.prj"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.stx"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.syr"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.xst"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_vhdl.prj"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1597020654" xil_pn:in_ck="7634454586176540499" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6854942621524795987" xil_pn:start_ts="1597020654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597020750" xil_pn:in_ck="3355404787149307534" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4344419423750444423" xil_pn:start_ts="1597020743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.bld"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ngd"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1597020755" xil_pn:in_ck="3355404787149307535" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1597020750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.pcf"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_map.map"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_map.mrp"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_map.ncd"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_map.ngm"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_map.xrpt"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_summary.xml"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1597020778" xil_pn:in_ck="5602722724807802152" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1597020755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ncd"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.pad"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.par"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ptwx"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.unroutes"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.xpi"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_pad.csv"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_pad.txt"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1597020785" xil_pn:in_ck="-5166312681634301096" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1597020778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lcd_20x4_2bo_dem_udss.bgn"/>
      <outfile xil_pn:name="lcd_20x4_2bo_dem_udss.bit"/>
      <outfile xil_pn:name="lcd_20x4_2bo_dem_udss.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1597020789" xil_pn:in_ck="2096618410837598914" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1597020788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1597020778" xil_pn:in_ck="3355404787149307403" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1597020774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.twr"/>
      <outfile xil_pn:name="LCD_20X4_2BO_DEM_UDSS.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
