library ieee;
use ieee.std_logic_1164.all;

entity SequentialCircuitTemplate is
	
	generic (N: positive := 8);
	port (
		--control inputs
		clk, rst: in std_logic;
		--data inputs
		d: in std_logic_vector(N-1 downto 0);
		--data outputs		
		q: out std_logic_vector(N-1 downto 0)
		);
		
end entity;

architecture canonicalForm of SequentialCircuitTemplate is

	subtype InternalState is std_logic_vector(N-1 downto 0);
	signal nextState, currentState: InternalState;
	
begin

	-- next-state logic (combinational)
	nextState <= ... currentState ... d ...
	
	-- memory element (sequential)
	currentState <= nextState;
	-- output logic


end architecture;