vendor_name = ModelSim
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/gate1.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/halfAdder.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/waveform.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/waveform2.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/testBus.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/output_files/gate_on_buses.bdf
source_file = 1, output_files/waveformtest.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/waveformtest.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/truthtable.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/waveformtruth.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/multiplexer.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/Waveformmulti2.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/fourbitsmultibdf.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/fourbitwaveform.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/onesixwaveform.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/onesix.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/threetwo.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/threetwowaveform.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/sevenseg.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/displaywaveform.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/sevensegwaveform.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/secondsevenseg.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/final.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/finalwaveform.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/onebitadder.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/onebitwaveform.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/clawaveform.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/clalogic.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/finalfourbitadder.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/clafourwaveform.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/inverter.bdf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/inverterwaveform.vwf
source_file = 1, /cs/student/ug/2019/amukhame/Desktop/Quartus/gate1_restored/db/gate1.cbx.xml
design_name = inverter
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, inverter, 1
instance = comp, \O[31]~output , O[31]~output, inverter, 1
instance = comp, \O[30]~output , O[30]~output, inverter, 1
instance = comp, \O[29]~output , O[29]~output, inverter, 1
instance = comp, \O[28]~output , O[28]~output, inverter, 1
instance = comp, \O[27]~output , O[27]~output, inverter, 1
instance = comp, \O[26]~output , O[26]~output, inverter, 1
instance = comp, \O[25]~output , O[25]~output, inverter, 1
instance = comp, \O[24]~output , O[24]~output, inverter, 1
instance = comp, \O[23]~output , O[23]~output, inverter, 1
instance = comp, \O[22]~output , O[22]~output, inverter, 1
instance = comp, \O[21]~output , O[21]~output, inverter, 1
instance = comp, \O[20]~output , O[20]~output, inverter, 1
instance = comp, \O[19]~output , O[19]~output, inverter, 1
instance = comp, \O[18]~output , O[18]~output, inverter, 1
instance = comp, \O[17]~output , O[17]~output, inverter, 1
instance = comp, \O[16]~output , O[16]~output, inverter, 1
instance = comp, \O[15]~output , O[15]~output, inverter, 1
instance = comp, \O[14]~output , O[14]~output, inverter, 1
instance = comp, \O[13]~output , O[13]~output, inverter, 1
instance = comp, \O[12]~output , O[12]~output, inverter, 1
instance = comp, \O[11]~output , O[11]~output, inverter, 1
instance = comp, \O[10]~output , O[10]~output, inverter, 1
instance = comp, \O[9]~output , O[9]~output, inverter, 1
instance = comp, \O[8]~output , O[8]~output, inverter, 1
instance = comp, \O[7]~output , O[7]~output, inverter, 1
instance = comp, \O[6]~output , O[6]~output, inverter, 1
instance = comp, \O[5]~output , O[5]~output, inverter, 1
instance = comp, \O[4]~output , O[4]~output, inverter, 1
instance = comp, \O[3]~output , O[3]~output, inverter, 1
instance = comp, \O[2]~output , O[2]~output, inverter, 1
instance = comp, \O[1]~output , O[1]~output, inverter, 1
instance = comp, \O[0]~output , O[0]~output, inverter, 1
instance = comp, \B[31]~input , B[31]~input, inverter, 1
instance = comp, \B[30]~input , B[30]~input, inverter, 1
instance = comp, \B[29]~input , B[29]~input, inverter, 1
instance = comp, \B[28]~input , B[28]~input, inverter, 1
instance = comp, \B[27]~input , B[27]~input, inverter, 1
instance = comp, \B[26]~input , B[26]~input, inverter, 1
instance = comp, \B[25]~input , B[25]~input, inverter, 1
instance = comp, \B[24]~input , B[24]~input, inverter, 1
instance = comp, \B[23]~input , B[23]~input, inverter, 1
instance = comp, \B[22]~input , B[22]~input, inverter, 1
instance = comp, \B[21]~input , B[21]~input, inverter, 1
instance = comp, \B[20]~input , B[20]~input, inverter, 1
instance = comp, \B[19]~input , B[19]~input, inverter, 1
instance = comp, \B[18]~input , B[18]~input, inverter, 1
instance = comp, \B[17]~input , B[17]~input, inverter, 1
instance = comp, \B[16]~input , B[16]~input, inverter, 1
instance = comp, \B[15]~input , B[15]~input, inverter, 1
instance = comp, \B[14]~input , B[14]~input, inverter, 1
instance = comp, \B[13]~input , B[13]~input, inverter, 1
instance = comp, \B[12]~input , B[12]~input, inverter, 1
instance = comp, \B[11]~input , B[11]~input, inverter, 1
instance = comp, \B[10]~input , B[10]~input, inverter, 1
instance = comp, \B[9]~input , B[9]~input, inverter, 1
instance = comp, \B[8]~input , B[8]~input, inverter, 1
instance = comp, \B[7]~input , B[7]~input, inverter, 1
instance = comp, \B[6]~input , B[6]~input, inverter, 1
instance = comp, \B[5]~input , B[5]~input, inverter, 1
instance = comp, \B[4]~input , B[4]~input, inverter, 1
instance = comp, \B[3]~input , B[3]~input, inverter, 1
instance = comp, \B[2]~input , B[2]~input, inverter, 1
instance = comp, \B[1]~input , B[1]~input, inverter, 1
instance = comp, \B[0]~input , B[0]~input, inverter, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, inverter, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, inverter, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, inverter, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
