// Seed: 1801512806
module module_0;
endmodule
module module_1 (
    id_1["" : 1],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic   id_0,
    output supply0 id_1,
    input  uwire   id_2
);
  logic id_4;
  ;
  always id_0 = id_4;
  id_5 :
  assert property (@(-1 or posedge id_2) id_5) id_4 = (id_2);
  logic [7:0][-1] id_6;
  ;
  wor id_7, id_8, id_9, id_10;
  parameter id_11 = 1;
  assign id_7 = id_8 ? -1 !=? id_9 : id_4;
  wire id_12;
  assign id_6 = -1;
  assign id_6 = id_5;
  logic id_13;
  ;
  module_0 modCall_1 ();
endmodule
