# CPU after modifed Harvard arhitecture 
# Has 16 instructions on 3 operands --> RISC arhitecture
# Has 16 registers with 8 bits each
# Made to be run on FPGA
