lbl_8001D1FC:
/* 8001D1FC 00000000  94 21 FF 50 */	stwu r1, -0xb0(r1)
/* 8001D200 00000004  7C 08 02 A6 */	mflr r0
/* 8001D204 00000008  90 01 00 B4 */	stw r0, 0xb4(r1)
/* 8001D208 0000000C  93 E1 00 AC */	stw r31, 0xac(r1)
/* 8001D20C 00000010  93 C1 00 A8 */	stw r30, 0xa8(r1)
/* 8001D210 00000014  7C 7E 1B 78 */	mr r30, r3
/* 8001D214 00000018  3C 60 80 40 */	lis r3, 0x8040
/* 8001D218 0000001C  38 63 61 C0 */	addi r3, r3, 0x61c0
/* 8001D21C 00000020  83 E3 5D AC */	lwz r31, 0x5dac(r3)
/* 8001D220 00000024  38 61 00 2C */	addi r3, r1, 0x2c
/* 8001D224 00000028  48 05 AA 45 */	bl func_80077C68
/* 8001D228 0000002C  C0 1F 04 D0 */	lfs f0, 0x4d0(r31)
/* 8001D22C 00000030  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 8001D230 00000034  C0 1F 04 D4 */	lfs f0, 0x4d4(r31)
/* 8001D234 00000038  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 8001D238 0000003C  C0 1F 04 D8 */	lfs f0, 0x4d8(r31)
/* 8001D23C 00000040  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 8001D240 00000044  C0 1E 04 D4 */	lfs f0, 0x4d4(r30)
/* 8001D244 00000048  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 8001D248 0000004C  80 6D 81 E8 */	lwz r3, data_80450768(r13)
/* 8001D24C 00000050  A8 9F 04 E6 */	lha r4, 0x4e6(r31)
/* 8001D250 00000054  4B FE F1 8D */	bl func_8000C3DC
/* 8001D254 00000058  C0 02 82 04 */	lfs f0, f_op_f_op_actor_mng__LIT_4645(r2)
/* 8001D258 0000005C  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 8001D25C 00000060  C0 3E 04 D4 */	lfs f1, 0x4d4(r30)
/* 8001D260 00000064  C0 1F 04 D4 */	lfs f0, 0x4d4(r31)
/* 8001D264 00000068  EC 01 00 28 */	fsubs f0, f1, f0
/* 8001D268 0000006C  D0 01 00 24 */	stfs f0, 0x24(r1)
/* 8001D26C 00000070  C0 02 82 54 */	lfs f0, LIT_6174(r2)
/* 8001D270 00000074  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 8001D274 00000078  38 61 00 20 */	addi r3, r1, 0x20
/* 8001D278 0000007C  38 81 00 08 */	addi r4, r1, 8
/* 8001D27C 00000080  48 25 3C 71 */	bl func_80270EEC
/* 8001D280 00000084  38 61 00 08 */	addi r3, r1, 8
/* 8001D284 00000088  38 9F 04 D0 */	addi r4, r31, 0x4d0
/* 8001D288 0000008C  7C 65 1B 78 */	mr r5, r3
/* 8001D28C 00000090  48 32 9E 05 */	bl func_80347090
/* 8001D290 00000094  38 61 00 2C */	addi r3, r1, 0x2c
/* 8001D294 00000098  38 81 00 14 */	addi r4, r1, 0x14
/* 8001D298 0000009C  38 A1 00 08 */	addi r5, r1, 8
/* 8001D29C 000000A0  7F C6 F3 78 */	mr r6, r30
/* 8001D2A0 000000A4  48 05 AA C5 */	bl func_80077D64
/* 8001D2A4 000000A8  3C 60 80 40 */	lis r3, 0x8040
/* 8001D2A8 000000AC  38 63 61 C0 */	addi r3, r3, 0x61c0
/* 8001D2AC 000000B0  38 63 0F 38 */	addi r3, r3, 0xf38
/* 8001D2B0 000000B4  38 81 00 2C */	addi r4, r1, 0x2c
/* 8001D2B4 000000B8  48 05 71 01 */	bl func_800743B4
/* 8001D2B8 000000BC  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 8001D2BC 000000C0  41 82 00 48 */	beq lbl_8001D304
/* 8001D2C0 000000C4  C0 1F 04 D0 */	lfs f0, 0x4d0(r31)
/* 8001D2C4 000000C8  D0 1E 04 D0 */	stfs f0, 0x4d0(r30)
/* 8001D2C8 000000CC  C0 1F 04 D8 */	lfs f0, 0x4d8(r31)
/* 8001D2CC 000000D0  D0 1E 04 D8 */	stfs f0, 0x4d8(r30)
/* 8001D2D0 000000D4  C0 1E 04 D0 */	lfs f0, 0x4d0(r30)
/* 8001D2D4 000000D8  D0 1E 04 BC */	stfs f0, 0x4bc(r30)
/* 8001D2D8 000000DC  C0 1E 04 D4 */	lfs f0, 0x4d4(r30)
/* 8001D2DC 000000E0  D0 1E 04 C0 */	stfs f0, 0x4c0(r30)
/* 8001D2E0 000000E4  C0 1E 04 D8 */	lfs f0, 0x4d8(r30)
/* 8001D2E4 000000E8  D0 1E 04 C4 */	stfs f0, 0x4c4(r30)
/* 8001D2E8 000000EC  C0 02 82 04 */	lfs f0, f_op_f_op_actor_mng__LIT_4645(r2)
/* 8001D2EC 000000F0  D0 1E 05 2C */	stfs f0, 0x52c(r30)
/* 8001D2F0 000000F4  38 61 00 2C */	addi r3, r1, 0x2c
/* 8001D2F4 000000F8  38 80 FF FF */	li r4, -1
/* 8001D2F8 000000FC  48 05 A9 E5 */	bl func_80077CDC
/* 8001D2FC 00000100  38 60 00 01 */	li r3, 1
/* 8001D300 00000104  48 00 00 14 */	b lbl_8001D314
lbl_8001D304:
/* 8001D304 00000000  38 61 00 2C */	addi r3, r1, 0x2c
/* 8001D308 00000004  38 80 FF FF */	li r4, -1
/* 8001D30C 00000008  48 05 A9 D1 */	bl func_80077CDC
/* 8001D310 0000000C  38 60 00 00 */	li r3, 0
lbl_8001D314:
/* 8001D314 00000000  83 E1 00 AC */	lwz r31, 0xac(r1)
/* 8001D318 00000004  83 C1 00 A8 */	lwz r30, 0xa8(r1)
/* 8001D31C 00000008  80 01 00 B4 */	lwz r0, 0xb4(r1)
/* 8001D320 0000000C  7C 08 03 A6 */	mtlr r0
/* 8001D324 00000010  38 21 00 B0 */	addi r1, r1, 0xb0
/* 8001D328 00000014  4E 80 00 20 */	blr 
