v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 50600 45700 1 0 0 gnd-1.sym
N 50700 46000 50700 46200 4
N 46600 45900 48100 45900 4
{
T 47700 46000 5 10 1 1 0 0 1
netname=POS
}
C 45400 46000 1 180 0 resistor-2.sym
{
T 45000 45650 5 10 0 0 180 0 1
device=RESISTOR
T 44800 46400 5 10 1 1 0 0 1
refdes=R2
T 44800 46100 5 10 1 1 0 0 1
value=500
}
C 46600 46000 1 180 0 resistor-2.sym
{
T 46200 45650 5 10 0 0 180 0 1
device=RESISTOR
T 46000 46400 5 10 1 1 0 0 1
refdes=R3
T 46000 46100 5 10 1 1 0 0 1
value=1k
}
C 47300 42700 1 90 0 capacitor-1.sym
{
T 46600 42900 5 10 0 0 90 0 1
device=CAPACITOR
T 47700 43500 5 10 1 1 180 0 1
refdes=C3
T 46400 42900 5 10 0 0 90 0 1
symversion=0.1
T 47500 43100 5 10 1 1 0 0 1
value=113n
}
C 46500 44400 1 180 0 capacitor-1.sym
{
T 46300 43700 5 10 0 0 180 0 1
device=CAPACITOR
T 46300 44600 5 10 1 1 0 0 1
refdes=C2
T 46300 43500 5 10 0 0 180 0 1
symversion=0.1
T 46700 44500 5 10 1 1 180 0 1
value=225n
}
N 45400 45900 45700 45900 4
C 47000 42100 1 0 0 gnd-1.sym
N 47100 42400 47100 42700 4
N 47100 43600 47100 45900 4
N 45600 44200 45600 45900 4
C 41800 43900 1 0 0 gnd-1.sym
N 41900 44200 41900 44300 4
N 41900 45500 41900 45900 4
C 41600 44300 1 0 0 vac-1.sym
{
T 42300 44950 5 10 1 1 0 0 1
refdes=V1
T 42300 45150 5 10 0 0 0 0 1
device=vac
T 42300 45350 5 10 0 0 0 0 1
footprint=none
T 42300 44750 5 10 1 1 0 0 1
value=dc 0 ac 1
}
N 50700 47400 50700 48300 4
C 48300 42500 1 0 0 vdc-1.sym
{
T 49000 43350 5 10 1 1 0 0 1
refdes=V3
T 49000 43350 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 49000 43550 5 10 0 0 0 0 1
footprint=none
T 49000 43150 5 10 1 1 0 0 1
value=DC 15V
}
C 48500 42100 1 0 0 gnd-1.sym
N 48100 45500 47900 45500 4
{
T 47700 45600 5 10 1 1 0 0 1
netname=NEG
}
N 47900 44600 47900 45500 4
N 48600 46100 48600 48300 4
{
T 50700 47500 5 10 1 1 0 0 1
netname=VEE
}
N 48600 48300 50700 48300 4
C 49200 44600 1 90 0 resistor-2.sym
{
T 48850 45000 5 10 0 0 90 0 1
device=RESISTOR
T 49400 45000 5 10 1 1 0 0 1
refdes=R4
T 49400 44800 5 10 1 1 0 0 1
value=100
}
N 47900 44600 49100 44600 4
N 49100 45500 49100 45700 4
N 46500 44200 50100 44200 4
N 50100 44200 50100 45700 4
N 50100 45700 49100 45700 4
{
T 49200 45800 5 10 1 1 0 0 1
netname=OUT
}
C 48100 45300 1 0 0 aop-spice-1.sym
{
T 49150 45450 5 8 0 0 0 0 1
device=AOP-Standard
T 48800 46400 5 10 1 1 0 0 1
refdes=X1
T 48100 45300 5 10 0 0 0 0 1
model-name=LM741/NS
T 48100 45300 5 10 0 0 0 0 1
file=LM741.MOD
T 48800 46200 5 10 1 1 0 0 1
value=LM741
}
N 48600 43700 48600 45300 4
{
T 48600 43700 5 10 1 1 0 0 1
netname=VCC
}
C 51000 47400 1 180 0 vdc-1.sym
{
T 51500 47150 5 10 1 1 180 0 1
refdes=V2
T 50300 46550 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
T 50300 46350 5 10 0 0 180 0 1
footprint=none
T 51900 46850 5 10 1 1 180 0 1
value=DC 15V
}
T 51700 42200 9 10 1 0 0 0 2
VCC means Voltage Collector Collector or positive terminal
VEE means Voltage Emmiter Emmiter or negative terminal
T 46900 49600 9 20 1 0 0 0 1
Filter Sallen-Key
N 48600 42400 48600 42500 4
C 44200 46000 1 180 0 resistor-2.sym
{
T 43800 45650 5 10 0 0 180 0 1
device=RESISTOR
T 43600 46400 5 10 1 1 0 0 1
refdes=R1
T 43600 46100 5 10 1 1 0 0 1
value=500
}
N 41900 45900 43300 45900 4
N 44200 45900 44500 45900 4
C 44500 44700 1 90 0 capacitor-1.sym
{
T 43800 44900 5 10 0 0 90 0 1
device=CAPACITOR
T 44900 45500 5 10 1 1 180 0 1
refdes=C1
T 43600 44900 5 10 0 0 90 0 1
symversion=0.1
T 44700 45100 5 10 1 1 0 0 1
value=22n
}
C 44200 44200 1 0 0 gnd-1.sym
N 44300 44500 44300 44700 4
N 44300 45600 44300 45900 4
