{
  "module_name": "tegra234-mc.h",
  "hash_id": "c5510225c6a633a2ded71573551698bff2bd27699ac07fe1135d564536cd33de",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/tegra234-mc.h",
  "human_readable_source": " \n \n\n#ifndef DT_BINDINGS_MEMORY_TEGRA234_MC_H\n#define DT_BINDINGS_MEMORY_TEGRA234_MC_H\n\n \n#define TEGRA234_SID_INVALID\t\t0x00\n#define TEGRA234_SID_PASSTHROUGH\t0x7f\n\n \n#define TEGRA234_SID_ISO_NVDISPLAY\t0x01\n#define TEGRA234_SID_ISO_VI\t\t0x02\n#define TEGRA234_SID_ISO_VIFALC\t\t0x03\n#define TEGRA234_SID_ISO_VI2\t\t0x04\n#define TEGRA234_SID_ISO_VI2FALC\t0x05\n#define TEGRA234_SID_ISO_VI_VM2\t\t0x06\n#define TEGRA234_SID_ISO_VI2_VM2\t0x07\n\n \n#define TEGRA234_SID_AON\t\t0x01\n#define TEGRA234_SID_APE\t\t0x02\n#define TEGRA234_SID_HDA\t\t0x03\n#define TEGRA234_SID_GPCDMA\t\t0x04\n#define TEGRA234_SID_ETR\t\t0x05\n#define TEGRA234_SID_MGBE\t\t0x06\n#define TEGRA234_SID_NVDISPLAY\t\t0x07\n#define TEGRA234_SID_DCE\t\t0x08\n#define TEGRA234_SID_PSC\t\t0x09\n#define TEGRA234_SID_RCE\t\t0x0a\n#define TEGRA234_SID_SCE\t\t0x0b\n#define TEGRA234_SID_UFSHC\t\t0x0c\n#define TEGRA234_SID_APE_1\t\t0x0d\n#define TEGRA234_SID_GPCDMA_1\t\t0x0e\n#define TEGRA234_SID_GPCDMA_2\t\t0x0f\n#define TEGRA234_SID_GPCDMA_3\t\t0x10\n#define TEGRA234_SID_GPCDMA_4\t\t0x11\n#define TEGRA234_SID_PCIE0\t\t0x12\n#define TEGRA234_SID_PCIE4\t\t0x13\n#define TEGRA234_SID_PCIE5\t\t0x14\n#define TEGRA234_SID_PCIE6\t\t0x15\n#define TEGRA234_SID_RCE_VM2\t\t0x16\n#define TEGRA234_SID_RCE_SERVER\t\t0x17\n#define TEGRA234_SID_SMMU_TEST\t\t0x18\n#define TEGRA234_SID_UFS_1\t\t0x19\n#define TEGRA234_SID_UFS_2\t\t0x1a\n#define TEGRA234_SID_UFS_3\t\t0x1b\n#define TEGRA234_SID_UFS_4\t\t0x1c\n#define TEGRA234_SID_UFS_5\t\t0x1d\n#define TEGRA234_SID_UFS_6\t\t0x1e\n#define TEGRA234_SID_PCIE9\t\t0x1f\n#define TEGRA234_SID_VSE_GPCDMA_VM0\t0x20\n#define TEGRA234_SID_VSE_GPCDMA_VM1\t0x21\n#define TEGRA234_SID_VSE_GPCDMA_VM2\t0x22\n#define TEGRA234_SID_NVDLA1\t\t0x23\n#define TEGRA234_SID_NVENC\t\t0x24\n#define TEGRA234_SID_NVJPG1\t\t0x25\n#define TEGRA234_SID_OFA\t\t0x26\n#define TEGRA234_SID_MGBE_VF1\t\t0x49\n#define TEGRA234_SID_MGBE_VF2\t\t0x4a\n#define TEGRA234_SID_MGBE_VF3\t\t0x4b\n#define TEGRA234_SID_MGBE_VF4\t\t0x4c\n#define TEGRA234_SID_MGBE_VF5\t\t0x4d\n#define TEGRA234_SID_MGBE_VF6\t\t0x4e\n#define TEGRA234_SID_MGBE_VF7\t\t0x4f\n#define TEGRA234_SID_MGBE_VF8\t\t0x50\n#define TEGRA234_SID_MGBE_VF9\t\t0x51\n#define TEGRA234_SID_MGBE_VF10\t\t0x52\n#define TEGRA234_SID_MGBE_VF11\t\t0x53\n#define TEGRA234_SID_MGBE_VF12\t\t0x54\n#define TEGRA234_SID_MGBE_VF13\t\t0x55\n#define TEGRA234_SID_MGBE_VF14\t\t0x56\n#define TEGRA234_SID_MGBE_VF15\t\t0x57\n#define TEGRA234_SID_MGBE_VF16\t\t0x58\n#define TEGRA234_SID_MGBE_VF17\t\t0x59\n#define TEGRA234_SID_MGBE_VF18\t\t0x5a\n#define TEGRA234_SID_MGBE_VF19\t\t0x5b\n#define TEGRA234_SID_MGBE_VF20\t\t0x5c\n#define TEGRA234_SID_APE_2\t\t0x5e\n#define TEGRA234_SID_APE_3\t\t0x5f\n#define TEGRA234_SID_UFS_7\t\t0x60\n#define TEGRA234_SID_UFS_8\t\t0x61\n#define TEGRA234_SID_UFS_9\t\t0x62\n#define TEGRA234_SID_UFS_10\t\t0x63\n#define TEGRA234_SID_UFS_11\t\t0x64\n#define TEGRA234_SID_UFS_12\t\t0x65\n#define TEGRA234_SID_UFS_13\t\t0x66\n#define TEGRA234_SID_UFS_14\t\t0x67\n#define TEGRA234_SID_UFS_15\t\t0x68\n#define TEGRA234_SID_UFS_16\t\t0x69\n#define TEGRA234_SID_UFS_17\t\t0x6a\n#define TEGRA234_SID_UFS_18\t\t0x6b\n#define TEGRA234_SID_UFS_19\t\t0x6c\n#define TEGRA234_SID_UFS_20\t\t0x6d\n#define TEGRA234_SID_GPCDMA_5\t\t0x6e\n#define TEGRA234_SID_GPCDMA_6\t\t0x6f\n#define TEGRA234_SID_GPCDMA_7\t\t0x70\n#define TEGRA234_SID_GPCDMA_8\t\t0x71\n#define TEGRA234_SID_GPCDMA_9\t\t0x72\n\n \n#define TEGRA234_SID_SDMMC1A\t\t0x01\n#define TEGRA234_SID_SDMMC4\t\t0x02\n#define TEGRA234_SID_EQOS\t\t0x03\n#define TEGRA234_SID_HWMP_PMA\t\t0x04\n#define TEGRA234_SID_PCIE1\t\t0x05\n#define TEGRA234_SID_PCIE2\t\t0x06\n#define TEGRA234_SID_PCIE3\t\t0x07\n#define TEGRA234_SID_PCIE7\t\t0x08\n#define TEGRA234_SID_PCIE8\t\t0x09\n#define TEGRA234_SID_PCIE10\t\t0x0b\n#define TEGRA234_SID_QSPI0\t\t0x0c\n#define TEGRA234_SID_QSPI1\t\t0x0d\n#define TEGRA234_SID_XUSB_HOST\t\t0x0e\n#define TEGRA234_SID_XUSB_DEV\t\t0x0f\n#define TEGRA234_SID_BPMP\t\t0x10\n#define TEGRA234_SID_FSI\t\t0x11\n#define TEGRA234_SID_PVA0_VM0\t\t0x12\n#define TEGRA234_SID_PVA0_VM1\t\t0x13\n#define TEGRA234_SID_PVA0_VM2\t\t0x14\n#define TEGRA234_SID_PVA0_VM3\t\t0x15\n#define TEGRA234_SID_PVA0_VM4\t\t0x16\n#define TEGRA234_SID_PVA0_VM5\t\t0x17\n#define TEGRA234_SID_PVA0_VM6\t\t0x18\n#define TEGRA234_SID_PVA0_VM7\t\t0x19\n#define TEGRA234_SID_XUSB_VF0\t\t0x1a\n#define TEGRA234_SID_XUSB_VF1\t\t0x1b\n#define TEGRA234_SID_XUSB_VF2\t\t0x1c\n#define TEGRA234_SID_XUSB_VF3\t\t0x1d\n#define TEGRA234_SID_EQOS_VF1\t\t0x1e\n#define TEGRA234_SID_EQOS_VF2\t\t0x1f\n#define TEGRA234_SID_EQOS_VF3\t\t0x20\n#define TEGRA234_SID_EQOS_VF4\t\t0x21\n#define TEGRA234_SID_ISP_VM2\t\t0x22\n#define TEGRA234_SID_HOST1X\t\t0x27\n#define TEGRA234_SID_ISP\t\t0x28\n#define TEGRA234_SID_NVDEC\t\t0x29\n#define TEGRA234_SID_NVJPG\t\t0x2a\n#define TEGRA234_SID_NVDLA0\t\t0x2b\n#define TEGRA234_SID_PVA0\t\t0x2c\n#define TEGRA234_SID_SES_SE0\t\t0x2d\n#define TEGRA234_SID_SES_SE1\t\t0x2e\n#define TEGRA234_SID_SES_SE2\t\t0x2f\n#define TEGRA234_SID_SEU1_SE0\t\t0x30\n#define TEGRA234_SID_SEU1_SE1\t\t0x31\n#define TEGRA234_SID_SEU1_SE2\t\t0x32\n#define TEGRA234_SID_TSEC\t\t0x33\n#define TEGRA234_SID_VIC\t\t0x34\n#define TEGRA234_SID_HC_VM0\t\t0x3d\n#define TEGRA234_SID_HC_VM1\t\t0x3e\n#define TEGRA234_SID_HC_VM2\t\t0x3f\n#define TEGRA234_SID_HC_VM3\t\t0x40\n#define TEGRA234_SID_HC_VM4\t\t0x41\n#define TEGRA234_SID_HC_VM5\t\t0x42\n#define TEGRA234_SID_HC_VM6\t\t0x43\n#define TEGRA234_SID_HC_VM7\t\t0x44\n#define TEGRA234_SID_SE_VM0\t\t0x45\n#define TEGRA234_SID_SE_VM1\t\t0x46\n#define TEGRA234_SID_SE_VM2\t\t0x47\n#define TEGRA234_SID_ISPFALC\t\t0x48\n#define TEGRA234_SID_NISO1_SMMU_TEST\t0x49\n#define TEGRA234_SID_TSEC_VM0\t\t0x4a\n\n \n#define TEGRA234_SID_HOST1X_CTX0\t0x35\n#define TEGRA234_SID_HOST1X_CTX1\t0x36\n#define TEGRA234_SID_HOST1X_CTX2\t0x37\n#define TEGRA234_SID_HOST1X_CTX3\t0x38\n#define TEGRA234_SID_HOST1X_CTX4\t0x39\n#define TEGRA234_SID_HOST1X_CTX5\t0x3a\n#define TEGRA234_SID_HOST1X_CTX6\t0x3b\n#define TEGRA234_SID_HOST1X_CTX7\t0x3c\n\n \n\n \n#define TEGRA234_MEMORY_CLIENT_PTCR 0x00\n \n#define TEGRA234_MEMORY_CLIENT_MIU7R 0x01\n \n#define TEGRA234_MEMORY_CLIENT_MIU7W 0x02\n \n#define TEGRA234_MEMORY_CLIENT_MIU8R 0x03\n \n#define TEGRA234_MEMORY_CLIENT_MIU8W 0x04\n \n#define TEGRA234_MEMORY_CLIENT_MIU9R 0x05\n \n#define TEGRA234_MEMORY_CLIENT_MIU9W 0x06\n \n#define TEGRA234_MEMORY_CLIENT_MIU10R 0x07\n \n#define TEGRA234_MEMORY_CLIENT_MIU10W 0x08\n \n#define TEGRA234_MEMORY_CLIENT_MIU11R 0x09\n \n#define TEGRA234_MEMORY_CLIENT_MIU11W 0x0a\n \n#define TEGRA234_MEMORY_CLIENT_MIU12R 0x0b\n \n#define TEGRA234_MEMORY_CLIENT_MIU12W 0x0c\n \n#define TEGRA234_MEMORY_CLIENT_MIU13R 0x0d\n \n#define TEGRA234_MEMORY_CLIENT_MIU13W 0x0e\n#define TEGRA234_MEMORY_CLIENT_NVL5RHP 0x13\n#define TEGRA234_MEMORY_CLIENT_NVL5R 0x14\n \n#define TEGRA234_MEMORY_CLIENT_HDAR 0x15\n \n#define TEGRA234_MEMORY_CLIENT_HOST1XDMAR 0x16\n#define TEGRA234_MEMORY_CLIENT_NVL5W 0x17\n#define TEGRA234_MEMORY_CLIENT_NVL6RHP 0x18\n#define TEGRA234_MEMORY_CLIENT_NVL6R 0x19\n#define TEGRA234_MEMORY_CLIENT_NVL6W 0x1a\n#define TEGRA234_MEMORY_CLIENT_NVL7RHP 0x1b\n#define TEGRA234_MEMORY_CLIENT_NVENCSRD 0x1c\n#define TEGRA234_MEMORY_CLIENT_NVL7R 0x1d\n#define TEGRA234_MEMORY_CLIENT_NVL7W 0x1e\n#define TEGRA234_MEMORY_CLIENT_NVL8RHP 0x20\n#define TEGRA234_MEMORY_CLIENT_NVL8R 0x21\n#define TEGRA234_MEMORY_CLIENT_NVL8W 0x22\n#define TEGRA234_MEMORY_CLIENT_NVL9RHP 0x23\n#define TEGRA234_MEMORY_CLIENT_NVL9R 0x24\n#define TEGRA234_MEMORY_CLIENT_NVL9W 0x25\n \n#define TEGRA234_MEMORY_CLIENT_PCIE6AR 0x28\n \n#define TEGRA234_MEMORY_CLIENT_PCIE6AW 0x29\n \n#define TEGRA234_MEMORY_CLIENT_PCIE7AR 0x2a\n#define TEGRA234_MEMORY_CLIENT_NVENCSWR 0x2b\n \n#define TEGRA234_MEMORY_CLIENT_DLA0RDB 0x2c\n \n#define TEGRA234_MEMORY_CLIENT_DLA0RDB1 0x2d\n \n#define TEGRA234_MEMORY_CLIENT_DLA0WRB 0x2e\n \n#define TEGRA234_MEMORY_CLIENT_DLA1RDB 0x2f\n \n#define TEGRA234_MEMORY_CLIENT_PCIE7AW 0x30\n \n#define TEGRA234_MEMORY_CLIENT_PCIE8AR 0x32\n \n#define TEGRA234_MEMORY_CLIENT_HDAW 0x35\n \n#define TEGRA234_MEMORY_CLIENT_MPCOREW 0x39\n \n#define TEGRA234_MEMORY_CLIENT_OFAR1 0x3a\n \n#define TEGRA234_MEMORY_CLIENT_PCIE8AW 0x3b\n \n#define TEGRA234_MEMORY_CLIENT_PCIE9AR 0x3c\n \n#define TEGRA234_MEMORY_CLIENT_PCIE6AR1 0x3d\n \n#define TEGRA234_MEMORY_CLIENT_PCIE9AW 0x3e\n \n#define TEGRA234_MEMORY_CLIENT_PCIE10AR 0x3f\n \n#define TEGRA234_MEMORY_CLIENT_PCIE10AW 0x40\n \n#define TEGRA234_MEMORY_CLIENT_ISPRA 0x44\n \n#define TEGRA234_MEMORY_CLIENT_ISPFALR 0x45\n \n#define TEGRA234_MEMORY_CLIENT_ISPWA 0x46\n \n#define TEGRA234_MEMORY_CLIENT_ISPWB 0x47\n \n#define TEGRA234_MEMORY_CLIENT_PCIE10AR1 0x48\n \n#define TEGRA234_MEMORY_CLIENT_PCIE7AR1 0x49\n \n#define TEGRA234_MEMORY_CLIENT_XUSB_HOSTR 0x4a\n \n#define TEGRA234_MEMORY_CLIENT_XUSB_HOSTW 0x4b\n \n#define TEGRA234_MEMORY_CLIENT_XUSB_DEVR 0x4c\n \n#define TEGRA234_MEMORY_CLIENT_XUSB_DEVW 0x4d\n \n#define TEGRA234_MEMORY_CLIENT_TSECSRD 0x54\n \n#define TEGRA234_MEMORY_CLIENT_TSECSWR 0x55\n \n#define TEGRA234_MEMORY_CLIENT_XSPI1W 0x56\n \n#define TEGRA234_MEMORY_CLIENT_MGBEARD 0x58\n \n#define TEGRA234_MEMORY_CLIENT_MGBEBRD 0x59\n \n#define TEGRA234_MEMORY_CLIENT_MGBECRD 0x5a\n \n#define TEGRA234_MEMORY_CLIENT_MGBEDRD 0x5b\n \n#define TEGRA234_MEMORY_CLIENT_MGBEAWR 0x5c\n \n#define TEGRA234_MEMORY_CLIENT_OFAR 0x5d\n \n#define TEGRA234_MEMORY_CLIENT_OFAW 0x5e\n \n#define TEGRA234_MEMORY_CLIENT_MGBEBWR 0x5f\n \n#define TEGRA234_MEMORY_CLIENT_SDMMCRA 0x60\n \n#define TEGRA234_MEMORY_CLIENT_MGBECWR 0x61\n \n#define TEGRA234_MEMORY_CLIENT_SDMMCRAB 0x63\n \n#define TEGRA234_MEMORY_CLIENT_SDMMCWA 0x64\n \n#define TEGRA234_MEMORY_CLIENT_MGBEDWR 0x65\n \n#define TEGRA234_MEMORY_CLIENT_SDMMCWAB 0x67\n \n#define TEGRA234_MEMORY_CLIENT_SEU1RD 0x68\n \n#define TEGRA234_MEMORY_CLIENT_SUE1WR 0x69\n#define TEGRA234_MEMORY_CLIENT_VICSRD 0x6c\n#define TEGRA234_MEMORY_CLIENT_VICSWR 0x6d\n \n#define TEGRA234_MEMORY_CLIENT_DLA1RDB1 0x6e\n \n#define TEGRA234_MEMORY_CLIENT_DLA1WRB 0x6f\n \n#define TEGRA234_MEMORY_CLIENT_VI2FALR 0x71\n \n#define TEGRA234_MEMORY_CLIENT_VI2W 0x70\n \n#define TEGRA234_MEMORY_CLIENT_VIW 0x72\n \n#define TEGRA234_MEMORY_CLIENT_NVDISPNISOR 0x73\n \n#define TEGRA234_MEMORY_CLIENT_NVDISPNISOW 0x74\n \n#define TEGRA234_MEMORY_CLIENT_XSPI0R 0x75\n \n#define TEGRA234_MEMORY_CLIENT_XSPI0W 0x76\n \n#define TEGRA234_MEMORY_CLIENT_XSPI1R 0x77\n#define TEGRA234_MEMORY_CLIENT_NVDECSRD 0x78\n#define TEGRA234_MEMORY_CLIENT_NVDECSWR 0x79\n \n#define TEGRA234_MEMORY_CLIENT_APER 0x7a\n \n#define TEGRA234_MEMORY_CLIENT_APEW 0x7b\n \n#define TEGRA234_MEMORY_CLIENT_VI2FALW 0x7c\n#define TEGRA234_MEMORY_CLIENT_NVJPGSRD 0x7e\n#define TEGRA234_MEMORY_CLIENT_NVJPGSWR 0x7f\n \n#define TEGRA234_MEMORY_CLIENT_SESRD 0x80\n \n#define TEGRA234_MEMORY_CLIENT_SESWR 0x81\n \n#define TEGRA234_MEMORY_CLIENT_AXIAPR 0x82\n \n#define TEGRA234_MEMORY_CLIENT_AXIAPW 0x83\n \n#define TEGRA234_MEMORY_CLIENT_ETRR 0x84\n \n#define TEGRA234_MEMORY_CLIENT_ETRW 0x85\n \n#define TEGRA234_MEMORY_CLIENT_AXISR 0x8c\n \n#define TEGRA234_MEMORY_CLIENT_AXISW 0x8d\n \n#define TEGRA234_MEMORY_CLIENT_EQOSR 0x8e\n \n#define TEGRA234_MEMORY_CLIENT_EQOSW 0x8f\n \n#define TEGRA234_MEMORY_CLIENT_UFSHCR 0x90\n \n#define TEGRA234_MEMORY_CLIENT_UFSHCW 0x91\n \n#define TEGRA234_MEMORY_CLIENT_NVDISPLAYR 0x92\n \n#define TEGRA234_MEMORY_CLIENT_BPMPR 0x93\n \n#define TEGRA234_MEMORY_CLIENT_BPMPW 0x94\n \n#define TEGRA234_MEMORY_CLIENT_BPMPDMAR 0x95\n \n#define TEGRA234_MEMORY_CLIENT_BPMPDMAW 0x96\n \n#define TEGRA234_MEMORY_CLIENT_AONR 0x97\n \n#define TEGRA234_MEMORY_CLIENT_AONW 0x98\n \n#define TEGRA234_MEMORY_CLIENT_AONDMAR 0x99\n \n#define TEGRA234_MEMORY_CLIENT_AONDMAW 0x9a\n \n#define TEGRA234_MEMORY_CLIENT_SCER 0x9b\n \n#define TEGRA234_MEMORY_CLIENT_SCEW 0x9c\n \n#define TEGRA234_MEMORY_CLIENT_SCEDMAR 0x9d\n \n#define TEGRA234_MEMORY_CLIENT_SCEDMAW 0x9e\n \n#define TEGRA234_MEMORY_CLIENT_APEDMAR 0x9f\n \n#define TEGRA234_MEMORY_CLIENT_APEDMAW 0xa0\n \n#define TEGRA234_MEMORY_CLIENT_NVDISPLAYR1 0xa1\n#define TEGRA234_MEMORY_CLIENT_VICSRD1 0xa2\n \n#define TEGRA234_MEMORY_CLIENT_MIU0R 0xa6\n \n#define TEGRA234_MEMORY_CLIENT_MIU0W 0xa7\n \n#define TEGRA234_MEMORY_CLIENT_MIU1R 0xa8\n \n#define TEGRA234_MEMORY_CLIENT_MIU1W 0xa9\n \n#define TEGRA234_MEMORY_CLIENT_MIU2R 0xae\n \n#define TEGRA234_MEMORY_CLIENT_MIU2W 0xaf\n \n#define TEGRA234_MEMORY_CLIENT_MIU3R 0xb0\n \n#define TEGRA234_MEMORY_CLIENT_MIU3W 0xb1\n \n#define TEGRA234_MEMORY_CLIENT_MIU4R 0xb2\n \n#define TEGRA234_MEMORY_CLIENT_MIU4W 0xb3\n#define TEGRA234_MEMORY_CLIENT_DPMUR 0xb4\n#define TEGRA234_MEMORY_CLIENT_DPMUW 0xb5\n#define TEGRA234_MEMORY_CLIENT_NVL0R 0xb6\n#define TEGRA234_MEMORY_CLIENT_NVL0W 0xb7\n#define TEGRA234_MEMORY_CLIENT_NVL1R 0xb8\n#define TEGRA234_MEMORY_CLIENT_NVL1W 0xb9\n#define TEGRA234_MEMORY_CLIENT_NVL2R 0xba\n#define TEGRA234_MEMORY_CLIENT_NVL2W 0xbb\n \n#define TEGRA234_MEMORY_CLIENT_VIFALR 0xbc\n \n#define TEGRA234_MEMORY_CLIENT_VIFALW 0xbd\n \n#define TEGRA234_MEMORY_CLIENT_DLA0RDA 0xbe\n \n#define TEGRA234_MEMORY_CLIENT_DLA0FALRDB 0xbf\n \n#define TEGRA234_MEMORY_CLIENT_DLA0WRA 0xc0\n \n#define TEGRA234_MEMORY_CLIENT_DLA0FALWRB 0xc1\n \n#define TEGRA234_MEMORY_CLIENT_DLA1RDA 0xc2\n \n#define TEGRA234_MEMORY_CLIENT_DLA1FALRDB 0xc3\n \n#define TEGRA234_MEMORY_CLIENT_DLA1WRA 0xc4\n \n#define TEGRA234_MEMORY_CLIENT_DLA1FALWRB 0xc5\n \n#define TEGRA234_MEMORY_CLIENT_PVA0RDA 0xc6\n \n#define TEGRA234_MEMORY_CLIENT_PVA0RDB 0xc7\n \n#define TEGRA234_MEMORY_CLIENT_PVA0RDC 0xc8\n \n#define TEGRA234_MEMORY_CLIENT_PVA0WRA 0xc9\n \n#define TEGRA234_MEMORY_CLIENT_PVA0WRB 0xca\n \n#define TEGRA234_MEMORY_CLIENT_PVA0WRC 0xcb\n \n#define TEGRA234_MEMORY_CLIENT_RCER 0xd2\n \n#define TEGRA234_MEMORY_CLIENT_RCEW 0xd3\n \n#define TEGRA234_MEMORY_CLIENT_RCEDMAR 0xd4\n \n#define TEGRA234_MEMORY_CLIENT_RCEDMAW 0xd5\n \n#define TEGRA234_MEMORY_CLIENT_PCIE0R 0xd8\n \n#define TEGRA234_MEMORY_CLIENT_PCIE0W 0xd9\n \n#define TEGRA234_MEMORY_CLIENT_PCIE1R 0xda\n \n#define TEGRA234_MEMORY_CLIENT_PCIE1W 0xdb\n \n#define TEGRA234_MEMORY_CLIENT_PCIE2AR 0xdc\n \n#define TEGRA234_MEMORY_CLIENT_PCIE2AW 0xdd\n \n#define TEGRA234_MEMORY_CLIENT_PCIE3R 0xde\n \n#define TEGRA234_MEMORY_CLIENT_PCIE3W 0xdf\n \n#define TEGRA234_MEMORY_CLIENT_PCIE4R 0xe0\n \n#define TEGRA234_MEMORY_CLIENT_PCIE4W 0xe1\n \n#define TEGRA234_MEMORY_CLIENT_PCIE5R 0xe2\n \n#define TEGRA234_MEMORY_CLIENT_PCIE5W 0xe3\n \n#define TEGRA234_MEMORY_CLIENT_ISPFALW 0xe4\n#define TEGRA234_MEMORY_CLIENT_NVL3R 0xe5\n#define TEGRA234_MEMORY_CLIENT_NVL3W 0xe6\n#define TEGRA234_MEMORY_CLIENT_NVL4R 0xe7\n#define TEGRA234_MEMORY_CLIENT_NVL4W 0xe8\n \n#define TEGRA234_MEMORY_CLIENT_DLA0RDA1 0xe9\n \n#define TEGRA234_MEMORY_CLIENT_DLA1RDA1 0xea\n \n#define TEGRA234_MEMORY_CLIENT_PVA0RDA1 0xeb\n \n#define TEGRA234_MEMORY_CLIENT_PVA0RDB1 0xec\n \n#define TEGRA234_MEMORY_CLIENT_PCIE5R1 0xef\n#define TEGRA234_MEMORY_CLIENT_NVENCSRD1 0xf0\n \n#define TEGRA234_MEMORY_CLIENT_ISPRA1 0xf2\n#define TEGRA234_MEMORY_CLIENT_NVL0RHP 0xf4\n#define TEGRA234_MEMORY_CLIENT_NVL1RHP 0xf5\n#define TEGRA234_MEMORY_CLIENT_NVL2RHP 0xf6\n#define TEGRA234_MEMORY_CLIENT_NVL3RHP 0xf7\n#define TEGRA234_MEMORY_CLIENT_NVL4RHP 0xf8\n \n#define TEGRA234_MEMORY_CLIENT_MIU5R 0xfc\n \n#define TEGRA234_MEMORY_CLIENT_MIU5W 0xfd\n \n#define TEGRA234_MEMORY_CLIENT_MIU6R 0xfe\n \n#define TEGRA234_MEMORY_CLIENT_MIU6W 0xff\n#define TEGRA234_MEMORY_CLIENT_NVJPG1SRD 0x123\n#define TEGRA234_MEMORY_CLIENT_NVJPG1SWR 0x124\n\n \n#define TEGRA_ICC_MC_CPU_CLUSTER0       1003\n#define TEGRA_ICC_MC_CPU_CLUSTER1       1004\n#define TEGRA_ICC_MC_CPU_CLUSTER2       1005\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}