#-----------------------------------------------------------
# PlanAhead v14.1 (64-bit)
# Build 179419 by xbuild on Thu Apr 26 11:43:29 MDT 2012
# Start of session at: Thu Jan 08 13:33:57 2015
# Process ID: 4428
# Log file: C:/Users/Alex/Desktop/SED/2.5/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Alex/Desktop/SED/2.5/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/Alex/Desktop/SED/2.5/pa.fromNetlist.tcl
set_property iostandard LVCMOS33 [get_ports [list {din[0]} {din[1]} {din[2]} {din[3]} {din[4]} {din[5]} {din[6]} {din[7]} {dig_ctr[0]} {dig_ctr[1]} {dig_ctr[2]} {dig_ctr[3]} {segments[6]} {segments[5]} {segments[4]} {segments[3]} {segments[2]} {segments[1]} {segments[0]} clk enter reset overflow signo]]
set_property package_pin "" [get_ports [list  {din[7]}]]
startgroup
set_property package_pin N16 [get_ports {segments[0]}]
endgroup
startgroup
set_property package_pin F13 [get_ports {segments[1]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {segments[2]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {segments[3]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {segments[4]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {segments[5]}]
endgroup
startgroup
set_property package_pin E14 [get_ports {segments[6]}]
endgroup
startgroup
set_property package_pin D14 [get_ports {dig_ctr[0]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {dig_ctr[1]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {dig_ctr[2]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {dig_ctr[3]}]
endgroup
set_property package_pin "" [get_ports [list  {din[0]}]]
startgroup
set_property package_pin F12 [get_ports {din[7]}]
endgroup
startgroup
set_property package_pin G12 [get_ports {din[6]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {din[5]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {din[4]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {din[3]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {din[2]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {din[1]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {din[0]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {din[1]}]
endgroup
startgroup
set_property package_pin L14 [get_ports reset]
endgroup
startgroup
set_property package_pin M13 [get_ports enter]
endgroup
startgroup
set_property package_pin P12 [get_ports signo]
endgroup
startgroup
set_property package_pin K12 [get_ports overflow]
endgroup
startgroup
set_property package_pin T9 [get_ports clk]
endgroup
save_design
exit
