OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/manan/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/FIFO_Model/runs/FinalFlow/tmp/routing/25-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   FIFO_Model
Die area:                 ( 0 0 ) ( 125900 136620 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1751
Number of terminals:      76
Number of snets:          2
Number of nets:           819

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 116.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 29277.
[INFO DRT-0033] mcon shape region query size = 3384.
[INFO DRT-0033] met1 shape region query size = 5501.
[INFO DRT-0033] via shape region query size = 1720.
[INFO DRT-0033] met2 shape region query size = 1070.
[INFO DRT-0033] via2 shape region query size = 1376.
[INFO DRT-0033] met3 shape region query size = 1068.
[INFO DRT-0033] via3 shape region query size = 1376.
[INFO DRT-0033] met4 shape region query size = 376.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 298 pins.
[INFO DRT-0081]   Complete 98 unique inst patterns.
[INFO DRT-0084]   Complete 444 groups.
#scanned instances     = 1751
#unique  instances     = 116
#stdCellGenAp          = 2354
#stdCellValidPlanarAp  = 26
#stdCellValidViaAp     = 1721
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2236
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 120.58 (MB), peak = 120.58 (MB)

Number of guides:     4911

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 18 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 19 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1818.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1332.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 677.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 58.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 12.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2507 vertical wires in 1 frboxes and 1390 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 248 vertical wires in 1 frboxes and 370 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.33 (MB), peak = 137.33 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.33 (MB), peak = 137.33 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 152.46 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 153.83 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 159.70 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 150.45 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:00, memory = 159.92 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:00, memory = 159.92 (MB).
    Completing 70% with 68 violations.
    elapsed time = 00:00:01, memory = 177.42 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:01, memory = 166.62 (MB).
    Completing 90% with 119 violations.
    elapsed time = 00:00:02, memory = 169.19 (MB).
    Completing 100% with 144 violations.
    elapsed time = 00:00:02, memory = 169.19 (MB).
[INFO DRT-0199]   Number of violations = 341.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        5     39      6      6
Recheck              1    137     59      0
Short                0     83      5      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 513.56 (MB), peak = 513.56 (MB)
Total wire length = 13835 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6737 um.
Total wire length on LAYER met2 = 6464 um.
Total wire length on LAYER met3 = 494 um.
Total wire length on LAYER met4 = 140 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4510.
Up-via summary (total 4510):

-----------------------
 FR_MASTERSLICE       0
            li1    2225
           met1    2210
           met2      59
           met3      16
           met4       0
-----------------------
                   4510


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 341 violations.
    elapsed time = 00:00:00, memory = 513.56 (MB).
    Completing 20% with 341 violations.
    elapsed time = 00:00:00, memory = 513.56 (MB).
    Completing 30% with 341 violations.
    elapsed time = 00:00:00, memory = 513.56 (MB).
    Completing 40% with 341 violations.
    elapsed time = 00:00:00, memory = 513.56 (MB).
    Completing 50% with 252 violations.
    elapsed time = 00:00:01, memory = 515.31 (MB).
    Completing 60% with 252 violations.
    elapsed time = 00:00:01, memory = 515.69 (MB).
    Completing 70% with 195 violations.
    elapsed time = 00:00:01, memory = 516.69 (MB).
    Completing 80% with 195 violations.
    elapsed time = 00:00:02, memory = 519.19 (MB).
    Completing 90% with 70 violations.
    elapsed time = 00:00:02, memory = 522.69 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:02, memory = 522.69 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1   met2
Metal Spacing        6      2
Short               18      2
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 522.69 (MB), peak = 522.69 (MB)
Total wire length = 13627 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6633 um.
Total wire length on LAYER met2 = 6388 um.
Total wire length on LAYER met3 = 480 um.
Total wire length on LAYER met4 = 125 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4480.
Up-via summary (total 4480):

-----------------------
 FR_MASTERSLICE       0
            li1    2224
           met1    2180
           met2      65
           met3      11
           met4       0
-----------------------
                   4480


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 522.69 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 524.31 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:00, memory = 524.31 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:00, memory = 537.56 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:01, memory = 524.33 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:01, memory = 524.33 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:02, memory = 524.33 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:02, memory = 524.33 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:02, memory = 524.33 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:03, memory = 524.33 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1   met2
Metal Spacing        5      0
Short               23      4
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 524.33 (MB), peak = 537.56 (MB)
Total wire length = 13610 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6678 um.
Total wire length on LAYER met2 = 6378 um.
Total wire length on LAYER met3 = 449 um.
Total wire length on LAYER met4 = 104 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4459.
Up-via summary (total 4459):

-----------------------
 FR_MASTERSLICE       0
            li1    2224
           met1    2169
           met2      59
           met3       7
           met4       0
-----------------------
                   4459


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 60% with 27 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:01, memory = 524.33 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 524.33 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 524.33 (MB), peak = 537.56 (MB)
Total wire length = 13600 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6617 um.
Total wire length on LAYER met2 = 6374 um.
Total wire length on LAYER met3 = 503 um.
Total wire length on LAYER met4 = 104 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4476.
Up-via summary (total 4476):

-----------------------
 FR_MASTERSLICE       0
            li1    2224
           met1    2177
           met2      68
           met3       7
           met4       0
-----------------------
                   4476


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 524.33 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 524.33 (MB), peak = 537.56 (MB)
Total wire length = 13599 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6619 um.
Total wire length on LAYER met2 = 6372 um.
Total wire length on LAYER met3 = 503 um.
Total wire length on LAYER met4 = 104 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4476.
Up-via summary (total 4476):

-----------------------
 FR_MASTERSLICE       0
            li1    2224
           met1    2177
           met2      68
           met3       7
           met4       0
-----------------------
                   4476


[INFO DRT-0198] Complete detail routing.
Total wire length = 13599 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6619 um.
Total wire length on LAYER met2 = 6372 um.
Total wire length on LAYER met3 = 503 um.
Total wire length on LAYER met4 = 104 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4476.
Up-via summary (total 4476):

-----------------------
 FR_MASTERSLICE       0
            li1    2224
           met1    2177
           met2      68
           met3       7
           met4       0
-----------------------
                   4476


[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:11, memory = 524.33 (MB), peak = 537.56 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/FIFO_Model/runs/FinalFlow/results/routing/FIFO_Model.odb'…
Writing netlist to '/openlane/designs/FIFO_Model/runs/FinalFlow/results/routing/FIFO_Model.nl.v'…
Writing powered netlist to '/openlane/designs/FIFO_Model/runs/FinalFlow/results/routing/FIFO_Model.pnl.v'…
Writing layout to '/openlane/designs/FIFO_Model/runs/FinalFlow/results/routing/FIFO_Model.def'…
