library ieee;
use ieee.std_logic_1164.all;

entity divf is
port(clk: in std_logic;
	  clkl: buffer std_logic:='0');
end entity;

architecture a of divf is
	signal contador: integer rengo 0 to 25000000;
	begin
		if (rising_edge(clk)) then
			if(contador=25000000) then
				contador <= 0;
				clkl <= not clkl;
			else
				contador <= contador+1;
			end if;
		end if;
	end process;
end architecture;