75
0 st  reg[0],    0,    reg[0]
1 ldc  reg[7],    2,    0
2 ldc  reg[0],    0,    0
3 ldc  reg[1],    0,    0
4 ldc  reg[2],    0,    0
5 in    reg[2],    0,     0
6 lda  reg[0],    1,    reg[4]
7 ld  reg[0],    0,    reg[6]
8 ld  reg[0],    0,    reg[0]
9 ldc  reg[1],    7,    0
10 addtm  reg[0],    reg[0],    reg[1]
11 st  reg[2],    0,    reg[0]
12 ldc  reg[0],    3,    0
13 lda  reg[2],    0,    reg[0]
14 ldc  reg[0],    2,    0
15 lda  reg[1],    0,    reg[2]
16 divitm  reg[0],    reg[1],    reg[0]
17 lda  reg[2],    0,    reg[0]
18 ldc  reg[1],    8,    0
19 addtm  reg[0],    reg[6],    reg[1]
20 lda  reg[1],    0,    reg[2]
21 st  reg[1],    0,    reg[0]
22 ldc  reg[0],    4,    0
23 lda  reg[2],    0,    reg[0]
24 ldc  reg[1],    8,    0
25 addtm  reg[0],    reg[6],    reg[1]
26 ld  reg[0],    0,    reg[0]
27 lda  reg[1],    0,    reg[2]
28 addtm  reg[0],    reg[1],    reg[0]
29 lda  reg[2],    0,    reg[0]
30 ldc  reg[1],    9,    0
31 addtm  reg[0],    reg[6],    reg[1]
32 lda  reg[1],    0,    reg[2]
33 st  reg[1],    0,    reg[0]
34 lda  reg[0],    1,    reg[4]
35 ld  reg[0],    0,    reg[6]
36 ld  reg[0],    0,    reg[0]
37 ldc  reg[1],    7,    0
38 addtm  reg[0],    reg[0],    reg[1]
39 ld  reg[0],    0,    reg[0]
40 lda  reg[2],    0,    reg[0]
41 ldc  reg[1],    9,    0
42 addtm  reg[0],    reg[6],    reg[1]
43 ld  reg[0],    0,    reg[0]
44 lda  reg[1],    0,    reg[2]
45 addtm  reg[0],    reg[1],    reg[0]
46 lda  reg[2],    0,    reg[0]
47 ldc  reg[1],    10,    0
48 addtm  reg[0],    reg[6],    reg[1]
49 lda  reg[1],    0,    reg[2]
50 st  reg[1],    0,    reg[0]
51 lda  reg[0],    1,    reg[4]
52 ld  reg[0],    0,    reg[6]
53 ld  reg[0],    0,    reg[0]
54 ldc  reg[1],    8,    0
55 addtm  reg[0],    reg[0],    reg[1]
56 lda  reg[2],    0,    reg[0]
57 ldc  reg[1],    10,    0
58 addtm  reg[0],    reg[6],    reg[1]
59 ld  reg[0],    0,    reg[0]
60 st  reg[0],    0,    reg[2]
61 lda  reg[0],    1,    reg[4]
62 ld  reg[0],    0,    reg[6]
63 ld  reg[0],    0,    reg[0]
64 ldc  reg[1],    8,    0
65 addtm  reg[0],    reg[0],    reg[1]
66 ld  reg[0],    0,    reg[0]
67 out    reg[0],    0    0
68 ld  reg[0],    3,    reg[6]
69 ld  reg[1],    4,    reg[6]
70 ld  reg[2],    5,    reg[6]
71 ld  reg[4],    6,    reg[6]
72 lda  reg[5],    0,    reg[6]
73 ld  reg[6],    0,    reg[6]
74 ld  reg[7],    1,    reg[5]
