{"metadata":{"externalID":"s:11VHDLParsing8VHDLFileV8includesSayAA7IncludeOGvp","modules":[{"name":"VHDLParsing"}],"fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"includes","kind":"identifier"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","text":"Include","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"role":"symbol","symbolKind":"property","roleHeading":"Instance Property","title":"includes"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/vhdlfile\/includes"]}],"abstract":[{"text":"The includes in the file.","type":"text"}],"sections":[],"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"includes"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"Include","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","preciseIdentifier":"s:11VHDLParsing7IncludeO"},{"kind":"text","text":"]"}],"languages":["swift"],"platforms":["Linux"]}]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/includes","interfaceLanguage":"swift"},"schemaVersion":{"minor":3,"patch":0,"major":0},"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile":{"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile"}],"type":"topic","kind":"symbol","title":"VHDLFile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"url":"\/documentation\/vhdlparsing\/vhdlfile","abstract":[{"text":"A file containing ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"},"doc://VHDLParsing/documentation/VHDLParsing/Include":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Include"}],"title":"Include","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Include"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","role":"symbol","type":"topic","abstract":[{"text":"A type for representing VHDL include statements.","type":"text"}],"url":"\/documentation\/vhdlparsing\/include"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/includes":{"kind":"symbol","abstract":[{"text":"The includes in the file.","type":"text"}],"role":"symbol","type":"topic","title":"includes","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"kind":"text","text":"]"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/includes","url":"\/documentation\/vhdlparsing\/vhdlfile\/includes"}}}