Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\nj9wy3\Documents\Praca_Inzynierska\software\processor.qsys --block-symbol-file --output-directory=C:\Users\nj9wy3\Documents\Praca_Inzynierska\software\processor --family="MAX 10" --part=10M08DAF256C8GES
Progress: Loading software/processor.qsys
Progress: Reading input file
Progress: Adding BUTTON [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON
Progress: Adding DIRECTION [altera_avalon_pio 18.1]
Progress: Parameterizing module DIRECTION
Progress: Adding ENABLE [altera_avalon_pio 18.1]
Progress: Parameterizing module ENABLE
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor.BUTTON: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: processor.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\nj9wy3\Documents\Praca_Inzynierska\software\processor.qsys --synthesis=VERILOG --output-directory=C:\Users\nj9wy3\Documents\Praca_Inzynierska\software\processor\synthesis --family="MAX 10" --part=10M08DAF256C8GES
Progress: Loading software/processor.qsys
Progress: Reading input file
Progress: Adding BUTTON [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON
Progress: Adding DIRECTION [altera_avalon_pio 18.1]
Progress: Parameterizing module DIRECTION
Progress: Adding ENABLE [altera_avalon_pio 18.1]
Progress: Parameterizing module ENABLE
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
