
STM32F4_DSP_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c368  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  0800c4f0  0800c4f0  0000d4f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c790  0800c790  0000e134  2**0
                  CONTENTS
  4 .ARM          00000008  0800c790  0800c790  0000d790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c798  0800c798  0000e134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c798  0800c798  0000d798  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c79c  0800c79c  0000d79c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000134  20000000  0800c7a0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e134  2**0
                  CONTENTS
 10 .bss          00001f84  20000134  20000134  0000e134  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200020b8  200020b8  0000e134  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e134  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001859d  00000000  00000000  0000e164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000427e  00000000  00000000  00026701  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001508  00000000  00000000  0002a980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001001  00000000  00000000  0002be88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f12  00000000  00000000  0002ce89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c0ca  00000000  00000000  00051d9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdd3e  00000000  00000000  0006de65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013bba3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a44  00000000  00000000  0013bbe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  0014162c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000134 	.word	0x20000134
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c4d8 	.word	0x0800c4d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000138 	.word	0x20000138
 80001c4:	0800c4d8 	.word	0x0800c4d8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_uldivmod>:
 8000ac4:	b953      	cbnz	r3, 8000adc <__aeabi_uldivmod+0x18>
 8000ac6:	b94a      	cbnz	r2, 8000adc <__aeabi_uldivmod+0x18>
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	bf08      	it	eq
 8000acc:	2800      	cmpeq	r0, #0
 8000ace:	bf1c      	itt	ne
 8000ad0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad8:	f000 b96a 	b.w	8000db0 <__aeabi_idiv0>
 8000adc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae4:	f000 f806 	bl	8000af4 <__udivmoddi4>
 8000ae8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	9d08      	ldr	r5, [sp, #32]
 8000afa:	460c      	mov	r4, r1
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d14e      	bne.n	8000b9e <__udivmoddi4+0xaa>
 8000b00:	4694      	mov	ip, r2
 8000b02:	458c      	cmp	ip, r1
 8000b04:	4686      	mov	lr, r0
 8000b06:	fab2 f282 	clz	r2, r2
 8000b0a:	d962      	bls.n	8000bd2 <__udivmoddi4+0xde>
 8000b0c:	b14a      	cbz	r2, 8000b22 <__udivmoddi4+0x2e>
 8000b0e:	f1c2 0320 	rsb	r3, r2, #32
 8000b12:	4091      	lsls	r1, r2
 8000b14:	fa20 f303 	lsr.w	r3, r0, r3
 8000b18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b1c:	4319      	orrs	r1, r3
 8000b1e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b26:	fa1f f68c 	uxth.w	r6, ip
 8000b2a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b32:	fb07 1114 	mls	r1, r7, r4, r1
 8000b36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b3a:	fb04 f106 	mul.w	r1, r4, r6
 8000b3e:	4299      	cmp	r1, r3
 8000b40:	d90a      	bls.n	8000b58 <__udivmoddi4+0x64>
 8000b42:	eb1c 0303 	adds.w	r3, ip, r3
 8000b46:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b4a:	f080 8112 	bcs.w	8000d72 <__udivmoddi4+0x27e>
 8000b4e:	4299      	cmp	r1, r3
 8000b50:	f240 810f 	bls.w	8000d72 <__udivmoddi4+0x27e>
 8000b54:	3c02      	subs	r4, #2
 8000b56:	4463      	add	r3, ip
 8000b58:	1a59      	subs	r1, r3, r1
 8000b5a:	fa1f f38e 	uxth.w	r3, lr
 8000b5e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b62:	fb07 1110 	mls	r1, r7, r0, r1
 8000b66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b6a:	fb00 f606 	mul.w	r6, r0, r6
 8000b6e:	429e      	cmp	r6, r3
 8000b70:	d90a      	bls.n	8000b88 <__udivmoddi4+0x94>
 8000b72:	eb1c 0303 	adds.w	r3, ip, r3
 8000b76:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b7a:	f080 80fc 	bcs.w	8000d76 <__udivmoddi4+0x282>
 8000b7e:	429e      	cmp	r6, r3
 8000b80:	f240 80f9 	bls.w	8000d76 <__udivmoddi4+0x282>
 8000b84:	4463      	add	r3, ip
 8000b86:	3802      	subs	r0, #2
 8000b88:	1b9b      	subs	r3, r3, r6
 8000b8a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b8e:	2100      	movs	r1, #0
 8000b90:	b11d      	cbz	r5, 8000b9a <__udivmoddi4+0xa6>
 8000b92:	40d3      	lsrs	r3, r2
 8000b94:	2200      	movs	r2, #0
 8000b96:	e9c5 3200 	strd	r3, r2, [r5]
 8000b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9e:	428b      	cmp	r3, r1
 8000ba0:	d905      	bls.n	8000bae <__udivmoddi4+0xba>
 8000ba2:	b10d      	cbz	r5, 8000ba8 <__udivmoddi4+0xb4>
 8000ba4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4608      	mov	r0, r1
 8000bac:	e7f5      	b.n	8000b9a <__udivmoddi4+0xa6>
 8000bae:	fab3 f183 	clz	r1, r3
 8000bb2:	2900      	cmp	r1, #0
 8000bb4:	d146      	bne.n	8000c44 <__udivmoddi4+0x150>
 8000bb6:	42a3      	cmp	r3, r4
 8000bb8:	d302      	bcc.n	8000bc0 <__udivmoddi4+0xcc>
 8000bba:	4290      	cmp	r0, r2
 8000bbc:	f0c0 80f0 	bcc.w	8000da0 <__udivmoddi4+0x2ac>
 8000bc0:	1a86      	subs	r6, r0, r2
 8000bc2:	eb64 0303 	sbc.w	r3, r4, r3
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	2d00      	cmp	r5, #0
 8000bca:	d0e6      	beq.n	8000b9a <__udivmoddi4+0xa6>
 8000bcc:	e9c5 6300 	strd	r6, r3, [r5]
 8000bd0:	e7e3      	b.n	8000b9a <__udivmoddi4+0xa6>
 8000bd2:	2a00      	cmp	r2, #0
 8000bd4:	f040 8090 	bne.w	8000cf8 <__udivmoddi4+0x204>
 8000bd8:	eba1 040c 	sub.w	r4, r1, ip
 8000bdc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000be0:	fa1f f78c 	uxth.w	r7, ip
 8000be4:	2101      	movs	r1, #1
 8000be6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bee:	fb08 4416 	mls	r4, r8, r6, r4
 8000bf2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bf6:	fb07 f006 	mul.w	r0, r7, r6
 8000bfa:	4298      	cmp	r0, r3
 8000bfc:	d908      	bls.n	8000c10 <__udivmoddi4+0x11c>
 8000bfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000c02:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0x11a>
 8000c08:	4298      	cmp	r0, r3
 8000c0a:	f200 80cd 	bhi.w	8000da8 <__udivmoddi4+0x2b4>
 8000c0e:	4626      	mov	r6, r4
 8000c10:	1a1c      	subs	r4, r3, r0
 8000c12:	fa1f f38e 	uxth.w	r3, lr
 8000c16:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c1a:	fb08 4410 	mls	r4, r8, r0, r4
 8000c1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c22:	fb00 f707 	mul.w	r7, r0, r7
 8000c26:	429f      	cmp	r7, r3
 8000c28:	d908      	bls.n	8000c3c <__udivmoddi4+0x148>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c32:	d202      	bcs.n	8000c3a <__udivmoddi4+0x146>
 8000c34:	429f      	cmp	r7, r3
 8000c36:	f200 80b0 	bhi.w	8000d9a <__udivmoddi4+0x2a6>
 8000c3a:	4620      	mov	r0, r4
 8000c3c:	1bdb      	subs	r3, r3, r7
 8000c3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c42:	e7a5      	b.n	8000b90 <__udivmoddi4+0x9c>
 8000c44:	f1c1 0620 	rsb	r6, r1, #32
 8000c48:	408b      	lsls	r3, r1
 8000c4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c4e:	431f      	orrs	r7, r3
 8000c50:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c54:	fa04 f301 	lsl.w	r3, r4, r1
 8000c58:	ea43 030c 	orr.w	r3, r3, ip
 8000c5c:	40f4      	lsrs	r4, r6
 8000c5e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c62:	0c38      	lsrs	r0, r7, #16
 8000c64:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c68:	fbb4 fef0 	udiv	lr, r4, r0
 8000c6c:	fa1f fc87 	uxth.w	ip, r7
 8000c70:	fb00 441e 	mls	r4, r0, lr, r4
 8000c74:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c78:	fb0e f90c 	mul.w	r9, lr, ip
 8000c7c:	45a1      	cmp	r9, r4
 8000c7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x1a6>
 8000c84:	193c      	adds	r4, r7, r4
 8000c86:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c8a:	f080 8084 	bcs.w	8000d96 <__udivmoddi4+0x2a2>
 8000c8e:	45a1      	cmp	r9, r4
 8000c90:	f240 8081 	bls.w	8000d96 <__udivmoddi4+0x2a2>
 8000c94:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c98:	443c      	add	r4, r7
 8000c9a:	eba4 0409 	sub.w	r4, r4, r9
 8000c9e:	fa1f f983 	uxth.w	r9, r3
 8000ca2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ca6:	fb00 4413 	mls	r4, r0, r3, r4
 8000caa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cae:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb2:	45a4      	cmp	ip, r4
 8000cb4:	d907      	bls.n	8000cc6 <__udivmoddi4+0x1d2>
 8000cb6:	193c      	adds	r4, r7, r4
 8000cb8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cbc:	d267      	bcs.n	8000d8e <__udivmoddi4+0x29a>
 8000cbe:	45a4      	cmp	ip, r4
 8000cc0:	d965      	bls.n	8000d8e <__udivmoddi4+0x29a>
 8000cc2:	3b02      	subs	r3, #2
 8000cc4:	443c      	add	r4, r7
 8000cc6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cca:	fba0 9302 	umull	r9, r3, r0, r2
 8000cce:	eba4 040c 	sub.w	r4, r4, ip
 8000cd2:	429c      	cmp	r4, r3
 8000cd4:	46ce      	mov	lr, r9
 8000cd6:	469c      	mov	ip, r3
 8000cd8:	d351      	bcc.n	8000d7e <__udivmoddi4+0x28a>
 8000cda:	d04e      	beq.n	8000d7a <__udivmoddi4+0x286>
 8000cdc:	b155      	cbz	r5, 8000cf4 <__udivmoddi4+0x200>
 8000cde:	ebb8 030e 	subs.w	r3, r8, lr
 8000ce2:	eb64 040c 	sbc.w	r4, r4, ip
 8000ce6:	fa04 f606 	lsl.w	r6, r4, r6
 8000cea:	40cb      	lsrs	r3, r1
 8000cec:	431e      	orrs	r6, r3
 8000cee:	40cc      	lsrs	r4, r1
 8000cf0:	e9c5 6400 	strd	r6, r4, [r5]
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	e750      	b.n	8000b9a <__udivmoddi4+0xa6>
 8000cf8:	f1c2 0320 	rsb	r3, r2, #32
 8000cfc:	fa20 f103 	lsr.w	r1, r0, r3
 8000d00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d04:	fa24 f303 	lsr.w	r3, r4, r3
 8000d08:	4094      	lsls	r4, r2
 8000d0a:	430c      	orrs	r4, r1
 8000d0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d10:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d1c:	fb08 3110 	mls	r1, r8, r0, r3
 8000d20:	0c23      	lsrs	r3, r4, #16
 8000d22:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d26:	fb00 f107 	mul.w	r1, r0, r7
 8000d2a:	4299      	cmp	r1, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x24c>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d36:	d22c      	bcs.n	8000d92 <__udivmoddi4+0x29e>
 8000d38:	4299      	cmp	r1, r3
 8000d3a:	d92a      	bls.n	8000d92 <__udivmoddi4+0x29e>
 8000d3c:	3802      	subs	r0, #2
 8000d3e:	4463      	add	r3, ip
 8000d40:	1a5b      	subs	r3, r3, r1
 8000d42:	b2a4      	uxth	r4, r4
 8000d44:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d48:	fb08 3311 	mls	r3, r8, r1, r3
 8000d4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d50:	fb01 f307 	mul.w	r3, r1, r7
 8000d54:	42a3      	cmp	r3, r4
 8000d56:	d908      	bls.n	8000d6a <__udivmoddi4+0x276>
 8000d58:	eb1c 0404 	adds.w	r4, ip, r4
 8000d5c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d60:	d213      	bcs.n	8000d8a <__udivmoddi4+0x296>
 8000d62:	42a3      	cmp	r3, r4
 8000d64:	d911      	bls.n	8000d8a <__udivmoddi4+0x296>
 8000d66:	3902      	subs	r1, #2
 8000d68:	4464      	add	r4, ip
 8000d6a:	1ae4      	subs	r4, r4, r3
 8000d6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d70:	e739      	b.n	8000be6 <__udivmoddi4+0xf2>
 8000d72:	4604      	mov	r4, r0
 8000d74:	e6f0      	b.n	8000b58 <__udivmoddi4+0x64>
 8000d76:	4608      	mov	r0, r1
 8000d78:	e706      	b.n	8000b88 <__udivmoddi4+0x94>
 8000d7a:	45c8      	cmp	r8, r9
 8000d7c:	d2ae      	bcs.n	8000cdc <__udivmoddi4+0x1e8>
 8000d7e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d82:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d86:	3801      	subs	r0, #1
 8000d88:	e7a8      	b.n	8000cdc <__udivmoddi4+0x1e8>
 8000d8a:	4631      	mov	r1, r6
 8000d8c:	e7ed      	b.n	8000d6a <__udivmoddi4+0x276>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	e799      	b.n	8000cc6 <__udivmoddi4+0x1d2>
 8000d92:	4630      	mov	r0, r6
 8000d94:	e7d4      	b.n	8000d40 <__udivmoddi4+0x24c>
 8000d96:	46d6      	mov	lr, sl
 8000d98:	e77f      	b.n	8000c9a <__udivmoddi4+0x1a6>
 8000d9a:	4463      	add	r3, ip
 8000d9c:	3802      	subs	r0, #2
 8000d9e:	e74d      	b.n	8000c3c <__udivmoddi4+0x148>
 8000da0:	4606      	mov	r6, r0
 8000da2:	4623      	mov	r3, r4
 8000da4:	4608      	mov	r0, r1
 8000da6:	e70f      	b.n	8000bc8 <__udivmoddi4+0xd4>
 8000da8:	3e02      	subs	r6, #2
 8000daa:	4463      	add	r3, ip
 8000dac:	e730      	b.n	8000c10 <__udivmoddi4+0x11c>
 8000dae:	bf00      	nop

08000db0 <__aeabi_idiv0>:
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	0000      	movs	r0, r0
	...

08000db8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dbe:	f001 fb9d 	bl	80024fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dc2:	f000 f899 	bl	8000ef8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dc6:	f000 f9b5 	bl	8001134 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dca:	f000 f993 	bl	80010f4 <MX_DMA_Init>
  MX_I2C1_Init();
 8000dce:	f000 f8fd 	bl	8000fcc <MX_I2C1_Init>
  MX_I2S3_Init();
 8000dd2:	f000 f929 	bl	8001028 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000dd6:	f000 f957 	bl	8001088 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8000dda:	f009 fe1f 	bl	800aa1c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */


  /*** Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) ***/
        if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_AUTO, 80, SAMPLING_FREQ) != AUDIO_OK)
 8000dde:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000de2:	2150      	movs	r1, #80	@ 0x50
 8000de4:	2004      	movs	r0, #4
 8000de6:	f001 f949 	bl	800207c <BSP_AUDIO_OUT_Init>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <main+0x3c>
        {
        	Error_Handler();
 8000df0:	f000 fab0 	bl	8001354 <Error_Handler>

  */
/*-------------------------------------------------------------------------------------------------------------*/
/* TASK1 sine*/

             for(int index = 0; index < SAMPLES_QTY; index++)
 8000df4:	2300      	movs	r3, #0
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	e03a      	b.n	8000e70 <main+0xb8>
             {
            	 double phase = 2*PI*FREQ*index/(2*SAMPLING_FREQ);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	ee07 3a90 	vmov	s15, r3
 8000e00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e04:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8000ee0 <main+0x128>
 8000e08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e0c:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8000ee4 <main+0x12c>
 8000e10:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000e14:	ee16 0a90 	vmov	r0, s13
 8000e18:	f7ff fb3a 	bl	8000490 <__aeabi_f2d>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	460b      	mov	r3, r1
 8000e20:	e9c7 2300 	strd	r2, r3, [r7]

             	 // Left_out_buffer[index] = (int16_t)(30000*sin(phase));	//For faster testing main freq/2
            	 Right_out_buffer[index] = (int16_t)(30000*sin(2*phase));
 8000e24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000e28:	4602      	mov	r2, r0
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	f7ff f9d2 	bl	80001d4 <__adddf3>
 8000e30:	4602      	mov	r2, r0
 8000e32:	460b      	mov	r3, r1
 8000e34:	ec43 2b17 	vmov	d7, r2, r3
 8000e38:	eeb0 0a47 	vmov.f32	s0, s14
 8000e3c:	eef0 0a67 	vmov.f32	s1, s15
 8000e40:	f00a fb1a 	bl	800b478 <sin>
 8000e44:	ec51 0b10 	vmov	r0, r1, d0
 8000e48:	a323      	add	r3, pc, #140	@ (adr r3, 8000ed8 <main+0x120>)
 8000e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e4e:	f7ff fb77 	bl	8000540 <__aeabi_dmul>
 8000e52:	4602      	mov	r2, r0
 8000e54:	460b      	mov	r3, r1
 8000e56:	4610      	mov	r0, r2
 8000e58:	4619      	mov	r1, r3
 8000e5a:	f7ff fe0b 	bl	8000a74 <__aeabi_d2iz>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	b219      	sxth	r1, r3
 8000e62:	4a21      	ldr	r2, [pc, #132]	@ (8000ee8 <main+0x130>)
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
             for(int index = 0; index < SAMPLES_QTY; index++)
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	2b1f      	cmp	r3, #31
 8000e74:	ddc1      	ble.n	8000dfa <main+0x42>

//TASK 1 DONE*/
/* =============================================================================================================*/

  /*** Fill Output Buffer ***/
       for(int i = 0; i < SAMPLES_QTY; i++)
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	e015      	b.n	8000ea8 <main+0xf0>
       {
       	  OutputBuffer[i<<1] = Left_out_buffer[i];
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	491a      	ldr	r1, [pc, #104]	@ (8000eec <main+0x134>)
 8000e82:	68ba      	ldr	r2, [r7, #8]
 8000e84:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000e88:	4a19      	ldr	r2, [pc, #100]	@ (8000ef0 <main+0x138>)
 8000e8a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
       	  OutputBuffer[(i<<1)+1] = Right_out_buffer[i];
 8000e8e:	68bb      	ldr	r3, [r7, #8]
 8000e90:	005b      	lsls	r3, r3, #1
 8000e92:	3301      	adds	r3, #1
 8000e94:	4914      	ldr	r1, [pc, #80]	@ (8000ee8 <main+0x130>)
 8000e96:	68ba      	ldr	r2, [r7, #8]
 8000e98:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000e9c:	4a14      	ldr	r2, [pc, #80]	@ (8000ef0 <main+0x138>)
 8000e9e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
       for(int i = 0; i < SAMPLES_QTY; i++)
 8000ea2:	68bb      	ldr	r3, [r7, #8]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	60bb      	str	r3, [r7, #8]
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	2b1f      	cmp	r3, #31
 8000eac:	dde6      	ble.n	8000e7c <main+0xc4>
       }


  /*** Start Audio play ***/
       BSP_AUDIO_OUT_Play((uint16_t*)&OutputBuffer[0], SAMPLES_QTY*2);
 8000eae:	2140      	movs	r1, #64	@ 0x40
 8000eb0:	480f      	ldr	r0, [pc, #60]	@ (8000ef0 <main+0x138>)
 8000eb2:	f001 f931 	bl	8002118 <BSP_AUDIO_OUT_Play>


  //Test - application is running
       HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ebc:	480d      	ldr	r0, [pc, #52]	@ (8000ef4 <main+0x13c>)
 8000ebe:	f002 fb2b 	bl	8003518 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000ec2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec6:	480b      	ldr	r0, [pc, #44]	@ (8000ef4 <main+0x13c>)
 8000ec8:	f002 fb3f 	bl	800354a <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000ecc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ed0:	f001 fb86 	bl	80025e0 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000ed4:	bf00      	nop
 8000ed6:	e7f4      	b.n	8000ec2 <main+0x10a>
 8000ed8:	00000000 	.word	0x00000000
 8000edc:	40dd4c00 	.word	0x40dd4c00
 8000ee0:	45c4597c 	.word	0x45c4597c
 8000ee4:	467a0000 	.word	0x467a0000
 8000ee8:	20000364 	.word	0x20000364
 8000eec:	20000324 	.word	0x20000324
 8000ef0:	200002a4 	.word	0x200002a4
 8000ef4:	40020c00 	.word	0x40020c00

08000ef8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b094      	sub	sp, #80	@ 0x50
 8000efc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000efe:	f107 0320 	add.w	r3, r7, #32
 8000f02:	2230      	movs	r2, #48	@ 0x30
 8000f04:	2100      	movs	r1, #0
 8000f06:	4618      	mov	r0, r3
 8000f08:	f00a fa8a 	bl	800b420 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f0c:	f107 030c 	add.w	r3, r7, #12
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
 8000f1a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	60bb      	str	r3, [r7, #8]
 8000f20:	4b28      	ldr	r3, [pc, #160]	@ (8000fc4 <SystemClock_Config+0xcc>)
 8000f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f24:	4a27      	ldr	r2, [pc, #156]	@ (8000fc4 <SystemClock_Config+0xcc>)
 8000f26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f2c:	4b25      	ldr	r3, [pc, #148]	@ (8000fc4 <SystemClock_Config+0xcc>)
 8000f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f38:	2300      	movs	r3, #0
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	4b22      	ldr	r3, [pc, #136]	@ (8000fc8 <SystemClock_Config+0xd0>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a21      	ldr	r2, [pc, #132]	@ (8000fc8 <SystemClock_Config+0xd0>)
 8000f42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f46:	6013      	str	r3, [r2, #0]
 8000f48:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc8 <SystemClock_Config+0xd0>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f54:	2301      	movs	r3, #1
 8000f56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f58:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f5e:	2302      	movs	r3, #2
 8000f60:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f62:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f68:	2308      	movs	r3, #8
 8000f6a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f6c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000f70:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f72:	2302      	movs	r3, #2
 8000f74:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f76:	2307      	movs	r3, #7
 8000f78:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f7a:	f107 0320 	add.w	r3, r7, #32
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f005 fb06 	bl	8006590 <HAL_RCC_OscConfig>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f8a:	f000 f9e3 	bl	8001354 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f8e:	230f      	movs	r3, #15
 8000f90:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f92:	2302      	movs	r3, #2
 8000f94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f9a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f9e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fa4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	2105      	movs	r1, #5
 8000fac:	4618      	mov	r0, r3
 8000fae:	f005 fd67 	bl	8006a80 <HAL_RCC_ClockConfig>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000fb8:	f000 f9cc 	bl	8001354 <Error_Handler>
  }
}
 8000fbc:	bf00      	nop
 8000fbe:	3750      	adds	r7, #80	@ 0x50
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40023800 	.word	0x40023800
 8000fc8:	40007000 	.word	0x40007000

08000fcc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fd0:	4b12      	ldr	r3, [pc, #72]	@ (800101c <MX_I2C1_Init+0x50>)
 8000fd2:	4a13      	ldr	r2, [pc, #76]	@ (8001020 <MX_I2C1_Init+0x54>)
 8000fd4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fd6:	4b11      	ldr	r3, [pc, #68]	@ (800101c <MX_I2C1_Init+0x50>)
 8000fd8:	4a12      	ldr	r2, [pc, #72]	@ (8001024 <MX_I2C1_Init+0x58>)
 8000fda:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800101c <MX_I2C1_Init+0x50>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800101c <MX_I2C1_Init+0x50>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <MX_I2C1_Init+0x50>)
 8000fea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800101c <MX_I2C1_Init+0x50>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ff6:	4b09      	ldr	r3, [pc, #36]	@ (800101c <MX_I2C1_Init+0x50>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ffc:	4b07      	ldr	r3, [pc, #28]	@ (800101c <MX_I2C1_Init+0x50>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001002:	4b06      	ldr	r3, [pc, #24]	@ (800101c <MX_I2C1_Init+0x50>)
 8001004:	2200      	movs	r2, #0
 8001006:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001008:	4804      	ldr	r0, [pc, #16]	@ (800101c <MX_I2C1_Init+0x50>)
 800100a:	f002 fab9 	bl	8003580 <HAL_I2C_Init>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001014:	f000 f99e 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20000150 	.word	0x20000150
 8001020:	40005400 	.word	0x40005400
 8001024:	000186a0 	.word	0x000186a0

08001028 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800102c:	4b13      	ldr	r3, [pc, #76]	@ (800107c <MX_I2S3_Init+0x54>)
 800102e:	4a14      	ldr	r2, [pc, #80]	@ (8001080 <MX_I2S3_Init+0x58>)
 8001030:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001032:	4b12      	ldr	r3, [pc, #72]	@ (800107c <MX_I2S3_Init+0x54>)
 8001034:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001038:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800103a:	4b10      	ldr	r3, [pc, #64]	@ (800107c <MX_I2S3_Init+0x54>)
 800103c:	2200      	movs	r2, #0
 800103e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001040:	4b0e      	ldr	r3, [pc, #56]	@ (800107c <MX_I2S3_Init+0x54>)
 8001042:	2200      	movs	r2, #0
 8001044:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001046:	4b0d      	ldr	r3, [pc, #52]	@ (800107c <MX_I2S3_Init+0x54>)
 8001048:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800104c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800104e:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <MX_I2S3_Init+0x54>)
 8001050:	4a0c      	ldr	r2, [pc, #48]	@ (8001084 <MX_I2S3_Init+0x5c>)
 8001052:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001054:	4b09      	ldr	r3, [pc, #36]	@ (800107c <MX_I2S3_Init+0x54>)
 8001056:	2200      	movs	r2, #0
 8001058:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800105a:	4b08      	ldr	r3, [pc, #32]	@ (800107c <MX_I2S3_Init+0x54>)
 800105c:	2200      	movs	r2, #0
 800105e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <MX_I2S3_Init+0x54>)
 8001062:	2200      	movs	r2, #0
 8001064:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001066:	4805      	ldr	r0, [pc, #20]	@ (800107c <MX_I2S3_Init+0x54>)
 8001068:	f003 fa88 	bl	800457c <HAL_I2S_Init>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001072:	f000 f96f 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200001a4 	.word	0x200001a4
 8001080:	40003c00 	.word	0x40003c00
 8001084:	00017700 	.word	0x00017700

08001088 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800108c:	4b17      	ldr	r3, [pc, #92]	@ (80010ec <MX_SPI1_Init+0x64>)
 800108e:	4a18      	ldr	r2, [pc, #96]	@ (80010f0 <MX_SPI1_Init+0x68>)
 8001090:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001092:	4b16      	ldr	r3, [pc, #88]	@ (80010ec <MX_SPI1_Init+0x64>)
 8001094:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001098:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800109a:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <MX_SPI1_Init+0x64>)
 800109c:	2200      	movs	r2, #0
 800109e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010a0:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <MX_SPI1_Init+0x64>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010a6:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <MX_SPI1_Init+0x64>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <MX_SPI1_Init+0x64>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010b2:	4b0e      	ldr	r3, [pc, #56]	@ (80010ec <MX_SPI1_Init+0x64>)
 80010b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010ba:	4b0c      	ldr	r3, [pc, #48]	@ (80010ec <MX_SPI1_Init+0x64>)
 80010bc:	2200      	movs	r2, #0
 80010be:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010c0:	4b0a      	ldr	r3, [pc, #40]	@ (80010ec <MX_SPI1_Init+0x64>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010c6:	4b09      	ldr	r3, [pc, #36]	@ (80010ec <MX_SPI1_Init+0x64>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010cc:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <MX_SPI1_Init+0x64>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010d2:	4b06      	ldr	r3, [pc, #24]	@ (80010ec <MX_SPI1_Init+0x64>)
 80010d4:	220a      	movs	r2, #10
 80010d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010d8:	4804      	ldr	r0, [pc, #16]	@ (80010ec <MX_SPI1_Init+0x64>)
 80010da:	f006 f849 	bl	8007170 <HAL_SPI_Init>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80010e4:	f000 f936 	bl	8001354 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010e8:	bf00      	nop
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	2000024c 	.word	0x2000024c
 80010f0:	40013000 	.word	0x40013000

080010f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001130 <MX_DMA_Init+0x3c>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001102:	4a0b      	ldr	r2, [pc, #44]	@ (8001130 <MX_DMA_Init+0x3c>)
 8001104:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001108:	6313      	str	r3, [r2, #48]	@ 0x30
 800110a:	4b09      	ldr	r3, [pc, #36]	@ (8001130 <MX_DMA_Init+0x3c>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001116:	2200      	movs	r2, #0
 8001118:	2100      	movs	r1, #0
 800111a:	2010      	movs	r0, #16
 800111c:	f001 fb5f 	bl	80027de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001120:	2010      	movs	r0, #16
 8001122:	f001 fb78 	bl	8002816 <HAL_NVIC_EnableIRQ>

}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40023800 	.word	0x40023800

08001134 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08c      	sub	sp, #48	@ 0x30
 8001138:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113a:	f107 031c 	add.w	r3, r7, #28
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
 8001148:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	61bb      	str	r3, [r7, #24]
 800114e:	4b72      	ldr	r3, [pc, #456]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	4a71      	ldr	r2, [pc, #452]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 8001154:	f043 0310 	orr.w	r3, r3, #16
 8001158:	6313      	str	r3, [r2, #48]	@ 0x30
 800115a:	4b6f      	ldr	r3, [pc, #444]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	f003 0310 	and.w	r3, r3, #16
 8001162:	61bb      	str	r3, [r7, #24]
 8001164:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	617b      	str	r3, [r7, #20]
 800116a:	4b6b      	ldr	r3, [pc, #428]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a6a      	ldr	r2, [pc, #424]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 8001170:	f043 0304 	orr.w	r3, r3, #4
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b68      	ldr	r3, [pc, #416]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f003 0304 	and.w	r3, r3, #4
 800117e:	617b      	str	r3, [r7, #20]
 8001180:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	613b      	str	r3, [r7, #16]
 8001186:	4b64      	ldr	r3, [pc, #400]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	4a63      	ldr	r2, [pc, #396]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 800118c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001190:	6313      	str	r3, [r2, #48]	@ 0x30
 8001192:	4b61      	ldr	r3, [pc, #388]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800119a:	613b      	str	r3, [r7, #16]
 800119c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	4a5c      	ldr	r2, [pc, #368]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 80011a8:	f043 0301 	orr.w	r3, r3, #1
 80011ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ae:	4b5a      	ldr	r3, [pc, #360]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	f003 0301 	and.w	r3, r3, #1
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	60bb      	str	r3, [r7, #8]
 80011be:	4b56      	ldr	r3, [pc, #344]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	4a55      	ldr	r2, [pc, #340]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 80011c4:	f043 0302 	orr.w	r3, r3, #2
 80011c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ca:	4b53      	ldr	r3, [pc, #332]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	60bb      	str	r3, [r7, #8]
 80011d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	607b      	str	r3, [r7, #4]
 80011da:	4b4f      	ldr	r3, [pc, #316]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	4a4e      	ldr	r2, [pc, #312]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 80011e0:	f043 0308 	orr.w	r3, r3, #8
 80011e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e6:	4b4c      	ldr	r3, [pc, #304]	@ (8001318 <MX_GPIO_Init+0x1e4>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	f003 0308 	and.w	r3, r3, #8
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80011f2:	2200      	movs	r2, #0
 80011f4:	2108      	movs	r1, #8
 80011f6:	4849      	ldr	r0, [pc, #292]	@ (800131c <MX_GPIO_Init+0x1e8>)
 80011f8:	f002 f98e 	bl	8003518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80011fc:	2201      	movs	r2, #1
 80011fe:	2101      	movs	r1, #1
 8001200:	4847      	ldr	r0, [pc, #284]	@ (8001320 <MX_GPIO_Init+0x1ec>)
 8001202:	f002 f989 	bl	8003518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001206:	2200      	movs	r2, #0
 8001208:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800120c:	4845      	ldr	r0, [pc, #276]	@ (8001324 <MX_GPIO_Init+0x1f0>)
 800120e:	f002 f983 	bl	8003518 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001212:	2308      	movs	r3, #8
 8001214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001216:	2301      	movs	r3, #1
 8001218:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	2300      	movs	r3, #0
 8001220:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001222:	f107 031c 	add.w	r3, r7, #28
 8001226:	4619      	mov	r1, r3
 8001228:	483c      	ldr	r0, [pc, #240]	@ (800131c <MX_GPIO_Init+0x1e8>)
 800122a:	f001 fedd 	bl	8002fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800122e:	2301      	movs	r3, #1
 8001230:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001232:	2301      	movs	r3, #1
 8001234:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001236:	2300      	movs	r3, #0
 8001238:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123a:	2300      	movs	r3, #0
 800123c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800123e:	f107 031c 	add.w	r3, r7, #28
 8001242:	4619      	mov	r1, r3
 8001244:	4836      	ldr	r0, [pc, #216]	@ (8001320 <MX_GPIO_Init+0x1ec>)
 8001246:	f001 fecf 	bl	8002fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800124a:	2308      	movs	r3, #8
 800124c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124e:	2302      	movs	r3, #2
 8001250:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	2300      	movs	r3, #0
 8001258:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800125a:	2305      	movs	r3, #5
 800125c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	4619      	mov	r1, r3
 8001264:	482e      	ldr	r0, [pc, #184]	@ (8001320 <MX_GPIO_Init+0x1ec>)
 8001266:	f001 febf 	bl	8002fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800126a:	2301      	movs	r3, #1
 800126c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800126e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001272:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001278:	f107 031c 	add.w	r3, r7, #28
 800127c:	4619      	mov	r1, r3
 800127e:	482a      	ldr	r0, [pc, #168]	@ (8001328 <MX_GPIO_Init+0x1f4>)
 8001280:	f001 feb2 	bl	8002fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001284:	2304      	movs	r3, #4
 8001286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001288:	2300      	movs	r3, #0
 800128a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001290:	f107 031c 	add.w	r3, r7, #28
 8001294:	4619      	mov	r1, r3
 8001296:	4825      	ldr	r0, [pc, #148]	@ (800132c <MX_GPIO_Init+0x1f8>)
 8001298:	f001 fea6 	bl	8002fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800129c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a2:	2302      	movs	r3, #2
 80012a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012aa:	2300      	movs	r3, #0
 80012ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012ae:	2305      	movs	r3, #5
 80012b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 031c 	add.w	r3, r7, #28
 80012b6:	4619      	mov	r1, r3
 80012b8:	481c      	ldr	r0, [pc, #112]	@ (800132c <MX_GPIO_Init+0x1f8>)
 80012ba:	f001 fe95 	bl	8002fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80012be:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80012c2:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c4:	2301      	movs	r3, #1
 80012c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012d0:	f107 031c 	add.w	r3, r7, #28
 80012d4:	4619      	mov	r1, r3
 80012d6:	4813      	ldr	r0, [pc, #76]	@ (8001324 <MX_GPIO_Init+0x1f0>)
 80012d8:	f001 fe86 	bl	8002fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80012dc:	2320      	movs	r3, #32
 80012de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e0:	2300      	movs	r3, #0
 80012e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80012e8:	f107 031c 	add.w	r3, r7, #28
 80012ec:	4619      	mov	r1, r3
 80012ee:	480d      	ldr	r0, [pc, #52]	@ (8001324 <MX_GPIO_Init+0x1f0>)
 80012f0:	f001 fe7a 	bl	8002fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80012f4:	2302      	movs	r3, #2
 80012f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012f8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80012fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001302:	f107 031c 	add.w	r3, r7, #28
 8001306:	4619      	mov	r1, r3
 8001308:	4804      	ldr	r0, [pc, #16]	@ (800131c <MX_GPIO_Init+0x1e8>)
 800130a:	f001 fe6d 	bl	8002fe8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800130e:	bf00      	nop
 8001310:	3730      	adds	r7, #48	@ 0x30
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40023800 	.word	0x40023800
 800131c:	40021000 	.word	0x40021000
 8001320:	40020800 	.word	0x40020800
 8001324:	40020c00 	.word	0x40020c00
 8001328:	40020000 	.word	0x40020000
 800132c:	40020400 	.word	0x40020400

08001330 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */

/*** Back to Buffer beginning ***/
	void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
	{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
		BSP_AUDIO_OUT_ChangeBuffer((uint16_t*)&OutputBuffer[0], SAMPLES_QTY*2);
 8001334:	2140      	movs	r1, #64	@ 0x40
 8001336:	4805      	ldr	r0, [pc, #20]	@ (800134c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x1c>)
 8001338:	f000 ff18 	bl	800216c <BSP_AUDIO_OUT_ChangeBuffer>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800133c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001340:	4803      	ldr	r0, [pc, #12]	@ (8001350 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8001342:	f002 f902 	bl	800354a <HAL_GPIO_TogglePin>
	}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200002a4 	.word	0x200002a4
 8001350:	40020c00 	.word	0x40020c00

08001354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8001358:	2201      	movs	r2, #1
 800135a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800135e:	4803      	ldr	r0, [pc, #12]	@ (800136c <Error_Handler+0x18>)
 8001360:	f002 f8da 	bl	8003518 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001364:	b672      	cpsid	i
}
 8001366:	bf00      	nop

  __disable_irq();
  while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <Error_Handler+0x14>
 800136c:	40020c00 	.word	0x40020c00

08001370 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
 800137a:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <HAL_MspInit+0x4c>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137e:	4a0f      	ldr	r2, [pc, #60]	@ (80013bc <HAL_MspInit+0x4c>)
 8001380:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001384:	6453      	str	r3, [r2, #68]	@ 0x44
 8001386:	4b0d      	ldr	r3, [pc, #52]	@ (80013bc <HAL_MspInit+0x4c>)
 8001388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800138e:	607b      	str	r3, [r7, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	603b      	str	r3, [r7, #0]
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <HAL_MspInit+0x4c>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139a:	4a08      	ldr	r2, [pc, #32]	@ (80013bc <HAL_MspInit+0x4c>)
 800139c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013a2:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <HAL_MspInit+0x4c>)
 80013a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013aa:	603b      	str	r3, [r7, #0]
 80013ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013ae:	2007      	movs	r0, #7
 80013b0:	f001 fa0a 	bl	80027c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b4:	bf00      	nop
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	40023800 	.word	0x40023800

080013c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	@ 0x28
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a19      	ldr	r2, [pc, #100]	@ (8001444 <HAL_I2C_MspInit+0x84>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d12c      	bne.n	800143c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
 80013e6:	4b18      	ldr	r3, [pc, #96]	@ (8001448 <HAL_I2C_MspInit+0x88>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	4a17      	ldr	r2, [pc, #92]	@ (8001448 <HAL_I2C_MspInit+0x88>)
 80013ec:	f043 0302 	orr.w	r3, r3, #2
 80013f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f2:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <HAL_I2C_MspInit+0x88>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80013fe:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001404:	2312      	movs	r3, #18
 8001406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001408:	2301      	movs	r3, #1
 800140a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140c:	2300      	movs	r3, #0
 800140e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001410:	2304      	movs	r3, #4
 8001412:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	4619      	mov	r1, r3
 800141a:	480c      	ldr	r0, [pc, #48]	@ (800144c <HAL_I2C_MspInit+0x8c>)
 800141c:	f001 fde4 	bl	8002fe8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	4b08      	ldr	r3, [pc, #32]	@ (8001448 <HAL_I2C_MspInit+0x88>)
 8001426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001428:	4a07      	ldr	r2, [pc, #28]	@ (8001448 <HAL_I2C_MspInit+0x88>)
 800142a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800142e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001430:	4b05      	ldr	r3, [pc, #20]	@ (8001448 <HAL_I2C_MspInit+0x88>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001434:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800143c:	bf00      	nop
 800143e:	3728      	adds	r7, #40	@ 0x28
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40005400 	.word	0x40005400
 8001448:	40023800 	.word	0x40023800
 800144c:	40020400 	.word	0x40020400

08001450 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a0a      	ldr	r2, [pc, #40]	@ (8001488 <HAL_I2C_MspDeInit+0x38>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d10e      	bne.n	8001480 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001462:	4b0a      	ldr	r3, [pc, #40]	@ (800148c <HAL_I2C_MspDeInit+0x3c>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001466:	4a09      	ldr	r2, [pc, #36]	@ (800148c <HAL_I2C_MspDeInit+0x3c>)
 8001468:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800146c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 800146e:	2140      	movs	r1, #64	@ 0x40
 8001470:	4807      	ldr	r0, [pc, #28]	@ (8001490 <HAL_I2C_MspDeInit+0x40>)
 8001472:	f001 ff55 	bl	8003320 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 8001476:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800147a:	4805      	ldr	r0, [pc, #20]	@ (8001490 <HAL_I2C_MspDeInit+0x40>)
 800147c:	f001 ff50 	bl	8003320 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	40005400 	.word	0x40005400
 800148c:	40023800 	.word	0x40023800
 8001490:	40020400 	.word	0x40020400

08001494 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08e      	sub	sp, #56	@ 0x38
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014ac:	f107 0314 	add.w	r3, r7, #20
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a49      	ldr	r2, [pc, #292]	@ (80015e4 <HAL_I2S_MspInit+0x150>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	f040 808b 	bne.w	80015dc <HAL_I2S_MspInit+0x148>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80014c6:	2301      	movs	r3, #1
 80014c8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80014ca:	23c0      	movs	r3, #192	@ 0xc0
 80014cc:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80014ce:	2302      	movs	r3, #2
 80014d0:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	4618      	mov	r0, r3
 80014d8:	f005 fcde 	bl	8006e98 <HAL_RCCEx_PeriphCLKConfig>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80014e2:	f7ff ff37 	bl	8001354 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]
 80014ea:	4b3f      	ldr	r3, [pc, #252]	@ (80015e8 <HAL_I2S_MspInit+0x154>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ee:	4a3e      	ldr	r2, [pc, #248]	@ (80015e8 <HAL_I2S_MspInit+0x154>)
 80014f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014f6:	4b3c      	ldr	r3, [pc, #240]	@ (80015e8 <HAL_I2S_MspInit+0x154>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	4b38      	ldr	r3, [pc, #224]	@ (80015e8 <HAL_I2S_MspInit+0x154>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	4a37      	ldr	r2, [pc, #220]	@ (80015e8 <HAL_I2S_MspInit+0x154>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6313      	str	r3, [r2, #48]	@ 0x30
 8001512:	4b35      	ldr	r3, [pc, #212]	@ (80015e8 <HAL_I2S_MspInit+0x154>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	60bb      	str	r3, [r7, #8]
 8001522:	4b31      	ldr	r3, [pc, #196]	@ (80015e8 <HAL_I2S_MspInit+0x154>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	4a30      	ldr	r2, [pc, #192]	@ (80015e8 <HAL_I2S_MspInit+0x154>)
 8001528:	f043 0304 	orr.w	r3, r3, #4
 800152c:	6313      	str	r3, [r2, #48]	@ 0x30
 800152e:	4b2e      	ldr	r3, [pc, #184]	@ (80015e8 <HAL_I2S_MspInit+0x154>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	f003 0304 	and.w	r3, r3, #4
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800153a:	2310      	movs	r3, #16
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153e:	2302      	movs	r3, #2
 8001540:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001546:	2300      	movs	r3, #0
 8001548:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800154a:	2306      	movs	r3, #6
 800154c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800154e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001552:	4619      	mov	r1, r3
 8001554:	4825      	ldr	r0, [pc, #148]	@ (80015ec <HAL_I2S_MspInit+0x158>)
 8001556:	f001 fd47 	bl	8002fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800155a:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800155e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001560:	2302      	movs	r3, #2
 8001562:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001568:	2300      	movs	r3, #0
 800156a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800156c:	2306      	movs	r3, #6
 800156e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001570:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001574:	4619      	mov	r1, r3
 8001576:	481e      	ldr	r0, [pc, #120]	@ (80015f0 <HAL_I2S_MspInit+0x15c>)
 8001578:	f001 fd36 	bl	8002fe8 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800157c:	4b1d      	ldr	r3, [pc, #116]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 800157e:	4a1e      	ldr	r2, [pc, #120]	@ (80015f8 <HAL_I2S_MspInit+0x164>)
 8001580:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001582:	4b1c      	ldr	r3, [pc, #112]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 8001584:	2200      	movs	r2, #0
 8001586:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001588:	4b1a      	ldr	r3, [pc, #104]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 800158a:	2240      	movs	r2, #64	@ 0x40
 800158c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800158e:	4b19      	ldr	r3, [pc, #100]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 8001590:	2200      	movs	r2, #0
 8001592:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001594:	4b17      	ldr	r3, [pc, #92]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 8001596:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800159a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800159c:	4b15      	ldr	r3, [pc, #84]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 800159e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015a2:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80015a4:	4b13      	ldr	r3, [pc, #76]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 80015a6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015aa:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 80015ac:	4b11      	ldr	r3, [pc, #68]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80015b2:	4b10      	ldr	r3, [pc, #64]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 80015b4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80015b8:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 80015bc:	2200      	movs	r2, #0
 80015be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80015c0:	480c      	ldr	r0, [pc, #48]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 80015c2:	f001 f943 	bl	800284c <HAL_DMA_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 80015cc:	f7ff fec2 	bl	8001354 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4a08      	ldr	r2, [pc, #32]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 80015d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80015d6:	4a07      	ldr	r2, [pc, #28]	@ (80015f4 <HAL_I2S_MspInit+0x160>)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80015dc:	bf00      	nop
 80015de:	3738      	adds	r7, #56	@ 0x38
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40003c00 	.word	0x40003c00
 80015e8:	40023800 	.word	0x40023800
 80015ec:	40020000 	.word	0x40020000
 80015f0:	40020800 	.word	0x40020800
 80015f4:	200001ec 	.word	0x200001ec
 80015f8:	40026088 	.word	0x40026088

080015fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08a      	sub	sp, #40	@ 0x28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a19      	ldr	r2, [pc, #100]	@ (8001680 <HAL_SPI_MspInit+0x84>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d12b      	bne.n	8001676 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
 8001622:	4b18      	ldr	r3, [pc, #96]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 8001624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001626:	4a17      	ldr	r2, [pc, #92]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 8001628:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800162c:	6453      	str	r3, [r2, #68]	@ 0x44
 800162e:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 8001630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001632:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	4b11      	ldr	r3, [pc, #68]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	4a10      	ldr	r2, [pc, #64]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	6313      	str	r3, [r2, #48]	@ 0x30
 800164a:	4b0e      	ldr	r3, [pc, #56]	@ (8001684 <HAL_SPI_MspInit+0x88>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001656:	23e0      	movs	r3, #224	@ 0xe0
 8001658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165a:	2302      	movs	r3, #2
 800165c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2300      	movs	r3, #0
 8001664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001666:	2305      	movs	r3, #5
 8001668:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166a:	f107 0314 	add.w	r3, r7, #20
 800166e:	4619      	mov	r1, r3
 8001670:	4805      	ldr	r0, [pc, #20]	@ (8001688 <HAL_SPI_MspInit+0x8c>)
 8001672:	f001 fcb9 	bl	8002fe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001676:	bf00      	nop
 8001678:	3728      	adds	r7, #40	@ 0x28
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40013000 	.word	0x40013000
 8001684:	40023800 	.word	0x40023800
 8001688:	40020000 	.word	0x40020000

0800168c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <NMI_Handler+0x4>

08001694 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <HardFault_Handler+0x4>

0800169c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <MemManage_Handler+0x4>

080016a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <BusFault_Handler+0x4>

080016ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <UsageFault_Handler+0x4>

080016b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016e2:	f000 ff5d 	bl	80025a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80016f0:	4802      	ldr	r0, [pc, #8]	@ (80016fc <DMA1_Stream5_IRQHandler+0x10>)
 80016f2:	f001 fa0f 	bl	8002b14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200001ec 	.word	0x200001ec

08001700 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001704:	4802      	ldr	r0, [pc, #8]	@ (8001710 <OTG_FS_IRQHandler+0x10>)
 8001706:	f003 fe15 	bl	8005334 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	2000198c 	.word	0x2000198c

08001714 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001718:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <SystemInit+0x20>)
 800171a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800171e:	4a05      	ldr	r2, [pc, #20]	@ (8001734 <SystemInit+0x20>)
 8001720:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001724:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001738:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001770 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800173c:	480d      	ldr	r0, [pc, #52]	@ (8001774 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800173e:	490e      	ldr	r1, [pc, #56]	@ (8001778 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001740:	4a0e      	ldr	r2, [pc, #56]	@ (800177c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001742:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001744:	e002      	b.n	800174c <LoopCopyDataInit>

08001746 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001746:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001748:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800174a:	3304      	adds	r3, #4

0800174c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800174c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800174e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001750:	d3f9      	bcc.n	8001746 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001752:	4a0b      	ldr	r2, [pc, #44]	@ (8001780 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001754:	4c0b      	ldr	r4, [pc, #44]	@ (8001784 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001756:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001758:	e001      	b.n	800175e <LoopFillZerobss>

0800175a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800175a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800175c:	3204      	adds	r2, #4

0800175e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800175e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001760:	d3fb      	bcc.n	800175a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001762:	f7ff ffd7 	bl	8001714 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001766:	f009 fe63 	bl	800b430 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800176a:	f7ff fb25 	bl	8000db8 <main>
  bx  lr    
 800176e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001770:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001774:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001778:	20000134 	.word	0x20000134
  ldr r2, =_sidata
 800177c:	0800c7a0 	.word	0x0800c7a0
  ldr r2, =_sbss
 8001780:	20000134 	.word	0x20000134
  ldr r4, =_ebss
 8001784:	200020b8 	.word	0x200020b8

08001788 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001788:	e7fe      	b.n	8001788 <ADC_IRQHandler>
	...

0800178c <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	607b      	str	r3, [r7, #4]
 8001794:	4603      	mov	r3, r0
 8001796:	81fb      	strh	r3, [r7, #14]
 8001798:	460b      	mov	r3, r1
 800179a:	81bb      	strh	r3, [r7, #12]
 800179c:	4613      	mov	r3, r2
 800179e:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 80017a4:	f000 fc04 	bl	8001fb0 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80017a8:	89fb      	ldrh	r3, [r7, #14]
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	2201      	movs	r2, #1
 80017ae:	2102      	movs	r1, #2
 80017b0:	4618      	mov	r0, r3
 80017b2:	f000 fb01 	bl	8001db8 <CODEC_IO_Write>
 80017b6:	4603      	mov	r3, r0
 80017b8:	461a      	mov	r2, r3
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	4413      	add	r3, r2
 80017be:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80017c0:	89bb      	ldrh	r3, [r7, #12]
 80017c2:	3b01      	subs	r3, #1
 80017c4:	2b03      	cmp	r3, #3
 80017c6:	d81b      	bhi.n	8001800 <cs43l22_Init+0x74>
 80017c8:	a201      	add	r2, pc, #4	@ (adr r2, 80017d0 <cs43l22_Init+0x44>)
 80017ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ce:	bf00      	nop
 80017d0:	080017e1 	.word	0x080017e1
 80017d4:	080017e9 	.word	0x080017e9
 80017d8:	080017f1 	.word	0x080017f1
 80017dc:	080017f9 	.word	0x080017f9
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 80017e0:	4b5b      	ldr	r3, [pc, #364]	@ (8001950 <cs43l22_Init+0x1c4>)
 80017e2:	22fa      	movs	r2, #250	@ 0xfa
 80017e4:	701a      	strb	r2, [r3, #0]
    break;
 80017e6:	e00f      	b.n	8001808 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 80017e8:	4b59      	ldr	r3, [pc, #356]	@ (8001950 <cs43l22_Init+0x1c4>)
 80017ea:	22af      	movs	r2, #175	@ 0xaf
 80017ec:	701a      	strb	r2, [r3, #0]
    break;
 80017ee:	e00b      	b.n	8001808 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80017f0:	4b57      	ldr	r3, [pc, #348]	@ (8001950 <cs43l22_Init+0x1c4>)
 80017f2:	22aa      	movs	r2, #170	@ 0xaa
 80017f4:	701a      	strb	r2, [r3, #0]
    break;
 80017f6:	e007      	b.n	8001808 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80017f8:	4b55      	ldr	r3, [pc, #340]	@ (8001950 <cs43l22_Init+0x1c4>)
 80017fa:	2205      	movs	r2, #5
 80017fc:	701a      	strb	r2, [r3, #0]
    break;    
 80017fe:	e003      	b.n	8001808 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8001800:	4b53      	ldr	r3, [pc, #332]	@ (8001950 <cs43l22_Init+0x1c4>)
 8001802:	2205      	movs	r2, #5
 8001804:	701a      	strb	r2, [r3, #0]
    break;    
 8001806:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001808:	89fb      	ldrh	r3, [r7, #14]
 800180a:	b2db      	uxtb	r3, r3
 800180c:	4a50      	ldr	r2, [pc, #320]	@ (8001950 <cs43l22_Init+0x1c4>)
 800180e:	7812      	ldrb	r2, [r2, #0]
 8001810:	b2d2      	uxtb	r2, r2
 8001812:	2104      	movs	r1, #4
 8001814:	4618      	mov	r0, r3
 8001816:	f000 facf 	bl	8001db8 <CODEC_IO_Write>
 800181a:	4603      	mov	r3, r0
 800181c:	461a      	mov	r2, r3
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	4413      	add	r3, r2
 8001822:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8001824:	89fb      	ldrh	r3, [r7, #14]
 8001826:	b2db      	uxtb	r3, r3
 8001828:	2281      	movs	r2, #129	@ 0x81
 800182a:	2105      	movs	r1, #5
 800182c:	4618      	mov	r0, r3
 800182e:	f000 fac3 	bl	8001db8 <CODEC_IO_Write>
 8001832:	4603      	mov	r3, r0
 8001834:	461a      	mov	r2, r3
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	4413      	add	r3, r2
 800183a:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 800183c:	89fb      	ldrh	r3, [r7, #14]
 800183e:	b2db      	uxtb	r3, r3
 8001840:	2204      	movs	r2, #4
 8001842:	2106      	movs	r1, #6
 8001844:	4618      	mov	r0, r3
 8001846:	f000 fab7 	bl	8001db8 <CODEC_IO_Write>
 800184a:	4603      	mov	r3, r0
 800184c:	461a      	mov	r2, r3
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	4413      	add	r3, r2
 8001852:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001854:	7afa      	ldrb	r2, [r7, #11]
 8001856:	89fb      	ldrh	r3, [r7, #14]
 8001858:	4611      	mov	r1, r2
 800185a:	4618      	mov	r0, r3
 800185c:	f000 f964 	bl	8001b28 <cs43l22_SetVolume>
 8001860:	4602      	mov	r2, r0
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	4413      	add	r3, r2
 8001866:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8001868:	89bb      	ldrh	r3, [r7, #12]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d023      	beq.n	80018b6 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 800186e:	89fb      	ldrh	r3, [r7, #14]
 8001870:	b2db      	uxtb	r3, r3
 8001872:	2206      	movs	r2, #6
 8001874:	210f      	movs	r1, #15
 8001876:	4618      	mov	r0, r3
 8001878:	f000 fa9e 	bl	8001db8 <CODEC_IO_Write>
 800187c:	4603      	mov	r3, r0
 800187e:	461a      	mov	r2, r3
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	4413      	add	r3, r2
 8001884:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8001886:	89fb      	ldrh	r3, [r7, #14]
 8001888:	b2db      	uxtb	r3, r3
 800188a:	2200      	movs	r2, #0
 800188c:	2124      	movs	r1, #36	@ 0x24
 800188e:	4618      	mov	r0, r3
 8001890:	f000 fa92 	bl	8001db8 <CODEC_IO_Write>
 8001894:	4603      	mov	r3, r0
 8001896:	461a      	mov	r2, r3
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	4413      	add	r3, r2
 800189c:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 800189e:	89fb      	ldrh	r3, [r7, #14]
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2200      	movs	r2, #0
 80018a4:	2125      	movs	r1, #37	@ 0x25
 80018a6:	4618      	mov	r0, r3
 80018a8:	f000 fa86 	bl	8001db8 <CODEC_IO_Write>
 80018ac:	4603      	mov	r3, r0
 80018ae:	461a      	mov	r2, r3
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	4413      	add	r3, r2
 80018b4:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80018b6:	89fb      	ldrh	r3, [r7, #14]
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2200      	movs	r2, #0
 80018bc:	210a      	movs	r1, #10
 80018be:	4618      	mov	r0, r3
 80018c0:	f000 fa7a 	bl	8001db8 <CODEC_IO_Write>
 80018c4:	4603      	mov	r3, r0
 80018c6:	461a      	mov	r2, r3
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	4413      	add	r3, r2
 80018cc:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80018ce:	89fb      	ldrh	r3, [r7, #14]
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	2204      	movs	r2, #4
 80018d4:	210e      	movs	r1, #14
 80018d6:	4618      	mov	r0, r3
 80018d8:	f000 fa6e 	bl	8001db8 <CODEC_IO_Write>
 80018dc:	4603      	mov	r3, r0
 80018de:	461a      	mov	r2, r3
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	4413      	add	r3, r2
 80018e4:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80018e6:	89fb      	ldrh	r3, [r7, #14]
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2200      	movs	r2, #0
 80018ec:	2127      	movs	r1, #39	@ 0x27
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 fa62 	bl	8001db8 <CODEC_IO_Write>
 80018f4:	4603      	mov	r3, r0
 80018f6:	461a      	mov	r2, r3
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	4413      	add	r3, r2
 80018fc:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 80018fe:	89fb      	ldrh	r3, [r7, #14]
 8001900:	b2db      	uxtb	r3, r3
 8001902:	220f      	movs	r2, #15
 8001904:	211f      	movs	r1, #31
 8001906:	4618      	mov	r0, r3
 8001908:	f000 fa56 	bl	8001db8 <CODEC_IO_Write>
 800190c:	4603      	mov	r3, r0
 800190e:	461a      	mov	r2, r3
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	4413      	add	r3, r2
 8001914:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8001916:	89fb      	ldrh	r3, [r7, #14]
 8001918:	b2db      	uxtb	r3, r3
 800191a:	220a      	movs	r2, #10
 800191c:	211a      	movs	r1, #26
 800191e:	4618      	mov	r0, r3
 8001920:	f000 fa4a 	bl	8001db8 <CODEC_IO_Write>
 8001924:	4603      	mov	r3, r0
 8001926:	461a      	mov	r2, r3
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	4413      	add	r3, r2
 800192c:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 800192e:	89fb      	ldrh	r3, [r7, #14]
 8001930:	b2db      	uxtb	r3, r3
 8001932:	220a      	movs	r2, #10
 8001934:	211b      	movs	r1, #27
 8001936:	4618      	mov	r0, r3
 8001938:	f000 fa3e 	bl	8001db8 <CODEC_IO_Write>
 800193c:	4603      	mov	r3, r0
 800193e:	461a      	mov	r2, r3
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	4413      	add	r3, r2
 8001944:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8001946:	697b      	ldr	r3, [r7, #20]
}
 8001948:	4618      	mov	r0, r3
 800194a:	3718      	adds	r7, #24
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	200003a4 	.word	0x200003a4

08001954 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001958:	f000 fb62 	bl	8002020 <AUDIO_IO_DeInit>
}
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}

08001960 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800196a:	f000 fb21 	bl	8001fb0 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 800196e:	88fb      	ldrh	r3, [r7, #6]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	2101      	movs	r1, #1
 8001974:	4618      	mov	r0, r3
 8001976:	f000 fb6d 	bl	8002054 <AUDIO_IO_Read>
 800197a:	4603      	mov	r3, r0
 800197c:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 800197e:	7bfb      	ldrb	r3, [r7, #15]
 8001980:	f023 0307 	bic.w	r3, r3, #7
 8001984:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8001986:	7bfb      	ldrb	r3, [r7, #15]
}
 8001988:	4618      	mov	r0, r3
 800198a:	3710      	adds	r7, #16
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	80fb      	strh	r3, [r7, #6]
 800199c:	4613      	mov	r3, r2
 800199e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80019a4:	4b16      	ldr	r3, [pc, #88]	@ (8001a00 <cs43l22_Play+0x70>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d123      	bne.n	80019f4 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80019ac:	88fb      	ldrh	r3, [r7, #6]
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	2206      	movs	r2, #6
 80019b2:	210e      	movs	r1, #14
 80019b4:	4618      	mov	r0, r3
 80019b6:	f000 f9ff 	bl	8001db8 <CODEC_IO_Write>
 80019ba:	4603      	mov	r3, r0
 80019bc:	461a      	mov	r2, r3
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	4413      	add	r3, r2
 80019c2:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80019c4:	88fb      	ldrh	r3, [r7, #6]
 80019c6:	2100      	movs	r1, #0
 80019c8:	4618      	mov	r0, r3
 80019ca:	f000 f919 	bl	8001c00 <cs43l22_SetMute>
 80019ce:	4602      	mov	r2, r0
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	4413      	add	r3, r2
 80019d4:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 80019d6:	88fb      	ldrh	r3, [r7, #6]
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	229e      	movs	r2, #158	@ 0x9e
 80019dc:	2102      	movs	r1, #2
 80019de:	4618      	mov	r0, r3
 80019e0:	f000 f9ea 	bl	8001db8 <CODEC_IO_Write>
 80019e4:	4603      	mov	r3, r0
 80019e6:	461a      	mov	r2, r3
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	4413      	add	r3, r2
 80019ec:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80019ee:	4b04      	ldr	r3, [pc, #16]	@ (8001a00 <cs43l22_Play+0x70>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80019f4:	68fb      	ldr	r3, [r7, #12]
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000034 	.word	0x20000034

08001a04 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001a12:	88fb      	ldrh	r3, [r7, #6]
 8001a14:	2101      	movs	r1, #1
 8001a16:	4618      	mov	r0, r3
 8001a18:	f000 f8f2 	bl	8001c00 <cs43l22_SetMute>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	4413      	add	r3, r2
 8001a22:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001a24:	88fb      	ldrh	r3, [r7, #6]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2201      	movs	r2, #1
 8001a2a:	2102      	movs	r1, #2
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 f9c3 	bl	8001db8 <CODEC_IO_Write>
 8001a32:	4603      	mov	r3, r0
 8001a34:	461a      	mov	r2, r3
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	4413      	add	r3, r2
 8001a3a:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3710      	adds	r7, #16
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
	...

08001a48 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f000 f8ce 	bl	8001c00 <cs43l22_SetMute>
 8001a64:	4602      	mov	r2, r0
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	4413      	add	r3, r2
 8001a6a:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	e002      	b.n	8001a78 <cs43l22_Resume+0x30>
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	3301      	adds	r3, #1
 8001a76:	60bb      	str	r3, [r7, #8]
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	2bfe      	cmp	r3, #254	@ 0xfe
 8001a7c:	d9f9      	bls.n	8001a72 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	4a0e      	ldr	r2, [pc, #56]	@ (8001abc <cs43l22_Resume+0x74>)
 8001a84:	7812      	ldrb	r2, [r2, #0]
 8001a86:	b2d2      	uxtb	r2, r2
 8001a88:	2104      	movs	r1, #4
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 f994 	bl	8001db8 <CODEC_IO_Write>
 8001a90:	4603      	mov	r3, r0
 8001a92:	461a      	mov	r2, r3
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	4413      	add	r3, r2
 8001a98:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8001a9a:	88fb      	ldrh	r3, [r7, #6]
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	229e      	movs	r2, #158	@ 0x9e
 8001aa0:	2102      	movs	r1, #2
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f000 f988 	bl	8001db8 <CODEC_IO_Write>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	461a      	mov	r2, r3
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	4413      	add	r3, r2
 8001ab0:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3710      	adds	r7, #16
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	200003a4 	.word	0x200003a4

08001ac0 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	6039      	str	r1, [r7, #0]
 8001aca:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001acc:	2300      	movs	r3, #0
 8001ace:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001ad0:	88fb      	ldrh	r3, [r7, #6]
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 f893 	bl	8001c00 <cs43l22_SetMute>
 8001ada:	4602      	mov	r2, r0
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	4413      	add	r3, r2
 8001ae0:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001ae2:	88fb      	ldrh	r3, [r7, #6]
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	2204      	movs	r2, #4
 8001ae8:	210e      	movs	r1, #14
 8001aea:	4618      	mov	r0, r3
 8001aec:	f000 f964 	bl	8001db8 <CODEC_IO_Write>
 8001af0:	4603      	mov	r3, r0
 8001af2:	461a      	mov	r2, r3
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	4413      	add	r3, r2
 8001af8:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001afa:	88fb      	ldrh	r3, [r7, #6]
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	229f      	movs	r2, #159	@ 0x9f
 8001b00:	2102      	movs	r1, #2
 8001b02:	4618      	mov	r0, r3
 8001b04:	f000 f958 	bl	8001db8 <CODEC_IO_Write>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	4413      	add	r3, r2
 8001b10:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8001b12:	4b04      	ldr	r3, [pc, #16]	@ (8001b24 <cs43l22_Stop+0x64>)
 8001b14:	2201      	movs	r2, #1
 8001b16:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001b18:	68fb      	ldr	r3, [r7, #12]
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000034 	.word	0x20000034

08001b28 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	460a      	mov	r2, r1
 8001b32:	80fb      	strh	r3, [r7, #6]
 8001b34:	4613      	mov	r3, r2
 8001b36:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001b3c:	797b      	ldrb	r3, [r7, #5]
 8001b3e:	2b64      	cmp	r3, #100	@ 0x64
 8001b40:	d80b      	bhi.n	8001b5a <cs43l22_SetVolume+0x32>
 8001b42:	797a      	ldrb	r2, [r7, #5]
 8001b44:	4613      	mov	r3, r2
 8001b46:	021b      	lsls	r3, r3, #8
 8001b48:	1a9b      	subs	r3, r3, r2
 8001b4a:	4a25      	ldr	r2, [pc, #148]	@ (8001be0 <cs43l22_SetVolume+0xb8>)
 8001b4c:	fb82 1203 	smull	r1, r2, r2, r3
 8001b50:	1152      	asrs	r2, r2, #5
 8001b52:	17db      	asrs	r3, r3, #31
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	e000      	b.n	8001b5c <cs43l22_SetVolume+0x34>
 8001b5a:	23ff      	movs	r3, #255	@ 0xff
 8001b5c:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8001b5e:	7afb      	ldrb	r3, [r7, #11]
 8001b60:	2be6      	cmp	r3, #230	@ 0xe6
 8001b62:	d91c      	bls.n	8001b9e <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001b64:	88fb      	ldrh	r3, [r7, #6]
 8001b66:	b2d8      	uxtb	r0, r3
 8001b68:	7afb      	ldrb	r3, [r7, #11]
 8001b6a:	3319      	adds	r3, #25
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	461a      	mov	r2, r3
 8001b70:	2120      	movs	r1, #32
 8001b72:	f000 f921 	bl	8001db8 <CODEC_IO_Write>
 8001b76:	4603      	mov	r3, r0
 8001b78:	461a      	mov	r2, r3
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001b80:	88fb      	ldrh	r3, [r7, #6]
 8001b82:	b2d8      	uxtb	r0, r3
 8001b84:	7afb      	ldrb	r3, [r7, #11]
 8001b86:	3319      	adds	r3, #25
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	2121      	movs	r1, #33	@ 0x21
 8001b8e:	f000 f913 	bl	8001db8 <CODEC_IO_Write>
 8001b92:	4603      	mov	r3, r0
 8001b94:	461a      	mov	r2, r3
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	4413      	add	r3, r2
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	e01b      	b.n	8001bd6 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001b9e:	88fb      	ldrh	r3, [r7, #6]
 8001ba0:	b2d8      	uxtb	r0, r3
 8001ba2:	7afb      	ldrb	r3, [r7, #11]
 8001ba4:	3319      	adds	r3, #25
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	461a      	mov	r2, r3
 8001baa:	2120      	movs	r1, #32
 8001bac:	f000 f904 	bl	8001db8 <CODEC_IO_Write>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001bba:	88fb      	ldrh	r3, [r7, #6]
 8001bbc:	b2d8      	uxtb	r0, r3
 8001bbe:	7afb      	ldrb	r3, [r7, #11]
 8001bc0:	3319      	adds	r3, #25
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	2121      	movs	r1, #33	@ 0x21
 8001bc8:	f000 f8f6 	bl	8001db8 <CODEC_IO_Write>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	461a      	mov	r2, r3
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3710      	adds	r7, #16
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	51eb851f 	.word	0x51eb851f

08001be4 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	6039      	str	r1, [r7, #0]
 8001bee:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	6039      	str	r1, [r7, #0]
 8001c0a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d124      	bne.n	8001c60 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8001c16:	88fb      	ldrh	r3, [r7, #6]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	22ff      	movs	r2, #255	@ 0xff
 8001c1c:	2104      	movs	r1, #4
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f000 f8ca 	bl	8001db8 <CODEC_IO_Write>
 8001c24:	4603      	mov	r3, r0
 8001c26:	461a      	mov	r2, r3
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001c2e:	88fb      	ldrh	r3, [r7, #6]
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2201      	movs	r2, #1
 8001c34:	2122      	movs	r1, #34	@ 0x22
 8001c36:	4618      	mov	r0, r3
 8001c38:	f000 f8be 	bl	8001db8 <CODEC_IO_Write>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	461a      	mov	r2, r3
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	4413      	add	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8001c46:	88fb      	ldrh	r3, [r7, #6]
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	2123      	movs	r1, #35	@ 0x23
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f000 f8b2 	bl	8001db8 <CODEC_IO_Write>
 8001c54:	4603      	mov	r3, r0
 8001c56:	461a      	mov	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	e025      	b.n	8001cac <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001c60:	88fb      	ldrh	r3, [r7, #6]
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	2200      	movs	r2, #0
 8001c66:	2122      	movs	r1, #34	@ 0x22
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f000 f8a5 	bl	8001db8 <CODEC_IO_Write>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	461a      	mov	r2, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	4413      	add	r3, r2
 8001c76:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001c78:	88fb      	ldrh	r3, [r7, #6]
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	2123      	movs	r1, #35	@ 0x23
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 f899 	bl	8001db8 <CODEC_IO_Write>
 8001c86:	4603      	mov	r3, r0
 8001c88:	461a      	mov	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001c90:	88fb      	ldrh	r3, [r7, #6]
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	4a08      	ldr	r2, [pc, #32]	@ (8001cb8 <cs43l22_SetMute+0xb8>)
 8001c96:	7812      	ldrb	r2, [r2, #0]
 8001c98:	b2d2      	uxtb	r2, r2
 8001c9a:	2104      	movs	r1, #4
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f000 f88b 	bl	8001db8 <CODEC_IO_Write>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	4413      	add	r3, r2
 8001caa:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001cac:	68fb      	ldr	r3, [r7, #12]
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	200003a4 	.word	0x200003a4

08001cbc <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	460a      	mov	r2, r1
 8001cc6:	80fb      	strh	r3, [r7, #6]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001cd0:	797b      	ldrb	r3, [r7, #5]
 8001cd2:	3b01      	subs	r3, #1
 8001cd4:	2b03      	cmp	r3, #3
 8001cd6:	d84b      	bhi.n	8001d70 <cs43l22_SetOutputMode+0xb4>
 8001cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ce0 <cs43l22_SetOutputMode+0x24>)
 8001cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cde:	bf00      	nop
 8001ce0:	08001cf1 	.word	0x08001cf1
 8001ce4:	08001d11 	.word	0x08001d11
 8001ce8:	08001d31 	.word	0x08001d31
 8001cec:	08001d51 	.word	0x08001d51
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001cf0:	88fb      	ldrh	r3, [r7, #6]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	22fa      	movs	r2, #250	@ 0xfa
 8001cf6:	2104      	movs	r1, #4
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 f85d 	bl	8001db8 <CODEC_IO_Write>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	461a      	mov	r2, r3
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	4413      	add	r3, r2
 8001d06:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001d08:	4b24      	ldr	r3, [pc, #144]	@ (8001d9c <cs43l22_SetOutputMode+0xe0>)
 8001d0a:	22fa      	movs	r2, #250	@ 0xfa
 8001d0c:	701a      	strb	r2, [r3, #0]
      break;
 8001d0e:	e03f      	b.n	8001d90 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001d10:	88fb      	ldrh	r3, [r7, #6]
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	22af      	movs	r2, #175	@ 0xaf
 8001d16:	2104      	movs	r1, #4
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f000 f84d 	bl	8001db8 <CODEC_IO_Write>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	461a      	mov	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	4413      	add	r3, r2
 8001d26:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001d28:	4b1c      	ldr	r3, [pc, #112]	@ (8001d9c <cs43l22_SetOutputMode+0xe0>)
 8001d2a:	22af      	movs	r2, #175	@ 0xaf
 8001d2c:	701a      	strb	r2, [r3, #0]
      break;
 8001d2e:	e02f      	b.n	8001d90 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001d30:	88fb      	ldrh	r3, [r7, #6]
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	22aa      	movs	r2, #170	@ 0xaa
 8001d36:	2104      	movs	r1, #4
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f000 f83d 	bl	8001db8 <CODEC_IO_Write>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	461a      	mov	r2, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	4413      	add	r3, r2
 8001d46:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8001d48:	4b14      	ldr	r3, [pc, #80]	@ (8001d9c <cs43l22_SetOutputMode+0xe0>)
 8001d4a:	22aa      	movs	r2, #170	@ 0xaa
 8001d4c:	701a      	strb	r2, [r3, #0]
      break;
 8001d4e:	e01f      	b.n	8001d90 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001d50:	88fb      	ldrh	r3, [r7, #6]
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2205      	movs	r2, #5
 8001d56:	2104      	movs	r1, #4
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f000 f82d 	bl	8001db8 <CODEC_IO_Write>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	461a      	mov	r2, r3
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	4413      	add	r3, r2
 8001d66:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001d68:	4b0c      	ldr	r3, [pc, #48]	@ (8001d9c <cs43l22_SetOutputMode+0xe0>)
 8001d6a:	2205      	movs	r2, #5
 8001d6c:	701a      	strb	r2, [r3, #0]
      break;    
 8001d6e:	e00f      	b.n	8001d90 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001d70:	88fb      	ldrh	r3, [r7, #6]
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	2205      	movs	r2, #5
 8001d76:	2104      	movs	r1, #4
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f000 f81d 	bl	8001db8 <CODEC_IO_Write>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	461a      	mov	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	4413      	add	r3, r2
 8001d86:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001d88:	4b04      	ldr	r3, [pc, #16]	@ (8001d9c <cs43l22_SetOutputMode+0xe0>)
 8001d8a:	2205      	movs	r2, #5
 8001d8c:	701a      	strb	r2, [r3, #0]
      break;
 8001d8e:	bf00      	nop
  }  
  return counter;
 8001d90:	68fb      	ldr	r3, [r7, #12]
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	200003a4 	.word	0x200003a4

08001da0 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	71bb      	strb	r3, [r7, #6]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001dce:	797a      	ldrb	r2, [r7, #5]
 8001dd0:	79b9      	ldrb	r1, [r7, #6]
 8001dd2:	79fb      	ldrb	r3, [r7, #7]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f000 f92a 	bl	800202e <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	b2db      	uxtb	r3, r3
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
	...

08001de8 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8001dec:	480e      	ldr	r0, [pc, #56]	@ (8001e28 <I2Cx_Init+0x40>)
 8001dee:	f002 f85b 	bl	8003ea8 <HAL_I2C_GetState>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d114      	bne.n	8001e22 <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8001df8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <I2Cx_Init+0x40>)
 8001dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8001e2c <I2Cx_Init+0x44>)
 8001dfc:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001e28 <I2Cx_Init+0x40>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 8001e04:	4b08      	ldr	r3, [pc, #32]	@ (8001e28 <I2Cx_Init+0x40>)
 8001e06:	2233      	movs	r2, #51	@ 0x33
 8001e08:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e0a:	4b07      	ldr	r3, [pc, #28]	@ (8001e28 <I2Cx_Init+0x40>)
 8001e0c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e10:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8001e12:	4b05      	ldr	r3, [pc, #20]	@ (8001e28 <I2Cx_Init+0x40>)
 8001e14:	4a06      	ldr	r2, [pc, #24]	@ (8001e30 <I2Cx_Init+0x48>)
 8001e16:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8001e18:	f000 f876 	bl	8001f08 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8001e1c:	4802      	ldr	r0, [pc, #8]	@ (8001e28 <I2Cx_Init+0x40>)
 8001e1e:	f001 fbaf 	bl	8003580 <HAL_I2C_Init>
  }
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200003a8 	.word	0x200003a8
 8001e2c:	000186a0 	.word	0x000186a0
 8001e30:	40005400 	.word	0x40005400

08001e34 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b088      	sub	sp, #32
 8001e38:	af04      	add	r7, sp, #16
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
 8001e3e:	460b      	mov	r3, r1
 8001e40:	71bb      	strb	r3, [r7, #6]
 8001e42:	4613      	mov	r3, r2
 8001e44:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001e46:	2300      	movs	r3, #0
 8001e48:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	b299      	uxth	r1, r3
 8001e4e:	79bb      	ldrb	r3, [r7, #6]
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	4b0c      	ldr	r3, [pc, #48]	@ (8001e84 <I2Cx_WriteData+0x50>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	9302      	str	r3, [sp, #8]
 8001e58:	2301      	movs	r3, #1
 8001e5a:	9301      	str	r3, [sp, #4]
 8001e5c:	1d7b      	adds	r3, r7, #5
 8001e5e:	9300      	str	r3, [sp, #0]
 8001e60:	2301      	movs	r3, #1
 8001e62:	4809      	ldr	r0, [pc, #36]	@ (8001e88 <I2Cx_WriteData+0x54>)
 8001e64:	f001 fd00 	bl	8003868 <HAL_I2C_Mem_Write>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f000 f837 	bl	8001ee8 <I2Cx_Error>
  }
}
 8001e7a:	bf00      	nop
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000038 	.word	0x20000038
 8001e88:	200003a8 	.word	0x200003a8

08001e8c <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b088      	sub	sp, #32
 8001e90:	af04      	add	r7, sp, #16
 8001e92:	4603      	mov	r3, r0
 8001e94:	460a      	mov	r2, r1
 8001e96:	71fb      	strb	r3, [r7, #7]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8001ea4:	79fb      	ldrb	r3, [r7, #7]
 8001ea6:	b299      	uxth	r1, r3
 8001ea8:	79bb      	ldrb	r3, [r7, #6]
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <I2Cx_ReadData+0x54>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	9302      	str	r3, [sp, #8]
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	9301      	str	r3, [sp, #4]
 8001eb6:	f107 030e 	add.w	r3, r7, #14
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	4809      	ldr	r0, [pc, #36]	@ (8001ee4 <I2Cx_ReadData+0x58>)
 8001ec0:	f001 fdcc 	bl	8003a5c <HAL_I2C_Mem_Read>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f000 f809 	bl	8001ee8 <I2Cx_Error>
  }
  return value;
 8001ed6:	7bbb      	ldrb	r3, [r7, #14]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20000038 	.word	0x20000038
 8001ee4:	200003a8 	.word	0x200003a8

08001ee8 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 8001ef2:	4804      	ldr	r0, [pc, #16]	@ (8001f04 <I2Cx_Error+0x1c>)
 8001ef4:	f001 fc88 	bl	8003808 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 8001ef8:	f7ff ff76 	bl	8001de8 <I2Cx_Init>
}
 8001efc:	bf00      	nop
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	200003a8 	.word	0x200003a8

08001f08 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b088      	sub	sp, #32
 8001f0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60bb      	str	r3, [r7, #8]
 8001f12:	4b25      	ldr	r3, [pc, #148]	@ (8001fa8 <I2Cx_MspInit+0xa0>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	4a24      	ldr	r2, [pc, #144]	@ (8001fa8 <I2Cx_MspInit+0xa0>)
 8001f18:	f043 0302 	orr.w	r3, r3, #2
 8001f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1e:	4b22      	ldr	r3, [pc, #136]	@ (8001fa8 <I2Cx_MspInit+0xa0>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	60bb      	str	r3, [r7, #8]
 8001f28:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 8001f2a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001f2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f30:	2312      	movs	r3, #18
 8001f32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001f34:	2302      	movs	r3, #2
 8001f36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001f3c:	2304      	movs	r3, #4
 8001f3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	4619      	mov	r1, r3
 8001f46:	4819      	ldr	r0, [pc, #100]	@ (8001fac <I2Cx_MspInit+0xa4>)
 8001f48:	f001 f84e 	bl	8002fe8 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	607b      	str	r3, [r7, #4]
 8001f50:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <I2Cx_MspInit+0xa0>)
 8001f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f54:	4a14      	ldr	r2, [pc, #80]	@ (8001fa8 <I2Cx_MspInit+0xa0>)
 8001f56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f5c:	4b12      	ldr	r3, [pc, #72]	@ (8001fa8 <I2Cx_MspInit+0xa0>)
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f64:	607b      	str	r3, [r7, #4]
 8001f66:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001f68:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa8 <I2Cx_MspInit+0xa0>)
 8001f6a:	6a1b      	ldr	r3, [r3, #32]
 8001f6c:	4a0e      	ldr	r2, [pc, #56]	@ (8001fa8 <I2Cx_MspInit+0xa0>)
 8001f6e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f72:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001f74:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa8 <I2Cx_MspInit+0xa0>)
 8001f76:	6a1b      	ldr	r3, [r3, #32]
 8001f78:	4a0b      	ldr	r2, [pc, #44]	@ (8001fa8 <I2Cx_MspInit+0xa0>)
 8001f7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001f7e:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001f80:	2200      	movs	r2, #0
 8001f82:	2100      	movs	r1, #0
 8001f84:	201f      	movs	r0, #31
 8001f86:	f000 fc2a 	bl	80027de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001f8a:	201f      	movs	r0, #31
 8001f8c:	f000 fc43 	bl	8002816 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001f90:	2200      	movs	r2, #0
 8001f92:	2100      	movs	r1, #0
 8001f94:	2020      	movs	r0, #32
 8001f96:	f000 fc22 	bl	80027de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8001f9a:	2020      	movs	r0, #32
 8001f9c:	f000 fc3b 	bl	8002816 <HAL_NVIC_EnableIRQ>
}
 8001fa0:	bf00      	nop
 8001fa2:	3720      	adds	r7, #32
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40023800 	.word	0x40023800
 8001fac:	40020400 	.word	0x40020400

08001fb0 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b086      	sub	sp, #24
 8001fb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	603b      	str	r3, [r7, #0]
 8001fba:	4b17      	ldr	r3, [pc, #92]	@ (8002018 <AUDIO_IO_Init+0x68>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbe:	4a16      	ldr	r2, [pc, #88]	@ (8002018 <AUDIO_IO_Init+0x68>)
 8001fc0:	f043 0308 	orr.w	r3, r3, #8
 8001fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fc6:	4b14      	ldr	r3, [pc, #80]	@ (8002018 <AUDIO_IO_Init+0x68>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	f003 0308 	and.w	r3, r3, #8
 8001fce:	603b      	str	r3, [r7, #0]
 8001fd0:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 8001fd2:	2310      	movs	r3, #16
 8001fd4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001fda:	2302      	movs	r3, #2
 8001fdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8001fe2:	1d3b      	adds	r3, r7, #4
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	480d      	ldr	r0, [pc, #52]	@ (800201c <AUDIO_IO_Init+0x6c>)
 8001fe8:	f000 fffe 	bl	8002fe8 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001fec:	f7ff fefc 	bl	8001de8 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2110      	movs	r1, #16
 8001ff4:	4809      	ldr	r0, [pc, #36]	@ (800201c <AUDIO_IO_Init+0x6c>)
 8001ff6:	f001 fa8f 	bl	8003518 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001ffa:	2005      	movs	r0, #5
 8001ffc:	f000 faf0 	bl	80025e0 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8002000:	2201      	movs	r2, #1
 8002002:	2110      	movs	r1, #16
 8002004:	4805      	ldr	r0, [pc, #20]	@ (800201c <AUDIO_IO_Init+0x6c>)
 8002006:	f001 fa87 	bl	8003518 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 800200a:	2005      	movs	r0, #5
 800200c:	f000 fae8 	bl	80025e0 <HAL_Delay>
}
 8002010:	bf00      	nop
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40023800 	.word	0x40023800
 800201c:	40020c00 	.word	0x40020c00

08002020 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	4603      	mov	r3, r0
 8002036:	71fb      	strb	r3, [r7, #7]
 8002038:	460b      	mov	r3, r1
 800203a:	71bb      	strb	r3, [r7, #6]
 800203c:	4613      	mov	r3, r2
 800203e:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8002040:	797a      	ldrb	r2, [r7, #5]
 8002042:	79b9      	ldrb	r1, [r7, #6]
 8002044:	79fb      	ldrb	r3, [r7, #7]
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff fef4 	bl	8001e34 <I2Cx_WriteData>
}
 800204c:	bf00      	nop
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	460a      	mov	r2, r1
 800205e:	71fb      	strb	r3, [r7, #7]
 8002060:	4613      	mov	r3, r2
 8002062:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8002064:	79ba      	ldrb	r2, [r7, #6]
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	4611      	mov	r1, r2
 800206a:	4618      	mov	r0, r3
 800206c:	f7ff ff0e 	bl	8001e8c <I2Cx_ReadData>
 8002070:	4603      	mov	r3, r0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
	...

0800207c <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 800207c:	b590      	push	{r4, r7, lr}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	603a      	str	r2, [r7, #0]
 8002086:	80fb      	strh	r3, [r7, #6]
 8002088:	460b      	mov	r3, r1
 800208a:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 800208c:	2300      	movs	r3, #0
 800208e:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8002090:	2200      	movs	r2, #0
 8002092:	6839      	ldr	r1, [r7, #0]
 8002094:	481c      	ldr	r0, [pc, #112]	@ (8002108 <BSP_AUDIO_OUT_Init+0x8c>)
 8002096:	f000 f89f 	bl	80021d8 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 800209a:	4b1b      	ldr	r3, [pc, #108]	@ (8002108 <BSP_AUDIO_OUT_Init+0x8c>)
 800209c:	4a1b      	ldr	r2, [pc, #108]	@ (800210c <BSP_AUDIO_OUT_Init+0x90>)
 800209e:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 80020a0:	4819      	ldr	r0, [pc, #100]	@ (8002108 <BSP_AUDIO_OUT_Init+0x8c>)
 80020a2:	f002 fc53 	bl	800494c <HAL_I2S_GetState>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d103      	bne.n	80020b4 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 80020ac:	2100      	movs	r1, #0
 80020ae:	4816      	ldr	r0, [pc, #88]	@ (8002108 <BSP_AUDIO_OUT_Init+0x8c>)
 80020b0:	f000 f8ec 	bl	800228c <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 80020b4:	6838      	ldr	r0, [r7, #0]
 80020b6:	f000 f9b7 	bl	8002428 <I2S3_Init>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 80020c4:	7bfb      	ldrb	r3, [r7, #15]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10e      	bne.n	80020e8 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 80020ca:	4b11      	ldr	r3, [pc, #68]	@ (8002110 <BSP_AUDIO_OUT_Init+0x94>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	2094      	movs	r0, #148	@ 0x94
 80020d0:	4798      	blx	r3
 80020d2:	4603      	mov	r3, r0
 80020d4:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80020d8:	2be0      	cmp	r3, #224	@ 0xe0
 80020da:	d103      	bne.n	80020e4 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 80020dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002114 <BSP_AUDIO_OUT_Init+0x98>)
 80020de:	4a0c      	ldr	r2, [pc, #48]	@ (8002110 <BSP_AUDIO_OUT_Init+0x94>)
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	e001      	b.n	80020e8 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 80020e8:	7bfb      	ldrb	r3, [r7, #15]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d107      	bne.n	80020fe <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 80020ee:	4b09      	ldr	r3, [pc, #36]	@ (8002114 <BSP_AUDIO_OUT_Init+0x98>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681c      	ldr	r4, [r3, #0]
 80020f4:	797a      	ldrb	r2, [r7, #5]
 80020f6:	88f9      	ldrh	r1, [r7, #6]
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	2094      	movs	r0, #148	@ 0x94
 80020fc:	47a0      	blx	r4
  }
  
  return ret;
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002100:	4618      	mov	r0, r3
 8002102:	3714      	adds	r7, #20
 8002104:	46bd      	mov	sp, r7
 8002106:	bd90      	pop	{r4, r7, pc}
 8002108:	20000400 	.word	0x20000400
 800210c:	40003c00 	.word	0x40003c00
 8002110:	20000004 	.word	0x20000004
 8002114:	200003fc 	.word	0x200003fc

08002118 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8002122:	4b10      	ldr	r3, [pc, #64]	@ (8002164 <BSP_AUDIO_OUT_Play+0x4c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	683a      	ldr	r2, [r7, #0]
 800212a:	b292      	uxth	r2, r2
 800212c:	6879      	ldr	r1, [r7, #4]
 800212e:	2094      	movs	r0, #148	@ 0x94
 8002130:	4798      	blx	r3
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e00f      	b.n	800215c <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002142:	d203      	bcs.n	800214c <BSP_AUDIO_OUT_Play+0x34>
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	b29b      	uxth	r3, r3
 800214a:	e001      	b.n	8002150 <BSP_AUDIO_OUT_Play+0x38>
 800214c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002150:	461a      	mov	r2, r3
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	4804      	ldr	r0, [pc, #16]	@ (8002168 <BSP_AUDIO_OUT_Play+0x50>)
 8002156:	f002 fb51 	bl	80047fc <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800215a:	2300      	movs	r3, #0
  }
}
 800215c:	4618      	mov	r0, r3
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	200003fc 	.word	0x200003fc
 8002168:	20000400 	.word	0x20000400

0800216c <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	460b      	mov	r3, r1
 8002176:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 8002178:	887b      	ldrh	r3, [r7, #2]
 800217a:	461a      	mov	r2, r3
 800217c:	6879      	ldr	r1, [r7, #4]
 800217e:	4803      	ldr	r0, [pc, #12]	@ (800218c <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 8002180:	f002 fb3c 	bl	80047fc <HAL_I2S_Transmit_DMA>
}
 8002184:	bf00      	nop
 8002186:	3708      	adds	r7, #8
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	20000400 	.word	0x20000400

08002190 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a04      	ldr	r2, [pc, #16]	@ (80021b0 <HAL_I2S_TxCpltCallback+0x20>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d101      	bne.n	80021a6 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 80021a2:	f7ff f8c5 	bl	8001330 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80021a6:	bf00      	nop
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40003c00 	.word	0x40003c00

080021b4 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a04      	ldr	r2, [pc, #16]	@ (80021d4 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d101      	bne.n	80021ca <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 80021c6:	f000 f921 	bl	800240c <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40003c00 	.word	0x40003c00

080021d8 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80021d8:	b580      	push	{r7, lr}
 80021da:	b08a      	sub	sp, #40	@ 0x28
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80021e4:	2300      	movs	r3, #0
 80021e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80021ea:	23ff      	movs	r3, #255	@ 0xff
 80021ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  
  for(index = 0; index < 8; index++)
 80021f0:	2300      	movs	r3, #0
 80021f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80021f6:	e010      	b.n	800221a <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 80021f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021fc:	4a20      	ldr	r2, [pc, #128]	@ (8002280 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 80021fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002202:	68ba      	ldr	r2, [r7, #8]
 8002204:	429a      	cmp	r2, r3
 8002206:	d103      	bne.n	8002210 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8002208:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800220c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  for(index = 0; index < 8; index++)
 8002210:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002214:	3301      	adds	r3, #1
 8002216:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800221a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800221e:	2b07      	cmp	r3, #7
 8002220:	d9ea      	bls.n	80021f8 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8002222:	f107 0314 	add.w	r3, r7, #20
 8002226:	4618      	mov	r0, r3
 8002228:	f004 ff18 	bl	800705c <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 800222c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002230:	f003 0307 	and.w	r3, r3, #7
 8002234:	2b00      	cmp	r3, #0
 8002236:	d113      	bne.n	8002260 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002238:	2301      	movs	r3, #1
 800223a:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 800223c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002240:	4a10      	ldr	r2, [pc, #64]	@ (8002284 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8002242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002246:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8002248:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800224c:	4a0e      	ldr	r2, [pc, #56]	@ (8002288 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 800224e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002252:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8002254:	f107 0314 	add.w	r3, r7, #20
 8002258:	4618      	mov	r0, r3
 800225a:	f004 fe1d 	bl	8006e98 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800225e:	e00b      	b.n	8002278 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002260:	2301      	movs	r3, #1
 8002262:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8002264:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002268:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800226a:	2303      	movs	r3, #3
 800226c:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800226e:	f107 0314 	add.w	r3, r7, #20
 8002272:	4618      	mov	r0, r3
 8002274:	f004 fe10 	bl	8006e98 <HAL_RCCEx_PeriphCLKConfig>
}
 8002278:	bf00      	nop
 800227a:	3728      	adds	r7, #40	@ 0x28
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	0800c550 	.word	0x0800c550
 8002284:	0800c570 	.word	0x0800c570
 8002288:	0800c590 	.word	0x0800c590

0800228c <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b08c      	sub	sp, #48	@ 0x30
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	61bb      	str	r3, [r7, #24]
 800229a:	4b56      	ldr	r3, [pc, #344]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 800229c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229e:	4a55      	ldr	r2, [pc, #340]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022a6:	4b53      	ldr	r3, [pc, #332]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022ae:	61bb      	str	r3, [r7, #24]
 80022b0:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	4b4f      	ldr	r3, [pc, #316]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	4a4e      	ldr	r2, [pc, #312]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022bc:	f043 0304 	orr.w	r3, r3, #4
 80022c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c2:	4b4c      	ldr	r3, [pc, #304]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	f003 0304 	and.w	r3, r3, #4
 80022ca:	617b      	str	r3, [r7, #20]
 80022cc:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	613b      	str	r3, [r7, #16]
 80022d2:	4b48      	ldr	r3, [pc, #288]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	4a47      	ldr	r2, [pc, #284]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022de:	4b45      	ldr	r3, [pc, #276]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	613b      	str	r3, [r7, #16]
 80022e8:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 80022ea:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80022ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 80022f0:	2302      	movs	r3, #2
 80022f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 80022f8:	2302      	movs	r3, #2
 80022fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80022fc:	2306      	movs	r3, #6
 80022fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8002300:	f107 031c 	add.w	r3, r7, #28
 8002304:	4619      	mov	r1, r3
 8002306:	483c      	ldr	r0, [pc, #240]	@ (80023f8 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002308:	f000 fe6e 	bl	8002fe8 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 800230c:	2310      	movs	r3, #16
 800230e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8002310:	f107 031c 	add.w	r3, r7, #28
 8002314:	4619      	mov	r1, r3
 8002316:	4839      	ldr	r0, [pc, #228]	@ (80023fc <BSP_AUDIO_OUT_MspInit+0x170>)
 8002318:	f000 fe66 	bl	8002fe8 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 800231c:	2300      	movs	r3, #0
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	4b34      	ldr	r3, [pc, #208]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002324:	4a33      	ldr	r2, [pc, #204]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002326:	f043 0304 	orr.w	r3, r3, #4
 800232a:	6313      	str	r3, [r2, #48]	@ 0x30
 800232c:	4b31      	ldr	r3, [pc, #196]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 800232e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8002338:	2380      	movs	r3, #128	@ 0x80
 800233a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 800233c:	f107 031c 	add.w	r3, r7, #28
 8002340:	4619      	mov	r1, r3
 8002342:	482d      	ldr	r0, [pc, #180]	@ (80023f8 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002344:	f000 fe50 	bl	8002fe8 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8002348:	2300      	movs	r3, #0
 800234a:	60bb      	str	r3, [r7, #8]
 800234c:	4b29      	ldr	r3, [pc, #164]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 800234e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002350:	4a28      	ldr	r2, [pc, #160]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002352:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002356:	6313      	str	r3, [r2, #48]	@ 0x30
 8002358:	4b26      	ldr	r3, [pc, #152]	@ (80023f4 <BSP_AUDIO_OUT_MspInit+0x168>)
 800235a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002360:	60bb      	str	r3, [r7, #8]
 8002362:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a25      	ldr	r2, [pc, #148]	@ (8002400 <BSP_AUDIO_OUT_MspInit+0x174>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d136      	bne.n	80023dc <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 800236e:	4b25      	ldr	r3, [pc, #148]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002370:	2200      	movs	r2, #0
 8002372:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8002374:	4b23      	ldr	r3, [pc, #140]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002376:	2240      	movs	r2, #64	@ 0x40
 8002378:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800237a:	4b22      	ldr	r3, [pc, #136]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 800237c:	2200      	movs	r2, #0
 800237e:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8002380:	4b20      	ldr	r3, [pc, #128]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002382:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002386:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8002388:	4b1e      	ldr	r3, [pc, #120]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 800238a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800238e:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8002390:	4b1c      	ldr	r3, [pc, #112]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002392:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002396:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8002398:	4b1a      	ldr	r3, [pc, #104]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 800239a:	2200      	movs	r2, #0
 800239c:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 800239e:	4b19      	ldr	r3, [pc, #100]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023a0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80023a4:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80023a6:	4b17      	ldr	r3, [pc, #92]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023a8:	2204      	movs	r2, #4
 80023aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80023ac:	4b15      	ldr	r3, [pc, #84]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023ae:	2203      	movs	r2, #3
 80023b0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80023b2:	4b14      	ldr	r3, [pc, #80]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80023b8:	4b12      	ldr	r3, [pc, #72]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80023be:	4b11      	ldr	r3, [pc, #68]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023c0:	4a11      	ldr	r2, [pc, #68]	@ (8002408 <BSP_AUDIO_OUT_MspInit+0x17c>)
 80023c2:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a0f      	ldr	r2, [pc, #60]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023c8:	639a      	str	r2, [r3, #56]	@ 0x38
 80023ca:	4a0e      	ldr	r2, [pc, #56]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 80023d0:	480c      	ldr	r0, [pc, #48]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023d2:	f000 fae9 	bl	80029a8 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 80023d6:	480b      	ldr	r0, [pc, #44]	@ (8002404 <BSP_AUDIO_OUT_MspInit+0x178>)
 80023d8:	f000 fa38 	bl	800284c <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80023dc:	2200      	movs	r2, #0
 80023de:	210e      	movs	r1, #14
 80023e0:	202f      	movs	r0, #47	@ 0x2f
 80023e2:	f000 f9fc 	bl	80027de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 80023e6:	202f      	movs	r0, #47	@ 0x2f
 80023e8:	f000 fa15 	bl	8002816 <HAL_NVIC_EnableIRQ>
}
 80023ec:	bf00      	nop
 80023ee:	3730      	adds	r7, #48	@ 0x30
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40023800 	.word	0x40023800
 80023f8:	40020800 	.word	0x40020800
 80023fc:	40020000 	.word	0x40020000
 8002400:	40003c00 	.word	0x40003c00
 8002404:	20000448 	.word	0x20000448
 8002408:	400260b8 	.word	0x400260b8

0800240c <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

/**
  * @brief  Manages the DMA Half Transfer complete event.
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
}
 8002410:	bf00      	nop
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr

0800241a <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 800241a:	b480      	push	{r7}
 800241c:	af00      	add	r7, sp, #0
}
 800241e:	bf00      	nop
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8002430:	4b17      	ldr	r3, [pc, #92]	@ (8002490 <I2S3_Init+0x68>)
 8002432:	4a18      	ldr	r2, [pc, #96]	@ (8002494 <I2S3_Init+0x6c>)
 8002434:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8002436:	4b16      	ldr	r3, [pc, #88]	@ (8002490 <I2S3_Init+0x68>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	69da      	ldr	r2, [r3, #28]
 800243c:	4b14      	ldr	r3, [pc, #80]	@ (8002490 <I2S3_Init+0x68>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002444:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8002446:	4a12      	ldr	r2, [pc, #72]	@ (8002490 <I2S3_Init+0x68>)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 800244c:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <I2S3_Init+0x68>)
 800244e:	2200      	movs	r2, #0
 8002450:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8002452:	4b0f      	ldr	r3, [pc, #60]	@ (8002490 <I2S3_Init+0x68>)
 8002454:	2200      	movs	r2, #0
 8002456:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8002458:	4b0d      	ldr	r3, [pc, #52]	@ (8002490 <I2S3_Init+0x68>)
 800245a:	2200      	movs	r2, #0
 800245c:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 800245e:	4b0c      	ldr	r3, [pc, #48]	@ (8002490 <I2S3_Init+0x68>)
 8002460:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002464:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8002466:	4b0a      	ldr	r3, [pc, #40]	@ (8002490 <I2S3_Init+0x68>)
 8002468:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800246c:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 800246e:	4b08      	ldr	r3, [pc, #32]	@ (8002490 <I2S3_Init+0x68>)
 8002470:	2200      	movs	r2, #0
 8002472:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8002474:	4806      	ldr	r0, [pc, #24]	@ (8002490 <I2S3_Init+0x68>)
 8002476:	f002 f881 	bl	800457c <HAL_I2S_Init>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e000      	b.n	8002486 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8002484:	2300      	movs	r3, #0
  }
}
 8002486:	4618      	mov	r0, r3
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	20000400 	.word	0x20000400
 8002494:	40003c00 	.word	0x40003c00

08002498 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 80024a0:	f000 f804 	bl	80024ac <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 80024a4:	bf00      	nop
 80024a6:	3708      	adds	r7, #8
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 80024b0:	bf00      	nop
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr

080024ba <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 80024ba:	b480      	push	{r7}
 80024bc:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80024be:	bf00      	nop
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a07      	ldr	r2, [pc, #28]	@ (80024f4 <HAL_I2S_ErrorCallback+0x2c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d101      	bne.n	80024de <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 80024da:	f7ff ff9e 	bl	800241a <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a05      	ldr	r2, [pc, #20]	@ (80024f8 <HAL_I2S_ErrorCallback+0x30>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d101      	bne.n	80024ec <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 80024e8:	f7ff ffe7 	bl	80024ba <BSP_AUDIO_IN_Error_Callback>
  }
}
 80024ec:	bf00      	nop
 80024ee:	3708      	adds	r7, #8
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40003c00 	.word	0x40003c00
 80024f8:	40003800 	.word	0x40003800

080024fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002500:	4b0e      	ldr	r3, [pc, #56]	@ (800253c <HAL_Init+0x40>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a0d      	ldr	r2, [pc, #52]	@ (800253c <HAL_Init+0x40>)
 8002506:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800250a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800250c:	4b0b      	ldr	r3, [pc, #44]	@ (800253c <HAL_Init+0x40>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a0a      	ldr	r2, [pc, #40]	@ (800253c <HAL_Init+0x40>)
 8002512:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002516:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002518:	4b08      	ldr	r3, [pc, #32]	@ (800253c <HAL_Init+0x40>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a07      	ldr	r2, [pc, #28]	@ (800253c <HAL_Init+0x40>)
 800251e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002522:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002524:	2003      	movs	r0, #3
 8002526:	f000 f94f 	bl	80027c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800252a:	2000      	movs	r0, #0
 800252c:	f000 f808 	bl	8002540 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002530:	f7fe ff1e 	bl	8001370 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40023c00 	.word	0x40023c00

08002540 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002548:	4b12      	ldr	r3, [pc, #72]	@ (8002594 <HAL_InitTick+0x54>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4b12      	ldr	r3, [pc, #72]	@ (8002598 <HAL_InitTick+0x58>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	4619      	mov	r1, r3
 8002552:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002556:	fbb3 f3f1 	udiv	r3, r3, r1
 800255a:	fbb2 f3f3 	udiv	r3, r2, r3
 800255e:	4618      	mov	r0, r3
 8002560:	f000 f967 	bl	8002832 <HAL_SYSTICK_Config>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e00e      	b.n	800258c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b0f      	cmp	r3, #15
 8002572:	d80a      	bhi.n	800258a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002574:	2200      	movs	r2, #0
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	f04f 30ff 	mov.w	r0, #4294967295
 800257c:	f000 f92f 	bl	80027de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002580:	4a06      	ldr	r2, [pc, #24]	@ (800259c <HAL_InitTick+0x5c>)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
 8002588:	e000      	b.n	800258c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
}
 800258c:	4618      	mov	r0, r3
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	20000000 	.word	0x20000000
 8002598:	20000040 	.word	0x20000040
 800259c:	2000003c 	.word	0x2000003c

080025a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025a4:	4b06      	ldr	r3, [pc, #24]	@ (80025c0 <HAL_IncTick+0x20>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	461a      	mov	r2, r3
 80025aa:	4b06      	ldr	r3, [pc, #24]	@ (80025c4 <HAL_IncTick+0x24>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4413      	add	r3, r2
 80025b0:	4a04      	ldr	r2, [pc, #16]	@ (80025c4 <HAL_IncTick+0x24>)
 80025b2:	6013      	str	r3, [r2, #0]
}
 80025b4:	bf00      	nop
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	20000040 	.word	0x20000040
 80025c4:	200004a8 	.word	0x200004a8

080025c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  return uwTick;
 80025cc:	4b03      	ldr	r3, [pc, #12]	@ (80025dc <HAL_GetTick+0x14>)
 80025ce:	681b      	ldr	r3, [r3, #0]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	200004a8 	.word	0x200004a8

080025e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025e8:	f7ff ffee 	bl	80025c8 <HAL_GetTick>
 80025ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f8:	d005      	beq.n	8002606 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002624 <HAL_Delay+0x44>)
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	461a      	mov	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	4413      	add	r3, r2
 8002604:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002606:	bf00      	nop
 8002608:	f7ff ffde 	bl	80025c8 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	429a      	cmp	r2, r3
 8002616:	d8f7      	bhi.n	8002608 <HAL_Delay+0x28>
  {
  }
}
 8002618:	bf00      	nop
 800261a:	bf00      	nop
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000040 	.word	0x20000040

08002628 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f003 0307 	and.w	r3, r3, #7
 8002636:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002638:	4b0c      	ldr	r3, [pc, #48]	@ (800266c <__NVIC_SetPriorityGrouping+0x44>)
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800263e:	68ba      	ldr	r2, [r7, #8]
 8002640:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002644:	4013      	ands	r3, r2
 8002646:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002650:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002654:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800265a:	4a04      	ldr	r2, [pc, #16]	@ (800266c <__NVIC_SetPriorityGrouping+0x44>)
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	60d3      	str	r3, [r2, #12]
}
 8002660:	bf00      	nop
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	e000ed00 	.word	0xe000ed00

08002670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002674:	4b04      	ldr	r3, [pc, #16]	@ (8002688 <__NVIC_GetPriorityGrouping+0x18>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	0a1b      	lsrs	r3, r3, #8
 800267a:	f003 0307 	and.w	r3, r3, #7
}
 800267e:	4618      	mov	r0, r3
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	e000ed00 	.word	0xe000ed00

0800268c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269a:	2b00      	cmp	r3, #0
 800269c:	db0b      	blt.n	80026b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800269e:	79fb      	ldrb	r3, [r7, #7]
 80026a0:	f003 021f 	and.w	r2, r3, #31
 80026a4:	4907      	ldr	r1, [pc, #28]	@ (80026c4 <__NVIC_EnableIRQ+0x38>)
 80026a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026aa:	095b      	lsrs	r3, r3, #5
 80026ac:	2001      	movs	r0, #1
 80026ae:	fa00 f202 	lsl.w	r2, r0, r2
 80026b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026b6:	bf00      	nop
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	e000e100 	.word	0xe000e100

080026c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	6039      	str	r1, [r7, #0]
 80026d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	db0a      	blt.n	80026f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	490c      	ldr	r1, [pc, #48]	@ (8002714 <__NVIC_SetPriority+0x4c>)
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	0112      	lsls	r2, r2, #4
 80026e8:	b2d2      	uxtb	r2, r2
 80026ea:	440b      	add	r3, r1
 80026ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026f0:	e00a      	b.n	8002708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	4908      	ldr	r1, [pc, #32]	@ (8002718 <__NVIC_SetPriority+0x50>)
 80026f8:	79fb      	ldrb	r3, [r7, #7]
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	3b04      	subs	r3, #4
 8002700:	0112      	lsls	r2, r2, #4
 8002702:	b2d2      	uxtb	r2, r2
 8002704:	440b      	add	r3, r1
 8002706:	761a      	strb	r2, [r3, #24]
}
 8002708:	bf00      	nop
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	e000e100 	.word	0xe000e100
 8002718:	e000ed00 	.word	0xe000ed00

0800271c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800271c:	b480      	push	{r7}
 800271e:	b089      	sub	sp, #36	@ 0x24
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f003 0307 	and.w	r3, r3, #7
 800272e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	f1c3 0307 	rsb	r3, r3, #7
 8002736:	2b04      	cmp	r3, #4
 8002738:	bf28      	it	cs
 800273a:	2304      	movcs	r3, #4
 800273c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	3304      	adds	r3, #4
 8002742:	2b06      	cmp	r3, #6
 8002744:	d902      	bls.n	800274c <NVIC_EncodePriority+0x30>
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	3b03      	subs	r3, #3
 800274a:	e000      	b.n	800274e <NVIC_EncodePriority+0x32>
 800274c:	2300      	movs	r3, #0
 800274e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002750:	f04f 32ff 	mov.w	r2, #4294967295
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	43da      	mvns	r2, r3
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	401a      	ands	r2, r3
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002764:	f04f 31ff 	mov.w	r1, #4294967295
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	fa01 f303 	lsl.w	r3, r1, r3
 800276e:	43d9      	mvns	r1, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002774:	4313      	orrs	r3, r2
         );
}
 8002776:	4618      	mov	r0, r3
 8002778:	3724      	adds	r7, #36	@ 0x24
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
	...

08002784 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3b01      	subs	r3, #1
 8002790:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002794:	d301      	bcc.n	800279a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002796:	2301      	movs	r3, #1
 8002798:	e00f      	b.n	80027ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800279a:	4a0a      	ldr	r2, [pc, #40]	@ (80027c4 <SysTick_Config+0x40>)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3b01      	subs	r3, #1
 80027a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027a2:	210f      	movs	r1, #15
 80027a4:	f04f 30ff 	mov.w	r0, #4294967295
 80027a8:	f7ff ff8e 	bl	80026c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027ac:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <SysTick_Config+0x40>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027b2:	4b04      	ldr	r3, [pc, #16]	@ (80027c4 <SysTick_Config+0x40>)
 80027b4:	2207      	movs	r2, #7
 80027b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	e000e010 	.word	0xe000e010

080027c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f7ff ff29 	bl	8002628 <__NVIC_SetPriorityGrouping>
}
 80027d6:	bf00      	nop
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027de:	b580      	push	{r7, lr}
 80027e0:	b086      	sub	sp, #24
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	4603      	mov	r3, r0
 80027e6:	60b9      	str	r1, [r7, #8]
 80027e8:	607a      	str	r2, [r7, #4]
 80027ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027f0:	f7ff ff3e 	bl	8002670 <__NVIC_GetPriorityGrouping>
 80027f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	68b9      	ldr	r1, [r7, #8]
 80027fa:	6978      	ldr	r0, [r7, #20]
 80027fc:	f7ff ff8e 	bl	800271c <NVIC_EncodePriority>
 8002800:	4602      	mov	r2, r0
 8002802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002806:	4611      	mov	r1, r2
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff ff5d 	bl	80026c8 <__NVIC_SetPriority>
}
 800280e:	bf00      	nop
 8002810:	3718      	adds	r7, #24
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b082      	sub	sp, #8
 800281a:	af00      	add	r7, sp, #0
 800281c:	4603      	mov	r3, r0
 800281e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff ff31 	bl	800268c <__NVIC_EnableIRQ>
}
 800282a:	bf00      	nop
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002832:	b580      	push	{r7, lr}
 8002834:	b082      	sub	sp, #8
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f7ff ffa2 	bl	8002784 <SysTick_Config>
 8002840:	4603      	mov	r3, r0
}
 8002842:	4618      	mov	r0, r3
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
	...

0800284c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002858:	f7ff feb6 	bl	80025c8 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d101      	bne.n	8002868 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e099      	b.n	800299c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2202      	movs	r2, #2
 800286c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 0201 	bic.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002888:	e00f      	b.n	80028aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800288a:	f7ff fe9d 	bl	80025c8 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b05      	cmp	r3, #5
 8002896:	d908      	bls.n	80028aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2220      	movs	r2, #32
 800289c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2203      	movs	r2, #3
 80028a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e078      	b.n	800299c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d1e8      	bne.n	800288a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	4b38      	ldr	r3, [pc, #224]	@ (80029a4 <HAL_DMA_Init+0x158>)
 80028c4:	4013      	ands	r3, r2
 80028c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685a      	ldr	r2, [r3, #4]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002900:	2b04      	cmp	r3, #4
 8002902:	d107      	bne.n	8002914 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290c:	4313      	orrs	r3, r2
 800290e:	697a      	ldr	r2, [r7, #20]
 8002910:	4313      	orrs	r3, r2
 8002912:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	697a      	ldr	r2, [r7, #20]
 800291a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	f023 0307 	bic.w	r3, r3, #7
 800292a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	4313      	orrs	r3, r2
 8002934:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293a:	2b04      	cmp	r3, #4
 800293c:	d117      	bne.n	800296e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	4313      	orrs	r3, r2
 8002946:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00e      	beq.n	800296e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f000 facd 	bl	8002ef0 <DMA_CheckFifoParam>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d008      	beq.n	800296e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2240      	movs	r2, #64	@ 0x40
 8002960:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800296a:	2301      	movs	r3, #1
 800296c:	e016      	b.n	800299c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	697a      	ldr	r2, [r7, #20]
 8002974:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 fa84 	bl	8002e84 <DMA_CalcBaseAndBitshift>
 800297c:	4603      	mov	r3, r0
 800297e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002984:	223f      	movs	r2, #63	@ 0x3f
 8002986:	409a      	lsls	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2201      	movs	r2, #1
 8002996:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	3718      	adds	r7, #24
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	f010803f 	.word	0xf010803f

080029a8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e050      	b.n	8002a5c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d101      	bne.n	80029ca <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80029c6:	2302      	movs	r3, #2
 80029c8:	e048      	b.n	8002a5c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f022 0201 	bic.w	r2, r2, #1
 80029d8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2200      	movs	r2, #0
 80029e0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2200      	movs	r2, #0
 80029e8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2200      	movs	r2, #0
 80029f0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2200      	movs	r2, #0
 80029f8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2200      	movs	r2, #0
 8002a00:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2221      	movs	r2, #33	@ 0x21
 8002a08:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 fa3a 	bl	8002e84 <DMA_CalcBaseAndBitshift>
 8002a10:	4603      	mov	r3, r0
 8002a12:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a3c:	223f      	movs	r2, #63	@ 0x3f
 8002a3e:	409a      	lsls	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
 8002a70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a72:	2300      	movs	r3, #0
 8002a74:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d101      	bne.n	8002a8a <HAL_DMA_Start_IT+0x26>
 8002a86:	2302      	movs	r3, #2
 8002a88:	e040      	b.n	8002b0c <HAL_DMA_Start_IT+0xa8>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d12f      	bne.n	8002afe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2202      	movs	r2, #2
 8002aa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	68b9      	ldr	r1, [r7, #8]
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f000 f9b8 	bl	8002e28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002abc:	223f      	movs	r2, #63	@ 0x3f
 8002abe:	409a      	lsls	r2, r3
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f042 0216 	orr.w	r2, r2, #22
 8002ad2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d007      	beq.n	8002aec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f042 0208 	orr.w	r2, r2, #8
 8002aea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f042 0201 	orr.w	r2, r2, #1
 8002afa:	601a      	str	r2, [r3, #0]
 8002afc:	e005      	b.n	8002b0a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002b06:	2302      	movs	r3, #2
 8002b08:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3718      	adds	r7, #24
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b20:	4b8e      	ldr	r3, [pc, #568]	@ (8002d5c <HAL_DMA_IRQHandler+0x248>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a8e      	ldr	r2, [pc, #568]	@ (8002d60 <HAL_DMA_IRQHandler+0x24c>)
 8002b26:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2a:	0a9b      	lsrs	r3, r3, #10
 8002b2c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b32:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b3e:	2208      	movs	r2, #8
 8002b40:	409a      	lsls	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	4013      	ands	r3, r2
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d01a      	beq.n	8002b80 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d013      	beq.n	8002b80 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 0204 	bic.w	r2, r2, #4
 8002b66:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b6c:	2208      	movs	r2, #8
 8002b6e:	409a      	lsls	r2, r3
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b78:	f043 0201 	orr.w	r2, r3, #1
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b84:	2201      	movs	r2, #1
 8002b86:	409a      	lsls	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d012      	beq.n	8002bb6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00b      	beq.n	8002bb6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	409a      	lsls	r2, r3
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bae:	f043 0202 	orr.w	r2, r3, #2
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bba:	2204      	movs	r2, #4
 8002bbc:	409a      	lsls	r2, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d012      	beq.n	8002bec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0302 	and.w	r3, r3, #2
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00b      	beq.n	8002bec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bd8:	2204      	movs	r2, #4
 8002bda:	409a      	lsls	r2, r3
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be4:	f043 0204 	orr.w	r2, r3, #4
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf0:	2210      	movs	r2, #16
 8002bf2:	409a      	lsls	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d043      	beq.n	8002c84 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d03c      	beq.n	8002c84 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c0e:	2210      	movs	r2, #16
 8002c10:	409a      	lsls	r2, r3
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d018      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d108      	bne.n	8002c44 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d024      	beq.n	8002c84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	4798      	blx	r3
 8002c42:	e01f      	b.n	8002c84 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d01b      	beq.n	8002c84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	4798      	blx	r3
 8002c54:	e016      	b.n	8002c84 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d107      	bne.n	8002c74 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 0208 	bic.w	r2, r2, #8
 8002c72:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c88:	2220      	movs	r2, #32
 8002c8a:	409a      	lsls	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	4013      	ands	r3, r2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	f000 808f 	beq.w	8002db4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0310 	and.w	r3, r3, #16
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 8087 	beq.w	8002db4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002caa:	2220      	movs	r2, #32
 8002cac:	409a      	lsls	r2, r3
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b05      	cmp	r3, #5
 8002cbc:	d136      	bne.n	8002d2c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0216 	bic.w	r2, r2, #22
 8002ccc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	695a      	ldr	r2, [r3, #20]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cdc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d103      	bne.n	8002cee <HAL_DMA_IRQHandler+0x1da>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d007      	beq.n	8002cfe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 0208 	bic.w	r2, r2, #8
 8002cfc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d02:	223f      	movs	r2, #63	@ 0x3f
 8002d04:	409a      	lsls	r2, r3
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d07e      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	4798      	blx	r3
        }
        return;
 8002d2a:	e079      	b.n	8002e20 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d01d      	beq.n	8002d76 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d10d      	bne.n	8002d64 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d031      	beq.n	8002db4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	4798      	blx	r3
 8002d58:	e02c      	b.n	8002db4 <HAL_DMA_IRQHandler+0x2a0>
 8002d5a:	bf00      	nop
 8002d5c:	20000000 	.word	0x20000000
 8002d60:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d023      	beq.n	8002db4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	4798      	blx	r3
 8002d74:	e01e      	b.n	8002db4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10f      	bne.n	8002da4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 0210 	bic.w	r2, r2, #16
 8002d92:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d003      	beq.n	8002db4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d032      	beq.n	8002e22 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc0:	f003 0301 	and.w	r3, r3, #1
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d022      	beq.n	8002e0e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2205      	movs	r2, #5
 8002dcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0201 	bic.w	r2, r2, #1
 8002dde:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	3301      	adds	r3, #1
 8002de4:	60bb      	str	r3, [r7, #8]
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d307      	bcc.n	8002dfc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1f2      	bne.n	8002de0 <HAL_DMA_IRQHandler+0x2cc>
 8002dfa:	e000      	b.n	8002dfe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002dfc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d005      	beq.n	8002e22 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	4798      	blx	r3
 8002e1e:	e000      	b.n	8002e22 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e20:	bf00      	nop
    }
  }
}
 8002e22:	3718      	adds	r7, #24
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
 8002e34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002e44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	683a      	ldr	r2, [r7, #0]
 8002e4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	2b40      	cmp	r3, #64	@ 0x40
 8002e54:	d108      	bne.n	8002e68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68ba      	ldr	r2, [r7, #8]
 8002e64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e66:	e007      	b.n	8002e78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	68ba      	ldr	r2, [r7, #8]
 8002e6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	60da      	str	r2, [r3, #12]
}
 8002e78:	bf00      	nop
 8002e7a:	3714      	adds	r7, #20
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	3b10      	subs	r3, #16
 8002e94:	4a14      	ldr	r2, [pc, #80]	@ (8002ee8 <DMA_CalcBaseAndBitshift+0x64>)
 8002e96:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9a:	091b      	lsrs	r3, r3, #4
 8002e9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e9e:	4a13      	ldr	r2, [pc, #76]	@ (8002eec <DMA_CalcBaseAndBitshift+0x68>)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2b03      	cmp	r3, #3
 8002eb0:	d909      	bls.n	8002ec6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002eba:	f023 0303 	bic.w	r3, r3, #3
 8002ebe:	1d1a      	adds	r2, r3, #4
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	659a      	str	r2, [r3, #88]	@ 0x58
 8002ec4:	e007      	b.n	8002ed6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ece:	f023 0303 	bic.w	r3, r3, #3
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3714      	adds	r7, #20
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	aaaaaaab 	.word	0xaaaaaaab
 8002eec:	0800c5b0 	.word	0x0800c5b0

08002ef0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d11f      	bne.n	8002f4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	2b03      	cmp	r3, #3
 8002f0e:	d856      	bhi.n	8002fbe <DMA_CheckFifoParam+0xce>
 8002f10:	a201      	add	r2, pc, #4	@ (adr r2, 8002f18 <DMA_CheckFifoParam+0x28>)
 8002f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f16:	bf00      	nop
 8002f18:	08002f29 	.word	0x08002f29
 8002f1c:	08002f3b 	.word	0x08002f3b
 8002f20:	08002f29 	.word	0x08002f29
 8002f24:	08002fbf 	.word	0x08002fbf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d046      	beq.n	8002fc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f38:	e043      	b.n	8002fc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f42:	d140      	bne.n	8002fc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f48:	e03d      	b.n	8002fc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f52:	d121      	bne.n	8002f98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	2b03      	cmp	r3, #3
 8002f58:	d837      	bhi.n	8002fca <DMA_CheckFifoParam+0xda>
 8002f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f60 <DMA_CheckFifoParam+0x70>)
 8002f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f60:	08002f71 	.word	0x08002f71
 8002f64:	08002f77 	.word	0x08002f77
 8002f68:	08002f71 	.word	0x08002f71
 8002f6c:	08002f89 	.word	0x08002f89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	73fb      	strb	r3, [r7, #15]
      break;
 8002f74:	e030      	b.n	8002fd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d025      	beq.n	8002fce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f86:	e022      	b.n	8002fce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f8c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f90:	d11f      	bne.n	8002fd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f96:	e01c      	b.n	8002fd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d903      	bls.n	8002fa6 <DMA_CheckFifoParam+0xb6>
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	2b03      	cmp	r3, #3
 8002fa2:	d003      	beq.n	8002fac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002fa4:	e018      	b.n	8002fd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	73fb      	strb	r3, [r7, #15]
      break;
 8002faa:	e015      	b.n	8002fd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00e      	beq.n	8002fd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	73fb      	strb	r3, [r7, #15]
      break;
 8002fbc:	e00b      	b.n	8002fd6 <DMA_CheckFifoParam+0xe6>
      break;
 8002fbe:	bf00      	nop
 8002fc0:	e00a      	b.n	8002fd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fc2:	bf00      	nop
 8002fc4:	e008      	b.n	8002fd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fc6:	bf00      	nop
 8002fc8:	e006      	b.n	8002fd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fca:	bf00      	nop
 8002fcc:	e004      	b.n	8002fd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fce:	bf00      	nop
 8002fd0:	e002      	b.n	8002fd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002fd2:	bf00      	nop
 8002fd4:	e000      	b.n	8002fd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fd6:	bf00      	nop
    }
  } 
  
  return status; 
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3714      	adds	r7, #20
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop

08002fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b089      	sub	sp, #36	@ 0x24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ffe:	2300      	movs	r3, #0
 8003000:	61fb      	str	r3, [r7, #28]
 8003002:	e16b      	b.n	80032dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003004:	2201      	movs	r2, #1
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	4013      	ands	r3, r2
 8003016:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003018:	693a      	ldr	r2, [r7, #16]
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	429a      	cmp	r2, r3
 800301e:	f040 815a 	bne.w	80032d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 0303 	and.w	r3, r3, #3
 800302a:	2b01      	cmp	r3, #1
 800302c:	d005      	beq.n	800303a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003036:	2b02      	cmp	r3, #2
 8003038:	d130      	bne.n	800309c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	2203      	movs	r2, #3
 8003046:	fa02 f303 	lsl.w	r3, r2, r3
 800304a:	43db      	mvns	r3, r3
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	4013      	ands	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	68da      	ldr	r2, [r3, #12]
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	fa02 f303 	lsl.w	r3, r2, r3
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	4313      	orrs	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003070:	2201      	movs	r2, #1
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	43db      	mvns	r3, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4013      	ands	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	091b      	lsrs	r3, r3, #4
 8003086:	f003 0201 	and.w	r2, r3, #1
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	4313      	orrs	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 0303 	and.w	r3, r3, #3
 80030a4:	2b03      	cmp	r3, #3
 80030a6:	d017      	beq.n	80030d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	2203      	movs	r2, #3
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	43db      	mvns	r3, r3
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	4013      	ands	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f003 0303 	and.w	r3, r3, #3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d123      	bne.n	800312c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	08da      	lsrs	r2, r3, #3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	3208      	adds	r2, #8
 80030ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	220f      	movs	r2, #15
 80030fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003100:	43db      	mvns	r3, r3
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	4013      	ands	r3, r2
 8003106:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	691a      	ldr	r2, [r3, #16]
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	f003 0307 	and.w	r3, r3, #7
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	4313      	orrs	r3, r2
 800311c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	08da      	lsrs	r2, r3, #3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	3208      	adds	r2, #8
 8003126:	69b9      	ldr	r1, [r7, #24]
 8003128:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	2203      	movs	r2, #3
 8003138:	fa02 f303 	lsl.w	r3, r2, r3
 800313c:	43db      	mvns	r3, r3
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	4013      	ands	r3, r2
 8003142:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f003 0203 	and.w	r2, r3, #3
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	4313      	orrs	r3, r2
 8003158:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 80b4 	beq.w	80032d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800316e:	2300      	movs	r3, #0
 8003170:	60fb      	str	r3, [r7, #12]
 8003172:	4b60      	ldr	r3, [pc, #384]	@ (80032f4 <HAL_GPIO_Init+0x30c>)
 8003174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003176:	4a5f      	ldr	r2, [pc, #380]	@ (80032f4 <HAL_GPIO_Init+0x30c>)
 8003178:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800317c:	6453      	str	r3, [r2, #68]	@ 0x44
 800317e:	4b5d      	ldr	r3, [pc, #372]	@ (80032f4 <HAL_GPIO_Init+0x30c>)
 8003180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003182:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003186:	60fb      	str	r3, [r7, #12]
 8003188:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800318a:	4a5b      	ldr	r2, [pc, #364]	@ (80032f8 <HAL_GPIO_Init+0x310>)
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	089b      	lsrs	r3, r3, #2
 8003190:	3302      	adds	r3, #2
 8003192:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003196:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	f003 0303 	and.w	r3, r3, #3
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	220f      	movs	r2, #15
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	43db      	mvns	r3, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4013      	ands	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a52      	ldr	r2, [pc, #328]	@ (80032fc <HAL_GPIO_Init+0x314>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d02b      	beq.n	800320e <HAL_GPIO_Init+0x226>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a51      	ldr	r2, [pc, #324]	@ (8003300 <HAL_GPIO_Init+0x318>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d025      	beq.n	800320a <HAL_GPIO_Init+0x222>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a50      	ldr	r2, [pc, #320]	@ (8003304 <HAL_GPIO_Init+0x31c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d01f      	beq.n	8003206 <HAL_GPIO_Init+0x21e>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a4f      	ldr	r2, [pc, #316]	@ (8003308 <HAL_GPIO_Init+0x320>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d019      	beq.n	8003202 <HAL_GPIO_Init+0x21a>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a4e      	ldr	r2, [pc, #312]	@ (800330c <HAL_GPIO_Init+0x324>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d013      	beq.n	80031fe <HAL_GPIO_Init+0x216>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a4d      	ldr	r2, [pc, #308]	@ (8003310 <HAL_GPIO_Init+0x328>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d00d      	beq.n	80031fa <HAL_GPIO_Init+0x212>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a4c      	ldr	r2, [pc, #304]	@ (8003314 <HAL_GPIO_Init+0x32c>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d007      	beq.n	80031f6 <HAL_GPIO_Init+0x20e>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a4b      	ldr	r2, [pc, #300]	@ (8003318 <HAL_GPIO_Init+0x330>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d101      	bne.n	80031f2 <HAL_GPIO_Init+0x20a>
 80031ee:	2307      	movs	r3, #7
 80031f0:	e00e      	b.n	8003210 <HAL_GPIO_Init+0x228>
 80031f2:	2308      	movs	r3, #8
 80031f4:	e00c      	b.n	8003210 <HAL_GPIO_Init+0x228>
 80031f6:	2306      	movs	r3, #6
 80031f8:	e00a      	b.n	8003210 <HAL_GPIO_Init+0x228>
 80031fa:	2305      	movs	r3, #5
 80031fc:	e008      	b.n	8003210 <HAL_GPIO_Init+0x228>
 80031fe:	2304      	movs	r3, #4
 8003200:	e006      	b.n	8003210 <HAL_GPIO_Init+0x228>
 8003202:	2303      	movs	r3, #3
 8003204:	e004      	b.n	8003210 <HAL_GPIO_Init+0x228>
 8003206:	2302      	movs	r3, #2
 8003208:	e002      	b.n	8003210 <HAL_GPIO_Init+0x228>
 800320a:	2301      	movs	r3, #1
 800320c:	e000      	b.n	8003210 <HAL_GPIO_Init+0x228>
 800320e:	2300      	movs	r3, #0
 8003210:	69fa      	ldr	r2, [r7, #28]
 8003212:	f002 0203 	and.w	r2, r2, #3
 8003216:	0092      	lsls	r2, r2, #2
 8003218:	4093      	lsls	r3, r2
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	4313      	orrs	r3, r2
 800321e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003220:	4935      	ldr	r1, [pc, #212]	@ (80032f8 <HAL_GPIO_Init+0x310>)
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	089b      	lsrs	r3, r3, #2
 8003226:	3302      	adds	r3, #2
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800322e:	4b3b      	ldr	r3, [pc, #236]	@ (800331c <HAL_GPIO_Init+0x334>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	43db      	mvns	r3, r3
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	4013      	ands	r3, r2
 800323c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	4313      	orrs	r3, r2
 8003250:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003252:	4a32      	ldr	r2, [pc, #200]	@ (800331c <HAL_GPIO_Init+0x334>)
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003258:	4b30      	ldr	r3, [pc, #192]	@ (800331c <HAL_GPIO_Init+0x334>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	43db      	mvns	r3, r3
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	4013      	ands	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d003      	beq.n	800327c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	4313      	orrs	r3, r2
 800327a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800327c:	4a27      	ldr	r2, [pc, #156]	@ (800331c <HAL_GPIO_Init+0x334>)
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003282:	4b26      	ldr	r3, [pc, #152]	@ (800331c <HAL_GPIO_Init+0x334>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	43db      	mvns	r3, r3
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	4013      	ands	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032a6:	4a1d      	ldr	r2, [pc, #116]	@ (800331c <HAL_GPIO_Init+0x334>)
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032ac:	4b1b      	ldr	r3, [pc, #108]	@ (800331c <HAL_GPIO_Init+0x334>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	43db      	mvns	r3, r3
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	4013      	ands	r3, r2
 80032ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d003      	beq.n	80032d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032d0:	4a12      	ldr	r2, [pc, #72]	@ (800331c <HAL_GPIO_Init+0x334>)
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	3301      	adds	r3, #1
 80032da:	61fb      	str	r3, [r7, #28]
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	2b0f      	cmp	r3, #15
 80032e0:	f67f ae90 	bls.w	8003004 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032e4:	bf00      	nop
 80032e6:	bf00      	nop
 80032e8:	3724      	adds	r7, #36	@ 0x24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	40023800 	.word	0x40023800
 80032f8:	40013800 	.word	0x40013800
 80032fc:	40020000 	.word	0x40020000
 8003300:	40020400 	.word	0x40020400
 8003304:	40020800 	.word	0x40020800
 8003308:	40020c00 	.word	0x40020c00
 800330c:	40021000 	.word	0x40021000
 8003310:	40021400 	.word	0x40021400
 8003314:	40021800 	.word	0x40021800
 8003318:	40021c00 	.word	0x40021c00
 800331c:	40013c00 	.word	0x40013c00

08003320 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003320:	b480      	push	{r7}
 8003322:	b087      	sub	sp, #28
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800332a:	2300      	movs	r3, #0
 800332c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800332e:	2300      	movs	r3, #0
 8003330:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003332:	2300      	movs	r3, #0
 8003334:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003336:	2300      	movs	r3, #0
 8003338:	617b      	str	r3, [r7, #20]
 800333a:	e0cd      	b.n	80034d8 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800333c:	2201      	movs	r2, #1
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	4013      	ands	r3, r2
 800334c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	429a      	cmp	r2, r3
 8003354:	f040 80bd 	bne.w	80034d2 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003358:	4a65      	ldr	r2, [pc, #404]	@ (80034f0 <HAL_GPIO_DeInit+0x1d0>)
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	089b      	lsrs	r3, r3, #2
 800335e:	3302      	adds	r3, #2
 8003360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003364:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	f003 0303 	and.w	r3, r3, #3
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	220f      	movs	r2, #15
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	68ba      	ldr	r2, [r7, #8]
 8003376:	4013      	ands	r3, r2
 8003378:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a5d      	ldr	r2, [pc, #372]	@ (80034f4 <HAL_GPIO_DeInit+0x1d4>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d02b      	beq.n	80033da <HAL_GPIO_DeInit+0xba>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a5c      	ldr	r2, [pc, #368]	@ (80034f8 <HAL_GPIO_DeInit+0x1d8>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d025      	beq.n	80033d6 <HAL_GPIO_DeInit+0xb6>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a5b      	ldr	r2, [pc, #364]	@ (80034fc <HAL_GPIO_DeInit+0x1dc>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d01f      	beq.n	80033d2 <HAL_GPIO_DeInit+0xb2>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a5a      	ldr	r2, [pc, #360]	@ (8003500 <HAL_GPIO_DeInit+0x1e0>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d019      	beq.n	80033ce <HAL_GPIO_DeInit+0xae>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a59      	ldr	r2, [pc, #356]	@ (8003504 <HAL_GPIO_DeInit+0x1e4>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d013      	beq.n	80033ca <HAL_GPIO_DeInit+0xaa>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a58      	ldr	r2, [pc, #352]	@ (8003508 <HAL_GPIO_DeInit+0x1e8>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d00d      	beq.n	80033c6 <HAL_GPIO_DeInit+0xa6>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a57      	ldr	r2, [pc, #348]	@ (800350c <HAL_GPIO_DeInit+0x1ec>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d007      	beq.n	80033c2 <HAL_GPIO_DeInit+0xa2>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a56      	ldr	r2, [pc, #344]	@ (8003510 <HAL_GPIO_DeInit+0x1f0>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d101      	bne.n	80033be <HAL_GPIO_DeInit+0x9e>
 80033ba:	2307      	movs	r3, #7
 80033bc:	e00e      	b.n	80033dc <HAL_GPIO_DeInit+0xbc>
 80033be:	2308      	movs	r3, #8
 80033c0:	e00c      	b.n	80033dc <HAL_GPIO_DeInit+0xbc>
 80033c2:	2306      	movs	r3, #6
 80033c4:	e00a      	b.n	80033dc <HAL_GPIO_DeInit+0xbc>
 80033c6:	2305      	movs	r3, #5
 80033c8:	e008      	b.n	80033dc <HAL_GPIO_DeInit+0xbc>
 80033ca:	2304      	movs	r3, #4
 80033cc:	e006      	b.n	80033dc <HAL_GPIO_DeInit+0xbc>
 80033ce:	2303      	movs	r3, #3
 80033d0:	e004      	b.n	80033dc <HAL_GPIO_DeInit+0xbc>
 80033d2:	2302      	movs	r3, #2
 80033d4:	e002      	b.n	80033dc <HAL_GPIO_DeInit+0xbc>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e000      	b.n	80033dc <HAL_GPIO_DeInit+0xbc>
 80033da:	2300      	movs	r3, #0
 80033dc:	697a      	ldr	r2, [r7, #20]
 80033de:	f002 0203 	and.w	r2, r2, #3
 80033e2:	0092      	lsls	r2, r2, #2
 80033e4:	4093      	lsls	r3, r2
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d132      	bne.n	8003452 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80033ec:	4b49      	ldr	r3, [pc, #292]	@ (8003514 <HAL_GPIO_DeInit+0x1f4>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	43db      	mvns	r3, r3
 80033f4:	4947      	ldr	r1, [pc, #284]	@ (8003514 <HAL_GPIO_DeInit+0x1f4>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80033fa:	4b46      	ldr	r3, [pc, #280]	@ (8003514 <HAL_GPIO_DeInit+0x1f4>)
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	43db      	mvns	r3, r3
 8003402:	4944      	ldr	r1, [pc, #272]	@ (8003514 <HAL_GPIO_DeInit+0x1f4>)
 8003404:	4013      	ands	r3, r2
 8003406:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003408:	4b42      	ldr	r3, [pc, #264]	@ (8003514 <HAL_GPIO_DeInit+0x1f4>)
 800340a:	68da      	ldr	r2, [r3, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	43db      	mvns	r3, r3
 8003410:	4940      	ldr	r1, [pc, #256]	@ (8003514 <HAL_GPIO_DeInit+0x1f4>)
 8003412:	4013      	ands	r3, r2
 8003414:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003416:	4b3f      	ldr	r3, [pc, #252]	@ (8003514 <HAL_GPIO_DeInit+0x1f4>)
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	43db      	mvns	r3, r3
 800341e:	493d      	ldr	r1, [pc, #244]	@ (8003514 <HAL_GPIO_DeInit+0x1f4>)
 8003420:	4013      	ands	r3, r2
 8003422:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	f003 0303 	and.w	r3, r3, #3
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	220f      	movs	r2, #15
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003434:	4a2e      	ldr	r2, [pc, #184]	@ (80034f0 <HAL_GPIO_DeInit+0x1d0>)
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	089b      	lsrs	r3, r3, #2
 800343a:	3302      	adds	r3, #2
 800343c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	43da      	mvns	r2, r3
 8003444:	482a      	ldr	r0, [pc, #168]	@ (80034f0 <HAL_GPIO_DeInit+0x1d0>)
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	089b      	lsrs	r3, r3, #2
 800344a:	400a      	ands	r2, r1
 800344c:	3302      	adds	r3, #2
 800344e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	2103      	movs	r1, #3
 800345c:	fa01 f303 	lsl.w	r3, r1, r3
 8003460:	43db      	mvns	r3, r3
 8003462:	401a      	ands	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	08da      	lsrs	r2, r3, #3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	3208      	adds	r2, #8
 8003470:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	f003 0307 	and.w	r3, r3, #7
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	220f      	movs	r2, #15
 800347e:	fa02 f303 	lsl.w	r3, r2, r3
 8003482:	43db      	mvns	r3, r3
 8003484:	697a      	ldr	r2, [r7, #20]
 8003486:	08d2      	lsrs	r2, r2, #3
 8003488:	4019      	ands	r1, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3208      	adds	r2, #8
 800348e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68da      	ldr	r2, [r3, #12]
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	2103      	movs	r1, #3
 800349c:	fa01 f303 	lsl.w	r3, r1, r3
 80034a0:	43db      	mvns	r3, r3
 80034a2:	401a      	ands	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	2101      	movs	r1, #1
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	fa01 f303 	lsl.w	r3, r1, r3
 80034b4:	43db      	mvns	r3, r3
 80034b6:	401a      	ands	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	2103      	movs	r1, #3
 80034c6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ca:	43db      	mvns	r3, r3
 80034cc:	401a      	ands	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	3301      	adds	r3, #1
 80034d6:	617b      	str	r3, [r7, #20]
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	2b0f      	cmp	r3, #15
 80034dc:	f67f af2e 	bls.w	800333c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	371c      	adds	r7, #28
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40013800 	.word	0x40013800
 80034f4:	40020000 	.word	0x40020000
 80034f8:	40020400 	.word	0x40020400
 80034fc:	40020800 	.word	0x40020800
 8003500:	40020c00 	.word	0x40020c00
 8003504:	40021000 	.word	0x40021000
 8003508:	40021400 	.word	0x40021400
 800350c:	40021800 	.word	0x40021800
 8003510:	40021c00 	.word	0x40021c00
 8003514:	40013c00 	.word	0x40013c00

08003518 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	460b      	mov	r3, r1
 8003522:	807b      	strh	r3, [r7, #2]
 8003524:	4613      	mov	r3, r2
 8003526:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003528:	787b      	ldrb	r3, [r7, #1]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800352e:	887a      	ldrh	r2, [r7, #2]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003534:	e003      	b.n	800353e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003536:	887b      	ldrh	r3, [r7, #2]
 8003538:	041a      	lsls	r2, r3, #16
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	619a      	str	r2, [r3, #24]
}
 800353e:	bf00      	nop
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr

0800354a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800354a:	b480      	push	{r7}
 800354c:	b085      	sub	sp, #20
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
 8003552:	460b      	mov	r3, r1
 8003554:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800355c:	887a      	ldrh	r2, [r7, #2]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	4013      	ands	r3, r2
 8003562:	041a      	lsls	r2, r3, #16
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	43d9      	mvns	r1, r3
 8003568:	887b      	ldrh	r3, [r7, #2]
 800356a:	400b      	ands	r3, r1
 800356c:	431a      	orrs	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	619a      	str	r2, [r3, #24]
}
 8003572:	bf00      	nop
 8003574:	3714      	adds	r7, #20
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
	...

08003580 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e12b      	b.n	80037ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d106      	bne.n	80035ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f7fd ff0a 	bl	80013c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2224      	movs	r2, #36	@ 0x24
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f022 0201 	bic.w	r2, r2, #1
 80035c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035e4:	f003 fc44 	bl	8006e70 <HAL_RCC_GetPCLK1Freq>
 80035e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	4a81      	ldr	r2, [pc, #516]	@ (80037f4 <HAL_I2C_Init+0x274>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d807      	bhi.n	8003604 <HAL_I2C_Init+0x84>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	4a80      	ldr	r2, [pc, #512]	@ (80037f8 <HAL_I2C_Init+0x278>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	bf94      	ite	ls
 80035fc:	2301      	movls	r3, #1
 80035fe:	2300      	movhi	r3, #0
 8003600:	b2db      	uxtb	r3, r3
 8003602:	e006      	b.n	8003612 <HAL_I2C_Init+0x92>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	4a7d      	ldr	r2, [pc, #500]	@ (80037fc <HAL_I2C_Init+0x27c>)
 8003608:	4293      	cmp	r3, r2
 800360a:	bf94      	ite	ls
 800360c:	2301      	movls	r3, #1
 800360e:	2300      	movhi	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e0e7      	b.n	80037ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	4a78      	ldr	r2, [pc, #480]	@ (8003800 <HAL_I2C_Init+0x280>)
 800361e:	fba2 2303 	umull	r2, r3, r2, r3
 8003622:	0c9b      	lsrs	r3, r3, #18
 8003624:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	430a      	orrs	r2, r1
 8003638:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	4a6a      	ldr	r2, [pc, #424]	@ (80037f4 <HAL_I2C_Init+0x274>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d802      	bhi.n	8003654 <HAL_I2C_Init+0xd4>
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	3301      	adds	r3, #1
 8003652:	e009      	b.n	8003668 <HAL_I2C_Init+0xe8>
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800365a:	fb02 f303 	mul.w	r3, r2, r3
 800365e:	4a69      	ldr	r2, [pc, #420]	@ (8003804 <HAL_I2C_Init+0x284>)
 8003660:	fba2 2303 	umull	r2, r3, r2, r3
 8003664:	099b      	lsrs	r3, r3, #6
 8003666:	3301      	adds	r3, #1
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6812      	ldr	r2, [r2, #0]
 800366c:	430b      	orrs	r3, r1
 800366e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800367a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	495c      	ldr	r1, [pc, #368]	@ (80037f4 <HAL_I2C_Init+0x274>)
 8003684:	428b      	cmp	r3, r1
 8003686:	d819      	bhi.n	80036bc <HAL_I2C_Init+0x13c>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	1e59      	subs	r1, r3, #1
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	005b      	lsls	r3, r3, #1
 8003692:	fbb1 f3f3 	udiv	r3, r1, r3
 8003696:	1c59      	adds	r1, r3, #1
 8003698:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800369c:	400b      	ands	r3, r1
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00a      	beq.n	80036b8 <HAL_I2C_Init+0x138>
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1e59      	subs	r1, r3, #1
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80036b0:	3301      	adds	r3, #1
 80036b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036b6:	e051      	b.n	800375c <HAL_I2C_Init+0x1dc>
 80036b8:	2304      	movs	r3, #4
 80036ba:	e04f      	b.n	800375c <HAL_I2C_Init+0x1dc>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d111      	bne.n	80036e8 <HAL_I2C_Init+0x168>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	1e58      	subs	r0, r3, #1
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6859      	ldr	r1, [r3, #4]
 80036cc:	460b      	mov	r3, r1
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	440b      	add	r3, r1
 80036d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036d6:	3301      	adds	r3, #1
 80036d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036dc:	2b00      	cmp	r3, #0
 80036de:	bf0c      	ite	eq
 80036e0:	2301      	moveq	r3, #1
 80036e2:	2300      	movne	r3, #0
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	e012      	b.n	800370e <HAL_I2C_Init+0x18e>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	1e58      	subs	r0, r3, #1
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6859      	ldr	r1, [r3, #4]
 80036f0:	460b      	mov	r3, r1
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	440b      	add	r3, r1
 80036f6:	0099      	lsls	r1, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80036fe:	3301      	adds	r3, #1
 8003700:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003704:	2b00      	cmp	r3, #0
 8003706:	bf0c      	ite	eq
 8003708:	2301      	moveq	r3, #1
 800370a:	2300      	movne	r3, #0
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <HAL_I2C_Init+0x196>
 8003712:	2301      	movs	r3, #1
 8003714:	e022      	b.n	800375c <HAL_I2C_Init+0x1dc>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10e      	bne.n	800373c <HAL_I2C_Init+0x1bc>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	1e58      	subs	r0, r3, #1
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6859      	ldr	r1, [r3, #4]
 8003726:	460b      	mov	r3, r1
 8003728:	005b      	lsls	r3, r3, #1
 800372a:	440b      	add	r3, r1
 800372c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003730:	3301      	adds	r3, #1
 8003732:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003736:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800373a:	e00f      	b.n	800375c <HAL_I2C_Init+0x1dc>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	1e58      	subs	r0, r3, #1
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6859      	ldr	r1, [r3, #4]
 8003744:	460b      	mov	r3, r1
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	440b      	add	r3, r1
 800374a:	0099      	lsls	r1, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003752:	3301      	adds	r3, #1
 8003754:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003758:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	6809      	ldr	r1, [r1, #0]
 8003760:	4313      	orrs	r3, r2
 8003762:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	69da      	ldr	r2, [r3, #28]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	431a      	orrs	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	430a      	orrs	r2, r1
 800377e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800378a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	6911      	ldr	r1, [r2, #16]
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	68d2      	ldr	r2, [r2, #12]
 8003796:	4311      	orrs	r1, r2
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6812      	ldr	r2, [r2, #0]
 800379c:	430b      	orrs	r3, r1
 800379e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	695a      	ldr	r2, [r3, #20]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	699b      	ldr	r3, [r3, #24]
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f042 0201 	orr.w	r2, r2, #1
 80037ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2220      	movs	r2, #32
 80037d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	000186a0 	.word	0x000186a0
 80037f8:	001e847f 	.word	0x001e847f
 80037fc:	003d08ff 	.word	0x003d08ff
 8003800:	431bde83 	.word	0x431bde83
 8003804:	10624dd3 	.word	0x10624dd3

08003808 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e021      	b.n	800385e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2224      	movs	r2, #36	@ 0x24
 800381e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f022 0201 	bic.w	r2, r2, #1
 8003830:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f7fd fe0c 	bl	8001450 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
	...

08003868 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b088      	sub	sp, #32
 800386c:	af02      	add	r7, sp, #8
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	4608      	mov	r0, r1
 8003872:	4611      	mov	r1, r2
 8003874:	461a      	mov	r2, r3
 8003876:	4603      	mov	r3, r0
 8003878:	817b      	strh	r3, [r7, #10]
 800387a:	460b      	mov	r3, r1
 800387c:	813b      	strh	r3, [r7, #8]
 800387e:	4613      	mov	r3, r2
 8003880:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003882:	f7fe fea1 	bl	80025c8 <HAL_GetTick>
 8003886:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b20      	cmp	r3, #32
 8003892:	f040 80d9 	bne.w	8003a48 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	2319      	movs	r3, #25
 800389c:	2201      	movs	r2, #1
 800389e:	496d      	ldr	r1, [pc, #436]	@ (8003a54 <HAL_I2C_Mem_Write+0x1ec>)
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f000 fc8d 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80038ac:	2302      	movs	r3, #2
 80038ae:	e0cc      	b.n	8003a4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d101      	bne.n	80038be <HAL_I2C_Mem_Write+0x56>
 80038ba:	2302      	movs	r3, #2
 80038bc:	e0c5      	b.n	8003a4a <HAL_I2C_Mem_Write+0x1e2>
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0301 	and.w	r3, r3, #1
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d007      	beq.n	80038e4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0201 	orr.w	r2, r2, #1
 80038e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2221      	movs	r2, #33	@ 0x21
 80038f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2240      	movs	r2, #64	@ 0x40
 8003900:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6a3a      	ldr	r2, [r7, #32]
 800390e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003914:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800391a:	b29a      	uxth	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4a4d      	ldr	r2, [pc, #308]	@ (8003a58 <HAL_I2C_Mem_Write+0x1f0>)
 8003924:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003926:	88f8      	ldrh	r0, [r7, #6]
 8003928:	893a      	ldrh	r2, [r7, #8]
 800392a:	8979      	ldrh	r1, [r7, #10]
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	9301      	str	r3, [sp, #4]
 8003930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003932:	9300      	str	r3, [sp, #0]
 8003934:	4603      	mov	r3, r0
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 fac4 	bl	8003ec4 <I2C_RequestMemoryWrite>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d052      	beq.n	80039e8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e081      	b.n	8003a4a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 fd0e 	bl	800436c <I2C_WaitOnTXEFlagUntilTimeout>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00d      	beq.n	8003972 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395a:	2b04      	cmp	r3, #4
 800395c:	d107      	bne.n	800396e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800396c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e06b      	b.n	8003a4a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003976:	781a      	ldrb	r2, [r3, #0]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003982:	1c5a      	adds	r2, r3, #1
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800398c:	3b01      	subs	r3, #1
 800398e:	b29a      	uxth	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003998:	b29b      	uxth	r3, r3
 800399a:	3b01      	subs	r3, #1
 800399c:	b29a      	uxth	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	f003 0304 	and.w	r3, r3, #4
 80039ac:	2b04      	cmp	r3, #4
 80039ae:	d11b      	bne.n	80039e8 <HAL_I2C_Mem_Write+0x180>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d017      	beq.n	80039e8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039bc:	781a      	ldrb	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c8:	1c5a      	adds	r2, r3, #1
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d2:	3b01      	subs	r3, #1
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039de:	b29b      	uxth	r3, r3
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1aa      	bne.n	8003946 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f000 fcfa 	bl	80043ee <I2C_WaitOnBTFFlagUntilTimeout>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d00d      	beq.n	8003a1c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a04:	2b04      	cmp	r3, #4
 8003a06:	d107      	bne.n	8003a18 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a16:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e016      	b.n	8003a4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2220      	movs	r2, #32
 8003a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a44:	2300      	movs	r3, #0
 8003a46:	e000      	b.n	8003a4a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003a48:	2302      	movs	r3, #2
  }
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3718      	adds	r7, #24
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	00100002 	.word	0x00100002
 8003a58:	ffff0000 	.word	0xffff0000

08003a5c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b08c      	sub	sp, #48	@ 0x30
 8003a60:	af02      	add	r7, sp, #8
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	4608      	mov	r0, r1
 8003a66:	4611      	mov	r1, r2
 8003a68:	461a      	mov	r2, r3
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	817b      	strh	r3, [r7, #10]
 8003a6e:	460b      	mov	r3, r1
 8003a70:	813b      	strh	r3, [r7, #8]
 8003a72:	4613      	mov	r3, r2
 8003a74:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a76:	f7fe fda7 	bl	80025c8 <HAL_GetTick>
 8003a7a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	2b20      	cmp	r3, #32
 8003a86:	f040 8208 	bne.w	8003e9a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8c:	9300      	str	r3, [sp, #0]
 8003a8e:	2319      	movs	r3, #25
 8003a90:	2201      	movs	r2, #1
 8003a92:	497b      	ldr	r1, [pc, #492]	@ (8003c80 <HAL_I2C_Mem_Read+0x224>)
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f000 fb93 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	e1fb      	b.n	8003e9c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d101      	bne.n	8003ab2 <HAL_I2C_Mem_Read+0x56>
 8003aae:	2302      	movs	r3, #2
 8003ab0:	e1f4      	b.n	8003e9c <HAL_I2C_Mem_Read+0x440>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d007      	beq.n	8003ad8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f042 0201 	orr.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ae6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2222      	movs	r2, #34	@ 0x22
 8003aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2240      	movs	r2, #64	@ 0x40
 8003af4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003b08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	4a5b      	ldr	r2, [pc, #364]	@ (8003c84 <HAL_I2C_Mem_Read+0x228>)
 8003b18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b1a:	88f8      	ldrh	r0, [r7, #6]
 8003b1c:	893a      	ldrh	r2, [r7, #8]
 8003b1e:	8979      	ldrh	r1, [r7, #10]
 8003b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b22:	9301      	str	r3, [sp, #4]
 8003b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b26:	9300      	str	r3, [sp, #0]
 8003b28:	4603      	mov	r3, r0
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f000 fa60 	bl	8003ff0 <I2C_RequestMemoryRead>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e1b0      	b.n	8003e9c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d113      	bne.n	8003b6a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b42:	2300      	movs	r3, #0
 8003b44:	623b      	str	r3, [r7, #32]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	695b      	ldr	r3, [r3, #20]
 8003b4c:	623b      	str	r3, [r7, #32]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	623b      	str	r3, [r7, #32]
 8003b56:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b66:	601a      	str	r2, [r3, #0]
 8003b68:	e184      	b.n	8003e74 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d11b      	bne.n	8003baa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b82:	2300      	movs	r3, #0
 8003b84:	61fb      	str	r3, [r7, #28]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	61fb      	str	r3, [r7, #28]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	61fb      	str	r3, [r7, #28]
 8003b96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ba6:	601a      	str	r2, [r3, #0]
 8003ba8:	e164      	b.n	8003e74 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bae:	2b02      	cmp	r3, #2
 8003bb0:	d11b      	bne.n	8003bea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bc0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	61bb      	str	r3, [r7, #24]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695b      	ldr	r3, [r3, #20]
 8003bdc:	61bb      	str	r3, [r7, #24]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	61bb      	str	r3, [r7, #24]
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	e144      	b.n	8003e74 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	695b      	ldr	r3, [r3, #20]
 8003bf4:	617b      	str	r3, [r7, #20]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	617b      	str	r3, [r7, #20]
 8003bfe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003c00:	e138      	b.n	8003e74 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c06:	2b03      	cmp	r3, #3
 8003c08:	f200 80f1 	bhi.w	8003dee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d123      	bne.n	8003c5c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c16:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 fc29 	bl	8004470 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e139      	b.n	8003e9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	691a      	ldr	r2, [r3, #16]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c32:	b2d2      	uxtb	r2, r2
 8003c34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3a:	1c5a      	adds	r2, r3, #1
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c44:	3b01      	subs	r3, #1
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	3b01      	subs	r3, #1
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c5a:	e10b      	b.n	8003e74 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d14e      	bne.n	8003d02 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	4906      	ldr	r1, [pc, #24]	@ (8003c88 <HAL_I2C_Mem_Read+0x22c>)
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f000 faa6 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d008      	beq.n	8003c8c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e10e      	b.n	8003e9c <HAL_I2C_Mem_Read+0x440>
 8003c7e:	bf00      	nop
 8003c80:	00100002 	.word	0x00100002
 8003c84:	ffff0000 	.word	0xffff0000
 8003c88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	691a      	ldr	r2, [r3, #16]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca6:	b2d2      	uxtb	r2, r2
 8003ca8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cae:	1c5a      	adds	r2, r3, #1
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	691a      	ldr	r2, [r3, #16]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd8:	b2d2      	uxtb	r2, r2
 8003cda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce0:	1c5a      	adds	r2, r3, #1
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cea:	3b01      	subs	r3, #1
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	b29a      	uxth	r2, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d00:	e0b8      	b.n	8003e74 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d08:	2200      	movs	r2, #0
 8003d0a:	4966      	ldr	r1, [pc, #408]	@ (8003ea4 <HAL_I2C_Mem_Read+0x448>)
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f000 fa57 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e0bf      	b.n	8003e9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	691a      	ldr	r2, [r3, #16]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d36:	b2d2      	uxtb	r2, r2
 8003d38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3e:	1c5a      	adds	r2, r3, #1
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	3b01      	subs	r3, #1
 8003d58:	b29a      	uxth	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d64:	2200      	movs	r2, #0
 8003d66:	494f      	ldr	r1, [pc, #316]	@ (8003ea4 <HAL_I2C_Mem_Read+0x448>)
 8003d68:	68f8      	ldr	r0, [r7, #12]
 8003d6a:	f000 fa29 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d001      	beq.n	8003d78 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e091      	b.n	8003e9c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	691a      	ldr	r2, [r3, #16]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d92:	b2d2      	uxtb	r2, r2
 8003d94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9a:	1c5a      	adds	r2, r3, #1
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003da4:	3b01      	subs	r3, #1
 8003da6:	b29a      	uxth	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	3b01      	subs	r3, #1
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	691a      	ldr	r2, [r3, #16]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc4:	b2d2      	uxtb	r2, r2
 8003dc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dcc:	1c5a      	adds	r2, r3, #1
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003dec:	e042      	b.n	8003e74 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003df0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 fb3c 	bl	8004470 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e04c      	b.n	8003e9c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	691a      	ldr	r2, [r3, #16]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0c:	b2d2      	uxtb	r2, r2
 8003e0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	1c5a      	adds	r2, r3, #1
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	b29a      	uxth	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	f003 0304 	and.w	r3, r3, #4
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d118      	bne.n	8003e74 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	691a      	ldr	r2, [r3, #16]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4c:	b2d2      	uxtb	r2, r2
 8003e4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e54:	1c5a      	adds	r2, r3, #1
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f47f aec2 	bne.w	8003c02 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2220      	movs	r2, #32
 8003e82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e96:	2300      	movs	r3, #0
 8003e98:	e000      	b.n	8003e9c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003e9a:	2302      	movs	r3, #2
  }
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3728      	adds	r7, #40	@ 0x28
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	00010004 	.word	0x00010004

08003ea8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eb6:	b2db      	uxtb	r3, r3
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b088      	sub	sp, #32
 8003ec8:	af02      	add	r7, sp, #8
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	4608      	mov	r0, r1
 8003ece:	4611      	mov	r1, r2
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	817b      	strh	r3, [r7, #10]
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	813b      	strh	r3, [r7, #8]
 8003eda:	4613      	mov	r3, r2
 8003edc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003eec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef0:	9300      	str	r3, [sp, #0]
 8003ef2:	6a3b      	ldr	r3, [r7, #32]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f000 f960 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00d      	beq.n	8003f22 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f14:	d103      	bne.n	8003f1e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e05f      	b.n	8003fe2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f22:	897b      	ldrh	r3, [r7, #10]
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	461a      	mov	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f34:	6a3a      	ldr	r2, [r7, #32]
 8003f36:	492d      	ldr	r1, [pc, #180]	@ (8003fec <I2C_RequestMemoryWrite+0x128>)
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 f998 	bl	800426e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d001      	beq.n	8003f48 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e04c      	b.n	8003fe2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f48:	2300      	movs	r3, #0
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	617b      	str	r3, [r7, #20]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	699b      	ldr	r3, [r3, #24]
 8003f5a:	617b      	str	r3, [r7, #20]
 8003f5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f60:	6a39      	ldr	r1, [r7, #32]
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 fa02 	bl	800436c <I2C_WaitOnTXEFlagUntilTimeout>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00d      	beq.n	8003f8a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f72:	2b04      	cmp	r3, #4
 8003f74:	d107      	bne.n	8003f86 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e02b      	b.n	8003fe2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f8a:	88fb      	ldrh	r3, [r7, #6]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d105      	bne.n	8003f9c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f90:	893b      	ldrh	r3, [r7, #8]
 8003f92:	b2da      	uxtb	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	611a      	str	r2, [r3, #16]
 8003f9a:	e021      	b.n	8003fe0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f9c:	893b      	ldrh	r3, [r7, #8]
 8003f9e:	0a1b      	lsrs	r3, r3, #8
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	b2da      	uxtb	r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fac:	6a39      	ldr	r1, [r7, #32]
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f000 f9dc 	bl	800436c <I2C_WaitOnTXEFlagUntilTimeout>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00d      	beq.n	8003fd6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbe:	2b04      	cmp	r3, #4
 8003fc0:	d107      	bne.n	8003fd2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e005      	b.n	8003fe2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fd6:	893b      	ldrh	r3, [r7, #8]
 8003fd8:	b2da      	uxtb	r2, r3
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3718      	adds	r7, #24
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	00010002 	.word	0x00010002

08003ff0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b088      	sub	sp, #32
 8003ff4:	af02      	add	r7, sp, #8
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	4608      	mov	r0, r1
 8003ffa:	4611      	mov	r1, r2
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	4603      	mov	r3, r0
 8004000:	817b      	strh	r3, [r7, #10]
 8004002:	460b      	mov	r3, r1
 8004004:	813b      	strh	r3, [r7, #8]
 8004006:	4613      	mov	r3, r2
 8004008:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004018:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004028:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	9300      	str	r3, [sp, #0]
 800402e:	6a3b      	ldr	r3, [r7, #32]
 8004030:	2200      	movs	r2, #0
 8004032:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 f8c2 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00d      	beq.n	800405e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800404c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004050:	d103      	bne.n	800405a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004058:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e0aa      	b.n	80041b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800405e:	897b      	ldrh	r3, [r7, #10]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	461a      	mov	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800406c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800406e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004070:	6a3a      	ldr	r2, [r7, #32]
 8004072:	4952      	ldr	r1, [pc, #328]	@ (80041bc <I2C_RequestMemoryRead+0x1cc>)
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f000 f8fa 	bl	800426e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e097      	b.n	80041b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	617b      	str	r3, [r7, #20]
 8004098:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800409a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800409c:	6a39      	ldr	r1, [r7, #32]
 800409e:	68f8      	ldr	r0, [r7, #12]
 80040a0:	f000 f964 	bl	800436c <I2C_WaitOnTXEFlagUntilTimeout>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d00d      	beq.n	80040c6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ae:	2b04      	cmp	r3, #4
 80040b0:	d107      	bne.n	80040c2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e076      	b.n	80041b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040c6:	88fb      	ldrh	r3, [r7, #6]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d105      	bne.n	80040d8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040cc:	893b      	ldrh	r3, [r7, #8]
 80040ce:	b2da      	uxtb	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	611a      	str	r2, [r3, #16]
 80040d6:	e021      	b.n	800411c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040d8:	893b      	ldrh	r3, [r7, #8]
 80040da:	0a1b      	lsrs	r3, r3, #8
 80040dc:	b29b      	uxth	r3, r3
 80040de:	b2da      	uxtb	r2, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040e8:	6a39      	ldr	r1, [r7, #32]
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 f93e 	bl	800436c <I2C_WaitOnTXEFlagUntilTimeout>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00d      	beq.n	8004112 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fa:	2b04      	cmp	r3, #4
 80040fc:	d107      	bne.n	800410e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800410c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e050      	b.n	80041b4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004112:	893b      	ldrh	r3, [r7, #8]
 8004114:	b2da      	uxtb	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800411c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800411e:	6a39      	ldr	r1, [r7, #32]
 8004120:	68f8      	ldr	r0, [r7, #12]
 8004122:	f000 f923 	bl	800436c <I2C_WaitOnTXEFlagUntilTimeout>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00d      	beq.n	8004148 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004130:	2b04      	cmp	r3, #4
 8004132:	d107      	bne.n	8004144 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004142:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e035      	b.n	80041b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004156:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415a:	9300      	str	r3, [sp, #0]
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	2200      	movs	r2, #0
 8004160:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 f82b 	bl	80041c0 <I2C_WaitOnFlagUntilTimeout>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d00d      	beq.n	800418c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800417a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800417e:	d103      	bne.n	8004188 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004186:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e013      	b.n	80041b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800418c:	897b      	ldrh	r3, [r7, #10]
 800418e:	b2db      	uxtb	r3, r3
 8004190:	f043 0301 	orr.w	r3, r3, #1
 8004194:	b2da      	uxtb	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800419c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419e:	6a3a      	ldr	r2, [r7, #32]
 80041a0:	4906      	ldr	r1, [pc, #24]	@ (80041bc <I2C_RequestMemoryRead+0x1cc>)
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f000 f863 	bl	800426e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e000      	b.n	80041b4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3718      	adds	r7, #24
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	00010002 	.word	0x00010002

080041c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	603b      	str	r3, [r7, #0]
 80041cc:	4613      	mov	r3, r2
 80041ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041d0:	e025      	b.n	800421e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d8:	d021      	beq.n	800421e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041da:	f7fe f9f5 	bl	80025c8 <HAL_GetTick>
 80041de:	4602      	mov	r2, r0
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	683a      	ldr	r2, [r7, #0]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d302      	bcc.n	80041f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d116      	bne.n	800421e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2220      	movs	r2, #32
 80041fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420a:	f043 0220 	orr.w	r2, r3, #32
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e023      	b.n	8004266 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	0c1b      	lsrs	r3, r3, #16
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b01      	cmp	r3, #1
 8004226:	d10d      	bne.n	8004244 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	43da      	mvns	r2, r3
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	4013      	ands	r3, r2
 8004234:	b29b      	uxth	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	bf0c      	ite	eq
 800423a:	2301      	moveq	r3, #1
 800423c:	2300      	movne	r3, #0
 800423e:	b2db      	uxtb	r3, r3
 8004240:	461a      	mov	r2, r3
 8004242:	e00c      	b.n	800425e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	699b      	ldr	r3, [r3, #24]
 800424a:	43da      	mvns	r2, r3
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	4013      	ands	r3, r2
 8004250:	b29b      	uxth	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	bf0c      	ite	eq
 8004256:	2301      	moveq	r3, #1
 8004258:	2300      	movne	r3, #0
 800425a:	b2db      	uxtb	r3, r3
 800425c:	461a      	mov	r2, r3
 800425e:	79fb      	ldrb	r3, [r7, #7]
 8004260:	429a      	cmp	r2, r3
 8004262:	d0b6      	beq.n	80041d2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3710      	adds	r7, #16
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}

0800426e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800426e:	b580      	push	{r7, lr}
 8004270:	b084      	sub	sp, #16
 8004272:	af00      	add	r7, sp, #0
 8004274:	60f8      	str	r0, [r7, #12]
 8004276:	60b9      	str	r1, [r7, #8]
 8004278:	607a      	str	r2, [r7, #4]
 800427a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800427c:	e051      	b.n	8004322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004288:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800428c:	d123      	bne.n	80042d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800429c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042a6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2220      	movs	r2, #32
 80042b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c2:	f043 0204 	orr.w	r2, r3, #4
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e046      	b.n	8004364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042dc:	d021      	beq.n	8004322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042de:	f7fe f973 	bl	80025c8 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d302      	bcc.n	80042f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d116      	bne.n	8004322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2220      	movs	r2, #32
 80042fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430e:	f043 0220 	orr.w	r2, r3, #32
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e020      	b.n	8004364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	0c1b      	lsrs	r3, r3, #16
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b01      	cmp	r3, #1
 800432a:	d10c      	bne.n	8004346 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	43da      	mvns	r2, r3
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	4013      	ands	r3, r2
 8004338:	b29b      	uxth	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	bf14      	ite	ne
 800433e:	2301      	movne	r3, #1
 8004340:	2300      	moveq	r3, #0
 8004342:	b2db      	uxtb	r3, r3
 8004344:	e00b      	b.n	800435e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	699b      	ldr	r3, [r3, #24]
 800434c:	43da      	mvns	r2, r3
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	4013      	ands	r3, r2
 8004352:	b29b      	uxth	r3, r3
 8004354:	2b00      	cmp	r3, #0
 8004356:	bf14      	ite	ne
 8004358:	2301      	movne	r3, #1
 800435a:	2300      	moveq	r3, #0
 800435c:	b2db      	uxtb	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d18d      	bne.n	800427e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004362:	2300      	movs	r3, #0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3710      	adds	r7, #16
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004378:	e02d      	b.n	80043d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f000 f8ce 	bl	800451c <I2C_IsAcknowledgeFailed>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e02d      	b.n	80043e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004390:	d021      	beq.n	80043d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004392:	f7fe f919 	bl	80025c8 <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	68ba      	ldr	r2, [r7, #8]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d302      	bcc.n	80043a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d116      	bne.n	80043d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2220      	movs	r2, #32
 80043b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c2:	f043 0220 	orr.w	r2, r3, #32
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e007      	b.n	80043e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	695b      	ldr	r3, [r3, #20]
 80043dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043e0:	2b80      	cmp	r3, #128	@ 0x80
 80043e2:	d1ca      	bne.n	800437a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3710      	adds	r7, #16
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043ee:	b580      	push	{r7, lr}
 80043f0:	b084      	sub	sp, #16
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	60f8      	str	r0, [r7, #12]
 80043f6:	60b9      	str	r1, [r7, #8]
 80043f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043fa:	e02d      	b.n	8004458 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f000 f88d 	bl	800451c <I2C_IsAcknowledgeFailed>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d001      	beq.n	800440c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e02d      	b.n	8004468 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004412:	d021      	beq.n	8004458 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004414:	f7fe f8d8 	bl	80025c8 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	429a      	cmp	r2, r3
 8004422:	d302      	bcc.n	800442a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d116      	bne.n	8004458 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2220      	movs	r2, #32
 8004434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004444:	f043 0220 	orr.w	r2, r3, #32
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e007      	b.n	8004468 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	f003 0304 	and.w	r3, r3, #4
 8004462:	2b04      	cmp	r3, #4
 8004464:	d1ca      	bne.n	80043fc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004466:	2300      	movs	r3, #0
}
 8004468:	4618      	mov	r0, r3
 800446a:	3710      	adds	r7, #16
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800447c:	e042      	b.n	8004504 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	695b      	ldr	r3, [r3, #20]
 8004484:	f003 0310 	and.w	r3, r3, #16
 8004488:	2b10      	cmp	r3, #16
 800448a:	d119      	bne.n	80044c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f06f 0210 	mvn.w	r2, #16
 8004494:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2220      	movs	r2, #32
 80044a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e029      	b.n	8004514 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c0:	f7fe f882 	bl	80025c8 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d302      	bcc.n	80044d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d116      	bne.n	8004504 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2220      	movs	r2, #32
 80044e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f0:	f043 0220 	orr.w	r2, r3, #32
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e007      	b.n	8004514 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800450e:	2b40      	cmp	r3, #64	@ 0x40
 8004510:	d1b5      	bne.n	800447e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004512:	2300      	movs	r3, #0
}
 8004514:	4618      	mov	r0, r3
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695b      	ldr	r3, [r3, #20]
 800452a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800452e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004532:	d11b      	bne.n	800456c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800453c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2220      	movs	r2, #32
 8004548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004558:	f043 0204 	orr.w	r2, r3, #4
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e000      	b.n	800456e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	370c      	adds	r7, #12
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
	...

0800457c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b088      	sub	sp, #32
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e128      	b.n	80047e0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d109      	bne.n	80045ae <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a90      	ldr	r2, [pc, #576]	@ (80047e8 <HAL_I2S_Init+0x26c>)
 80045a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f7fc ff73 	bl	8001494 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2202      	movs	r2, #2
 80045b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	69db      	ldr	r3, [r3, #28]
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	6812      	ldr	r2, [r2, #0]
 80045c0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80045c4:	f023 030f 	bic.w	r3, r3, #15
 80045c8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2202      	movs	r2, #2
 80045d0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d060      	beq.n	800469c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d102      	bne.n	80045e8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80045e2:	2310      	movs	r3, #16
 80045e4:	617b      	str	r3, [r7, #20]
 80045e6:	e001      	b.n	80045ec <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80045e8:	2320      	movs	r3, #32
 80045ea:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	2b20      	cmp	r3, #32
 80045f2:	d802      	bhi.n	80045fa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80045fa:	2001      	movs	r0, #1
 80045fc:	f002 fd5a 	bl	80070b4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004600:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800460a:	d125      	bne.n	8004658 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d010      	beq.n	8004636 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	fbb2 f2f3 	udiv	r2, r2, r3
 800461e:	4613      	mov	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4413      	add	r3, r2
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	461a      	mov	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004630:	3305      	adds	r3, #5
 8004632:	613b      	str	r3, [r7, #16]
 8004634:	e01f      	b.n	8004676 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	00db      	lsls	r3, r3, #3
 800463a:	68fa      	ldr	r2, [r7, #12]
 800463c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004640:	4613      	mov	r3, r2
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	4413      	add	r3, r2
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	461a      	mov	r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	695b      	ldr	r3, [r3, #20]
 800464e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004652:	3305      	adds	r3, #5
 8004654:	613b      	str	r3, [r7, #16]
 8004656:	e00e      	b.n	8004676 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004660:	4613      	mov	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	4413      	add	r3, r2
 8004666:	005b      	lsls	r3, r3, #1
 8004668:	461a      	mov	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004672:	3305      	adds	r3, #5
 8004674:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4a5c      	ldr	r2, [pc, #368]	@ (80047ec <HAL_I2S_Init+0x270>)
 800467a:	fba2 2303 	umull	r2, r3, r2, r3
 800467e:	08db      	lsrs	r3, r3, #3
 8004680:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	085b      	lsrs	r3, r3, #1
 8004692:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	021b      	lsls	r3, r3, #8
 8004698:	61bb      	str	r3, [r7, #24]
 800469a:	e003      	b.n	80046a4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800469c:	2302      	movs	r3, #2
 800469e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80046a0:	2300      	movs	r3, #0
 80046a2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d902      	bls.n	80046b0 <HAL_I2S_Init+0x134>
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	2bff      	cmp	r3, #255	@ 0xff
 80046ae:	d907      	bls.n	80046c0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046b4:	f043 0210 	orr.w	r2, r3, #16
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e08f      	b.n	80047e0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	691a      	ldr	r2, [r3, #16]
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	ea42 0103 	orr.w	r1, r2, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	69fa      	ldr	r2, [r7, #28]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80046de:	f023 030f 	bic.w	r3, r3, #15
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	6851      	ldr	r1, [r2, #4]
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	6892      	ldr	r2, [r2, #8]
 80046ea:	4311      	orrs	r1, r2
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	68d2      	ldr	r2, [r2, #12]
 80046f0:	4311      	orrs	r1, r2
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	6992      	ldr	r2, [r2, #24]
 80046f6:	430a      	orrs	r2, r1
 80046f8:	431a      	orrs	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004702:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a1b      	ldr	r3, [r3, #32]
 8004708:	2b01      	cmp	r3, #1
 800470a:	d161      	bne.n	80047d0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a38      	ldr	r2, [pc, #224]	@ (80047f0 <HAL_I2S_Init+0x274>)
 8004710:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a37      	ldr	r2, [pc, #220]	@ (80047f4 <HAL_I2S_Init+0x278>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d101      	bne.n	8004720 <HAL_I2S_Init+0x1a4>
 800471c:	4b36      	ldr	r3, [pc, #216]	@ (80047f8 <HAL_I2S_Init+0x27c>)
 800471e:	e001      	b.n	8004724 <HAL_I2S_Init+0x1a8>
 8004720:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	6812      	ldr	r2, [r2, #0]
 800472a:	4932      	ldr	r1, [pc, #200]	@ (80047f4 <HAL_I2S_Init+0x278>)
 800472c:	428a      	cmp	r2, r1
 800472e:	d101      	bne.n	8004734 <HAL_I2S_Init+0x1b8>
 8004730:	4a31      	ldr	r2, [pc, #196]	@ (80047f8 <HAL_I2S_Init+0x27c>)
 8004732:	e001      	b.n	8004738 <HAL_I2S_Init+0x1bc>
 8004734:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004738:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800473c:	f023 030f 	bic.w	r3, r3, #15
 8004740:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a2b      	ldr	r2, [pc, #172]	@ (80047f4 <HAL_I2S_Init+0x278>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d101      	bne.n	8004750 <HAL_I2S_Init+0x1d4>
 800474c:	4b2a      	ldr	r3, [pc, #168]	@ (80047f8 <HAL_I2S_Init+0x27c>)
 800474e:	e001      	b.n	8004754 <HAL_I2S_Init+0x1d8>
 8004750:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004754:	2202      	movs	r2, #2
 8004756:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a25      	ldr	r2, [pc, #148]	@ (80047f4 <HAL_I2S_Init+0x278>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d101      	bne.n	8004766 <HAL_I2S_Init+0x1ea>
 8004762:	4b25      	ldr	r3, [pc, #148]	@ (80047f8 <HAL_I2S_Init+0x27c>)
 8004764:	e001      	b.n	800476a <HAL_I2S_Init+0x1ee>
 8004766:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800476a:	69db      	ldr	r3, [r3, #28]
 800476c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004776:	d003      	beq.n	8004780 <HAL_I2S_Init+0x204>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d103      	bne.n	8004788 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004780:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004784:	613b      	str	r3, [r7, #16]
 8004786:	e001      	b.n	800478c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004788:	2300      	movs	r3, #0
 800478a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004796:	4313      	orrs	r3, r2
 8004798:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80047a0:	4313      	orrs	r3, r2
 80047a2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80047aa:	4313      	orrs	r3, r2
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	897b      	ldrh	r3, [r7, #10]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80047b8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a0d      	ldr	r2, [pc, #52]	@ (80047f4 <HAL_I2S_Init+0x278>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d101      	bne.n	80047c8 <HAL_I2S_Init+0x24c>
 80047c4:	4b0c      	ldr	r3, [pc, #48]	@ (80047f8 <HAL_I2S_Init+0x27c>)
 80047c6:	e001      	b.n	80047cc <HAL_I2S_Init+0x250>
 80047c8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047cc:	897a      	ldrh	r2, [r7, #10]
 80047ce:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80047de:	2300      	movs	r3, #0
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3720      	adds	r7, #32
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	08004acd 	.word	0x08004acd
 80047ec:	cccccccd 	.word	0xcccccccd
 80047f0:	08004be1 	.word	0x08004be1
 80047f4:	40003800 	.word	0x40003800
 80047f8:	40003400 	.word	0x40003400

080047fc <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b086      	sub	sp, #24
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	60b9      	str	r1, [r7, #8]
 8004806:	4613      	mov	r3, r2
 8004808:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d002      	beq.n	8004816 <HAL_I2S_Transmit_DMA+0x1a>
 8004810:	88fb      	ldrh	r3, [r7, #6]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e08e      	b.n	8004938 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b01      	cmp	r3, #1
 8004824:	d101      	bne.n	800482a <HAL_I2S_Transmit_DMA+0x2e>
 8004826:	2302      	movs	r3, #2
 8004828:	e086      	b.n	8004938 <HAL_I2S_Transmit_DMA+0x13c>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004838:	b2db      	uxtb	r3, r3
 800483a:	2b01      	cmp	r3, #1
 800483c:	d005      	beq.n	800484a <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_BUSY;
 8004846:	2302      	movs	r3, #2
 8004848:	e076      	b.n	8004938 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2203      	movs	r2, #3
 800484e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2200      	movs	r2, #0
 8004856:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	68ba      	ldr	r2, [r7, #8]
 800485c:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	f003 0307 	and.w	r3, r3, #7
 8004868:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	2b03      	cmp	r3, #3
 800486e:	d002      	beq.n	8004876 <HAL_I2S_Transmit_DMA+0x7a>
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	2b05      	cmp	r3, #5
 8004874:	d10a      	bne.n	800488c <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004876:	88fb      	ldrh	r3, [r7, #6]
 8004878:	005b      	lsls	r3, r3, #1
 800487a:	b29a      	uxth	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8004880:	88fb      	ldrh	r3, [r7, #6]
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	b29a      	uxth	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800488a:	e005      	b.n	8004898 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	88fa      	ldrh	r2, [r7, #6]
 8004890:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	88fa      	ldrh	r2, [r7, #6]
 8004896:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489c:	4a28      	ldr	r2, [pc, #160]	@ (8004940 <HAL_I2S_Transmit_DMA+0x144>)
 800489e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a4:	4a27      	ldr	r2, [pc, #156]	@ (8004944 <HAL_I2S_Transmit_DMA+0x148>)
 80048a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ac:	4a26      	ldr	r2, [pc, #152]	@ (8004948 <HAL_I2S_Transmit_DMA+0x14c>)
 80048ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80048b8:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80048c0:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048c6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80048c8:	f7fe f8cc 	bl	8002a64 <HAL_DMA_Start_IT>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00f      	beq.n	80048f2 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048d6:	f043 0208 	orr.w	r2, r3, #8
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e022      	b.n	8004938 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	69db      	ldr	r3, [r3, #28]
 80048f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d107      	bne.n	8004910 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	69da      	ldr	r2, [r3, #28]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800490e:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d107      	bne.n	800492e <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	685a      	ldr	r2, [r3, #4]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f042 0202 	orr.w	r2, r2, #2
 800492c:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	3718      	adds	r7, #24
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	080049ab 	.word	0x080049ab
 8004944:	08004969 	.word	0x08004969
 8004948:	080049c7 	.word	0x080049c7

0800494c <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800495a:	b2db      	uxtb	r3, r3
}
 800495c:	4618      	mov	r0, r3
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004974:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	69db      	ldr	r3, [r3, #28]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10e      	bne.n	800499c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	685a      	ldr	r2, [r3, #4]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 0202 	bic.w	r2, r2, #2
 800498c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f7fd fbf7 	bl	8002190 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80049a2:	bf00      	nop
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}

080049aa <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80049aa:	b580      	push	{r7, lr}
 80049ac:	b084      	sub	sp, #16
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80049b8:	68f8      	ldr	r0, [r7, #12]
 80049ba:	f7fd fbfb 	bl	80021b4 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80049be:	bf00      	nop
 80049c0:	3710      	adds	r7, #16
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b084      	sub	sp, #16
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d2:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685a      	ldr	r2, [r3, #4]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f022 0203 	bic.w	r2, r2, #3
 80049e2:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2200      	movs	r2, #0
 80049ee:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049fc:	f043 0208 	orr.w	r2, r3, #8
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f7fd fd5f 	bl	80024c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004a0a:	bf00      	nop
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004a12:	b580      	push	{r7, lr}
 8004a14:	b082      	sub	sp, #8
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1e:	881a      	ldrh	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2a:	1c9a      	adds	r2, r3, #2
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	3b01      	subs	r3, #1
 8004a38:	b29a      	uxth	r2, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d10e      	bne.n	8004a66 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	685a      	ldr	r2, [r3, #4]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004a56:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f7fd fb95 	bl	8002190 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004a66:	bf00      	nop
 8004a68:	3708      	adds	r7, #8
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b082      	sub	sp, #8
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	68da      	ldr	r2, [r3, #12]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a80:	b292      	uxth	r2, r2
 8004a82:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a88:	1c9a      	adds	r2, r3, #2
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	3b01      	subs	r3, #1
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10e      	bne.n	8004ac4 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	685a      	ldr	r2, [r3, #4]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004ab4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f7fd fcea 	bl	8002498 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004ac4:	bf00      	nop
 8004ac6:	3708      	adds	r7, #8
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	2b04      	cmp	r3, #4
 8004ae6:	d13a      	bne.n	8004b5e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d109      	bne.n	8004b06 <I2S_IRQHandler+0x3a>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004afc:	2b40      	cmp	r3, #64	@ 0x40
 8004afe:	d102      	bne.n	8004b06 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f7ff ffb4 	bl	8004a6e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b0c:	2b40      	cmp	r3, #64	@ 0x40
 8004b0e:	d126      	bne.n	8004b5e <I2S_IRQHandler+0x92>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f003 0320 	and.w	r3, r3, #32
 8004b1a:	2b20      	cmp	r3, #32
 8004b1c:	d11f      	bne.n	8004b5e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	685a      	ldr	r2, [r3, #4]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004b2c:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004b2e:	2300      	movs	r3, #0
 8004b30:	613b      	str	r3, [r7, #16]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	613b      	str	r3, [r7, #16]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	613b      	str	r3, [r7, #16]
 8004b42:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b50:	f043 0202 	orr.w	r2, r3, #2
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f7fd fcb5 	bl	80024c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	2b03      	cmp	r3, #3
 8004b68:	d136      	bne.n	8004bd8 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	f003 0302 	and.w	r3, r3, #2
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d109      	bne.n	8004b88 <I2S_IRQHandler+0xbc>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b7e:	2b80      	cmp	r3, #128	@ 0x80
 8004b80:	d102      	bne.n	8004b88 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f7ff ff45 	bl	8004a12 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f003 0308 	and.w	r3, r3, #8
 8004b8e:	2b08      	cmp	r3, #8
 8004b90:	d122      	bne.n	8004bd8 <I2S_IRQHandler+0x10c>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f003 0320 	and.w	r3, r3, #32
 8004b9c:	2b20      	cmp	r3, #32
 8004b9e:	d11b      	bne.n	8004bd8 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685a      	ldr	r2, [r3, #4]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004bae:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60fb      	str	r3, [r7, #12]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	60fb      	str	r3, [r7, #12]
 8004bbc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bca:	f043 0204 	orr.w	r2, r3, #4
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f7fd fc78 	bl	80024c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004bd8:	bf00      	nop
 8004bda:	3718      	adds	r7, #24
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b088      	sub	sp, #32
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a92      	ldr	r2, [pc, #584]	@ (8004e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d101      	bne.n	8004bfe <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004bfa:	4b92      	ldr	r3, [pc, #584]	@ (8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004bfc:	e001      	b.n	8004c02 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004bfe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a8b      	ldr	r2, [pc, #556]	@ (8004e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d101      	bne.n	8004c1c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004c18:	4b8a      	ldr	r3, [pc, #552]	@ (8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c1a:	e001      	b.n	8004c20 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004c1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c2c:	d004      	beq.n	8004c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f040 8099 	bne.w	8004d6a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d107      	bne.n	8004c52 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d002      	beq.n	8004c52 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f000 f925 	bl	8004e9c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	f003 0301 	and.w	r3, r3, #1
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d107      	bne.n	8004c6c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d002      	beq.n	8004c6c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f9c8 	bl	8004ffc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c72:	2b40      	cmp	r3, #64	@ 0x40
 8004c74:	d13a      	bne.n	8004cec <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	f003 0320 	and.w	r3, r3, #32
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d035      	beq.n	8004cec <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a6e      	ldr	r2, [pc, #440]	@ (8004e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d101      	bne.n	8004c8e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004c8a:	4b6e      	ldr	r3, [pc, #440]	@ (8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c8c:	e001      	b.n	8004c92 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004c8e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4969      	ldr	r1, [pc, #420]	@ (8004e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c9a:	428b      	cmp	r3, r1
 8004c9c:	d101      	bne.n	8004ca2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004c9e:	4b69      	ldr	r3, [pc, #420]	@ (8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ca0:	e001      	b.n	8004ca6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004ca2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ca6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004caa:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	685a      	ldr	r2, [r3, #4]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004cba:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	60fb      	str	r3, [r7, #12]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	60fb      	str	r3, [r7, #12]
 8004cd0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cde:	f043 0202 	orr.w	r2, r3, #2
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f7fd fbee 	bl	80024c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	f003 0308 	and.w	r3, r3, #8
 8004cf2:	2b08      	cmp	r3, #8
 8004cf4:	f040 80c3 	bne.w	8004e7e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	f003 0320 	and.w	r3, r3, #32
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f000 80bd 	beq.w	8004e7e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004d12:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a49      	ldr	r2, [pc, #292]	@ (8004e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d101      	bne.n	8004d22 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004d1e:	4b49      	ldr	r3, [pc, #292]	@ (8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d20:	e001      	b.n	8004d26 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004d22:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4944      	ldr	r1, [pc, #272]	@ (8004e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d2e:	428b      	cmp	r3, r1
 8004d30:	d101      	bne.n	8004d36 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004d32:	4b44      	ldr	r3, [pc, #272]	@ (8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d34:	e001      	b.n	8004d3a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004d36:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d3a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004d3e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004d40:	2300      	movs	r3, #0
 8004d42:	60bb      	str	r3, [r7, #8]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	60bb      	str	r3, [r7, #8]
 8004d4c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2201      	movs	r2, #1
 8004d52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d5a:	f043 0204 	orr.w	r2, r3, #4
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f7fd fbb0 	bl	80024c8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004d68:	e089      	b.n	8004e7e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	f003 0302 	and.w	r3, r3, #2
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d107      	bne.n	8004d84 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d002      	beq.n	8004d84 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 f8be 	bl	8004f00 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d107      	bne.n	8004d9e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d002      	beq.n	8004d9e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f000 f8fd 	bl	8004f98 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004da4:	2b40      	cmp	r3, #64	@ 0x40
 8004da6:	d12f      	bne.n	8004e08 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	f003 0320 	and.w	r3, r3, #32
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d02a      	beq.n	8004e08 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004dc0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a1e      	ldr	r2, [pc, #120]	@ (8004e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d101      	bne.n	8004dd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004dce:	e001      	b.n	8004dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004dd0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004dd4:	685a      	ldr	r2, [r3, #4]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4919      	ldr	r1, [pc, #100]	@ (8004e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ddc:	428b      	cmp	r3, r1
 8004dde:	d101      	bne.n	8004de4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004de0:	4b18      	ldr	r3, [pc, #96]	@ (8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004de2:	e001      	b.n	8004de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004de4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004de8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004dec:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dfa:	f043 0202 	orr.w	r2, r3, #2
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f7fd fb60 	bl	80024c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	f003 0308 	and.w	r3, r3, #8
 8004e0e:	2b08      	cmp	r3, #8
 8004e10:	d136      	bne.n	8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	f003 0320 	and.w	r3, r3, #32
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d031      	beq.n	8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a07      	ldr	r2, [pc, #28]	@ (8004e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d101      	bne.n	8004e2a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004e26:	4b07      	ldr	r3, [pc, #28]	@ (8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e28:	e001      	b.n	8004e2e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004e2a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e2e:	685a      	ldr	r2, [r3, #4]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4902      	ldr	r1, [pc, #8]	@ (8004e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e36:	428b      	cmp	r3, r1
 8004e38:	d106      	bne.n	8004e48 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004e3a:	4b02      	ldr	r3, [pc, #8]	@ (8004e44 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e3c:	e006      	b.n	8004e4c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004e3e:	bf00      	nop
 8004e40:	40003800 	.word	0x40003800
 8004e44:	40003400 	.word	0x40003400
 8004e48:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e4c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004e50:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	685a      	ldr	r2, [r3, #4]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004e60:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e6e:	f043 0204 	orr.w	r2, r3, #4
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f7fd fb26 	bl	80024c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004e7c:	e000      	b.n	8004e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004e7e:	bf00      	nop
}
 8004e80:	bf00      	nop
 8004e82:	3720      	adds	r7, #32
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea8:	1c99      	adds	r1, r3, #2
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	6251      	str	r1, [r2, #36]	@ 0x24
 8004eae:	881a      	ldrh	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ec8:	b29b      	uxth	r3, r3
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d113      	bne.n	8004ef6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	685a      	ldr	r2, [r3, #4]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004edc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d106      	bne.n	8004ef6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f7ff ffc9 	bl	8004e88 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004ef6:	bf00      	nop
 8004ef8:	3708      	adds	r7, #8
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
	...

08004f00 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0c:	1c99      	adds	r1, r3, #2
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	6251      	str	r1, [r2, #36]	@ 0x24
 8004f12:	8819      	ldrh	r1, [r3, #0]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a1d      	ldr	r2, [pc, #116]	@ (8004f90 <I2SEx_TxISR_I2SExt+0x90>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d101      	bne.n	8004f22 <I2SEx_TxISR_I2SExt+0x22>
 8004f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8004f94 <I2SEx_TxISR_I2SExt+0x94>)
 8004f20:	e001      	b.n	8004f26 <I2SEx_TxISR_I2SExt+0x26>
 8004f22:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f26:	460a      	mov	r2, r1
 8004f28:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	3b01      	subs	r3, #1
 8004f32:	b29a      	uxth	r2, r3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d121      	bne.n	8004f86 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a12      	ldr	r2, [pc, #72]	@ (8004f90 <I2SEx_TxISR_I2SExt+0x90>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d101      	bne.n	8004f50 <I2SEx_TxISR_I2SExt+0x50>
 8004f4c:	4b11      	ldr	r3, [pc, #68]	@ (8004f94 <I2SEx_TxISR_I2SExt+0x94>)
 8004f4e:	e001      	b.n	8004f54 <I2SEx_TxISR_I2SExt+0x54>
 8004f50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f54:	685a      	ldr	r2, [r3, #4]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	490d      	ldr	r1, [pc, #52]	@ (8004f90 <I2SEx_TxISR_I2SExt+0x90>)
 8004f5c:	428b      	cmp	r3, r1
 8004f5e:	d101      	bne.n	8004f64 <I2SEx_TxISR_I2SExt+0x64>
 8004f60:	4b0c      	ldr	r3, [pc, #48]	@ (8004f94 <I2SEx_TxISR_I2SExt+0x94>)
 8004f62:	e001      	b.n	8004f68 <I2SEx_TxISR_I2SExt+0x68>
 8004f64:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f68:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004f6c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d106      	bne.n	8004f86 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f7ff ff81 	bl	8004e88 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f86:	bf00      	nop
 8004f88:	3708      	adds	r7, #8
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	40003800 	.word	0x40003800
 8004f94:	40003400 	.word	0x40003400

08004f98 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68d8      	ldr	r0, [r3, #12]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004faa:	1c99      	adds	r1, r3, #2
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004fb0:	b282      	uxth	r2, r0
 8004fb2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	b29a      	uxth	r2, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d113      	bne.n	8004ff4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	685a      	ldr	r2, [r3, #4]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004fda:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d106      	bne.n	8004ff4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f7ff ff4a 	bl	8004e88 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004ff4:	bf00      	nop
 8004ff6:	3708      	adds	r7, #8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a20      	ldr	r2, [pc, #128]	@ (800508c <I2SEx_RxISR_I2SExt+0x90>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d101      	bne.n	8005012 <I2SEx_RxISR_I2SExt+0x16>
 800500e:	4b20      	ldr	r3, [pc, #128]	@ (8005090 <I2SEx_RxISR_I2SExt+0x94>)
 8005010:	e001      	b.n	8005016 <I2SEx_RxISR_I2SExt+0x1a>
 8005012:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005016:	68d8      	ldr	r0, [r3, #12]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501c:	1c99      	adds	r1, r3, #2
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005022:	b282      	uxth	r2, r0
 8005024:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800502a:	b29b      	uxth	r3, r3
 800502c:	3b01      	subs	r3, #1
 800502e:	b29a      	uxth	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005038:	b29b      	uxth	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d121      	bne.n	8005082 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a12      	ldr	r2, [pc, #72]	@ (800508c <I2SEx_RxISR_I2SExt+0x90>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d101      	bne.n	800504c <I2SEx_RxISR_I2SExt+0x50>
 8005048:	4b11      	ldr	r3, [pc, #68]	@ (8005090 <I2SEx_RxISR_I2SExt+0x94>)
 800504a:	e001      	b.n	8005050 <I2SEx_RxISR_I2SExt+0x54>
 800504c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005050:	685a      	ldr	r2, [r3, #4]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	490d      	ldr	r1, [pc, #52]	@ (800508c <I2SEx_RxISR_I2SExt+0x90>)
 8005058:	428b      	cmp	r3, r1
 800505a:	d101      	bne.n	8005060 <I2SEx_RxISR_I2SExt+0x64>
 800505c:	4b0c      	ldr	r3, [pc, #48]	@ (8005090 <I2SEx_RxISR_I2SExt+0x94>)
 800505e:	e001      	b.n	8005064 <I2SEx_RxISR_I2SExt+0x68>
 8005060:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005064:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005068:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800506e:	b29b      	uxth	r3, r3
 8005070:	2b00      	cmp	r3, #0
 8005072:	d106      	bne.n	8005082 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f7ff ff03 	bl	8004e88 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005082:	bf00      	nop
 8005084:	3708      	adds	r7, #8
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	40003800 	.word	0x40003800
 8005090:	40003400 	.word	0x40003400

08005094 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005096:	b08f      	sub	sp, #60	@ 0x3c
 8005098:	af0a      	add	r7, sp, #40	@ 0x28
 800509a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d101      	bne.n	80050a6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e10f      	b.n	80052c6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d106      	bne.n	80050c6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f005 fe8b 	bl	800addc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2203      	movs	r2, #3
 80050ca:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d102      	bne.n	80050e0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4618      	mov	r0, r3
 80050e6:	f002 f9e0 	bl	80074aa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	603b      	str	r3, [r7, #0]
 80050f0:	687e      	ldr	r6, [r7, #4]
 80050f2:	466d      	mov	r5, sp
 80050f4:	f106 0410 	add.w	r4, r6, #16
 80050f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80050fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80050fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80050fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005100:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005104:	e885 0003 	stmia.w	r5, {r0, r1}
 8005108:	1d33      	adds	r3, r6, #4
 800510a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800510c:	6838      	ldr	r0, [r7, #0]
 800510e:	f002 f8b8 	bl	8007282 <USB_CoreInit>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d005      	beq.n	8005124 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e0d0      	b.n	80052c6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2100      	movs	r1, #0
 800512a:	4618      	mov	r0, r3
 800512c:	f002 f9ce 	bl	80074cc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005130:	2300      	movs	r3, #0
 8005132:	73fb      	strb	r3, [r7, #15]
 8005134:	e04a      	b.n	80051cc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005136:	7bfa      	ldrb	r2, [r7, #15]
 8005138:	6879      	ldr	r1, [r7, #4]
 800513a:	4613      	mov	r3, r2
 800513c:	00db      	lsls	r3, r3, #3
 800513e:	4413      	add	r3, r2
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	440b      	add	r3, r1
 8005144:	333d      	adds	r3, #61	@ 0x3d
 8005146:	2201      	movs	r2, #1
 8005148:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800514a:	7bfa      	ldrb	r2, [r7, #15]
 800514c:	6879      	ldr	r1, [r7, #4]
 800514e:	4613      	mov	r3, r2
 8005150:	00db      	lsls	r3, r3, #3
 8005152:	4413      	add	r3, r2
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	440b      	add	r3, r1
 8005158:	333c      	adds	r3, #60	@ 0x3c
 800515a:	7bfa      	ldrb	r2, [r7, #15]
 800515c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800515e:	7bfa      	ldrb	r2, [r7, #15]
 8005160:	7bfb      	ldrb	r3, [r7, #15]
 8005162:	b298      	uxth	r0, r3
 8005164:	6879      	ldr	r1, [r7, #4]
 8005166:	4613      	mov	r3, r2
 8005168:	00db      	lsls	r3, r3, #3
 800516a:	4413      	add	r3, r2
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	440b      	add	r3, r1
 8005170:	3344      	adds	r3, #68	@ 0x44
 8005172:	4602      	mov	r2, r0
 8005174:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005176:	7bfa      	ldrb	r2, [r7, #15]
 8005178:	6879      	ldr	r1, [r7, #4]
 800517a:	4613      	mov	r3, r2
 800517c:	00db      	lsls	r3, r3, #3
 800517e:	4413      	add	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	440b      	add	r3, r1
 8005184:	3340      	adds	r3, #64	@ 0x40
 8005186:	2200      	movs	r2, #0
 8005188:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800518a:	7bfa      	ldrb	r2, [r7, #15]
 800518c:	6879      	ldr	r1, [r7, #4]
 800518e:	4613      	mov	r3, r2
 8005190:	00db      	lsls	r3, r3, #3
 8005192:	4413      	add	r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	440b      	add	r3, r1
 8005198:	3348      	adds	r3, #72	@ 0x48
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800519e:	7bfa      	ldrb	r2, [r7, #15]
 80051a0:	6879      	ldr	r1, [r7, #4]
 80051a2:	4613      	mov	r3, r2
 80051a4:	00db      	lsls	r3, r3, #3
 80051a6:	4413      	add	r3, r2
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	440b      	add	r3, r1
 80051ac:	334c      	adds	r3, #76	@ 0x4c
 80051ae:	2200      	movs	r2, #0
 80051b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80051b2:	7bfa      	ldrb	r2, [r7, #15]
 80051b4:	6879      	ldr	r1, [r7, #4]
 80051b6:	4613      	mov	r3, r2
 80051b8:	00db      	lsls	r3, r3, #3
 80051ba:	4413      	add	r3, r2
 80051bc:	009b      	lsls	r3, r3, #2
 80051be:	440b      	add	r3, r1
 80051c0:	3354      	adds	r3, #84	@ 0x54
 80051c2:	2200      	movs	r2, #0
 80051c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051c6:	7bfb      	ldrb	r3, [r7, #15]
 80051c8:	3301      	adds	r3, #1
 80051ca:	73fb      	strb	r3, [r7, #15]
 80051cc:	7bfa      	ldrb	r2, [r7, #15]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d3af      	bcc.n	8005136 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051d6:	2300      	movs	r3, #0
 80051d8:	73fb      	strb	r3, [r7, #15]
 80051da:	e044      	b.n	8005266 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80051dc:	7bfa      	ldrb	r2, [r7, #15]
 80051de:	6879      	ldr	r1, [r7, #4]
 80051e0:	4613      	mov	r3, r2
 80051e2:	00db      	lsls	r3, r3, #3
 80051e4:	4413      	add	r3, r2
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	440b      	add	r3, r1
 80051ea:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 80051ee:	2200      	movs	r2, #0
 80051f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80051f2:	7bfa      	ldrb	r2, [r7, #15]
 80051f4:	6879      	ldr	r1, [r7, #4]
 80051f6:	4613      	mov	r3, r2
 80051f8:	00db      	lsls	r3, r3, #3
 80051fa:	4413      	add	r3, r2
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	440b      	add	r3, r1
 8005200:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8005204:	7bfa      	ldrb	r2, [r7, #15]
 8005206:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005208:	7bfa      	ldrb	r2, [r7, #15]
 800520a:	6879      	ldr	r1, [r7, #4]
 800520c:	4613      	mov	r3, r2
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	4413      	add	r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	440b      	add	r3, r1
 8005216:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800521a:	2200      	movs	r2, #0
 800521c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800521e:	7bfa      	ldrb	r2, [r7, #15]
 8005220:	6879      	ldr	r1, [r7, #4]
 8005222:	4613      	mov	r3, r2
 8005224:	00db      	lsls	r3, r3, #3
 8005226:	4413      	add	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	440b      	add	r3, r1
 800522c:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005234:	7bfa      	ldrb	r2, [r7, #15]
 8005236:	6879      	ldr	r1, [r7, #4]
 8005238:	4613      	mov	r3, r2
 800523a:	00db      	lsls	r3, r3, #3
 800523c:	4413      	add	r3, r2
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	440b      	add	r3, r1
 8005242:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8005246:	2200      	movs	r2, #0
 8005248:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800524a:	7bfa      	ldrb	r2, [r7, #15]
 800524c:	6879      	ldr	r1, [r7, #4]
 800524e:	4613      	mov	r3, r2
 8005250:	00db      	lsls	r3, r3, #3
 8005252:	4413      	add	r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	440b      	add	r3, r1
 8005258:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 800525c:	2200      	movs	r2, #0
 800525e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005260:	7bfb      	ldrb	r3, [r7, #15]
 8005262:	3301      	adds	r3, #1
 8005264:	73fb      	strb	r3, [r7, #15]
 8005266:	7bfa      	ldrb	r2, [r7, #15]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	429a      	cmp	r2, r3
 800526e:	d3b5      	bcc.n	80051dc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	603b      	str	r3, [r7, #0]
 8005276:	687e      	ldr	r6, [r7, #4]
 8005278:	466d      	mov	r5, sp
 800527a:	f106 0410 	add.w	r4, r6, #16
 800527e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005280:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005282:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005284:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005286:	e894 0003 	ldmia.w	r4, {r0, r1}
 800528a:	e885 0003 	stmia.w	r5, {r0, r1}
 800528e:	1d33      	adds	r3, r6, #4
 8005290:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005292:	6838      	ldr	r0, [r7, #0]
 8005294:	f002 f966 	bl	8007564 <USB_DevInit>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d005      	beq.n	80052aa <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2202      	movs	r2, #2
 80052a2:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e00d      	b.n	80052c6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2201      	movs	r2, #1
 80052b6:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4618      	mov	r0, r3
 80052c0:	f003 fab5 	bl	800882e <USB_DevDisconnect>

  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3714      	adds	r7, #20
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080052ce <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80052ce:	b580      	push	{r7, lr}
 80052d0:	b084      	sub	sp, #16
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d101      	bne.n	80052ea <HAL_PCD_Start+0x1c>
 80052e6:	2302      	movs	r3, #2
 80052e8:	e020      	b.n	800532c <HAL_PCD_Start+0x5e>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d109      	bne.n	800530e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d005      	beq.n	800530e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005306:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4618      	mov	r0, r3
 8005314:	f002 f8b8 	bl	8007488 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4618      	mov	r0, r3
 800531e:	f003 fa65 	bl	80087ec <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005334:	b590      	push	{r4, r7, lr}
 8005336:	b08d      	sub	sp, #52	@ 0x34
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005342:	6a3b      	ldr	r3, [r7, #32]
 8005344:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4618      	mov	r0, r3
 800534c:	f003 fb23 	bl	8008996 <USB_GetMode>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	f040 848a 	bne.w	8005c6c <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4618      	mov	r0, r3
 800535e:	f003 fa87 	bl	8008870 <USB_ReadInterrupts>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	f000 8480 	beq.w	8005c6a <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	0a1b      	lsrs	r3, r3, #8
 8005374:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4618      	mov	r0, r3
 8005384:	f003 fa74 	bl	8008870 <USB_ReadInterrupts>
 8005388:	4603      	mov	r3, r0
 800538a:	f003 0302 	and.w	r3, r3, #2
 800538e:	2b02      	cmp	r3, #2
 8005390:	d107      	bne.n	80053a2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	695a      	ldr	r2, [r3, #20]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f002 0202 	and.w	r2, r2, #2
 80053a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4618      	mov	r0, r3
 80053a8:	f003 fa62 	bl	8008870 <USB_ReadInterrupts>
 80053ac:	4603      	mov	r3, r0
 80053ae:	f003 0310 	and.w	r3, r3, #16
 80053b2:	2b10      	cmp	r3, #16
 80053b4:	d161      	bne.n	800547a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	699a      	ldr	r2, [r3, #24]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f022 0210 	bic.w	r2, r2, #16
 80053c4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80053c6:	6a3b      	ldr	r3, [r7, #32]
 80053c8:	6a1b      	ldr	r3, [r3, #32]
 80053ca:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	f003 020f 	and.w	r2, r3, #15
 80053d2:	4613      	mov	r3, r2
 80053d4:	00db      	lsls	r3, r3, #3
 80053d6:	4413      	add	r3, r2
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	4413      	add	r3, r2
 80053e2:	3304      	adds	r3, #4
 80053e4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	0c5b      	lsrs	r3, r3, #17
 80053ea:	f003 030f 	and.w	r3, r3, #15
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d124      	bne.n	800543c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80053f2:	69ba      	ldr	r2, [r7, #24]
 80053f4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80053f8:	4013      	ands	r3, r2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d035      	beq.n	800546a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005402:	69bb      	ldr	r3, [r7, #24]
 8005404:	091b      	lsrs	r3, r3, #4
 8005406:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005408:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800540c:	b29b      	uxth	r3, r3
 800540e:	461a      	mov	r2, r3
 8005410:	6a38      	ldr	r0, [r7, #32]
 8005412:	f003 f899 	bl	8008548 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	691a      	ldr	r2, [r3, #16]
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	091b      	lsrs	r3, r3, #4
 800541e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005422:	441a      	add	r2, r3
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	6a1a      	ldr	r2, [r3, #32]
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	091b      	lsrs	r3, r3, #4
 8005430:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005434:	441a      	add	r2, r3
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	621a      	str	r2, [r3, #32]
 800543a:	e016      	b.n	800546a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	0c5b      	lsrs	r3, r3, #17
 8005440:	f003 030f 	and.w	r3, r3, #15
 8005444:	2b06      	cmp	r3, #6
 8005446:	d110      	bne.n	800546a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800544e:	2208      	movs	r2, #8
 8005450:	4619      	mov	r1, r3
 8005452:	6a38      	ldr	r0, [r7, #32]
 8005454:	f003 f878 	bl	8008548 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	6a1a      	ldr	r2, [r3, #32]
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	091b      	lsrs	r3, r3, #4
 8005460:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005464:	441a      	add	r2, r3
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	699a      	ldr	r2, [r3, #24]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f042 0210 	orr.w	r2, r2, #16
 8005478:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4618      	mov	r0, r3
 8005480:	f003 f9f6 	bl	8008870 <USB_ReadInterrupts>
 8005484:	4603      	mov	r3, r0
 8005486:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800548a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800548e:	f040 80a7 	bne.w	80055e0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005492:	2300      	movs	r3, #0
 8005494:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4618      	mov	r0, r3
 800549c:	f003 f9fb 	bl	8008896 <USB_ReadDevAllOutEpInterrupt>
 80054a0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80054a2:	e099      	b.n	80055d8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80054a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 808e 	beq.w	80055cc <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054b6:	b2d2      	uxtb	r2, r2
 80054b8:	4611      	mov	r1, r2
 80054ba:	4618      	mov	r0, r3
 80054bc:	f003 fa1f 	bl	80088fe <USB_ReadDevOutEPInterrupt>
 80054c0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	f003 0301 	and.w	r3, r3, #1
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00c      	beq.n	80054e6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80054cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ce:	015a      	lsls	r2, r3, #5
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	4413      	add	r3, r2
 80054d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054d8:	461a      	mov	r2, r3
 80054da:	2301      	movs	r3, #1
 80054dc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80054de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f000 fec3 	bl	800626c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	f003 0308 	and.w	r3, r3, #8
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00c      	beq.n	800550a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80054f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f2:	015a      	lsls	r2, r3, #5
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	4413      	add	r3, r2
 80054f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054fc:	461a      	mov	r2, r3
 80054fe:	2308      	movs	r3, #8
 8005500:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005502:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 ff99 	bl	800643c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	f003 0310 	and.w	r3, r3, #16
 8005510:	2b00      	cmp	r3, #0
 8005512:	d008      	beq.n	8005526 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005516:	015a      	lsls	r2, r3, #5
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	4413      	add	r3, r2
 800551c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005520:	461a      	mov	r2, r3
 8005522:	2310      	movs	r3, #16
 8005524:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	f003 0302 	and.w	r3, r3, #2
 800552c:	2b00      	cmp	r3, #0
 800552e:	d030      	beq.n	8005592 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005530:	6a3b      	ldr	r3, [r7, #32]
 8005532:	695b      	ldr	r3, [r3, #20]
 8005534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005538:	2b80      	cmp	r3, #128	@ 0x80
 800553a:	d109      	bne.n	8005550 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	69fa      	ldr	r2, [r7, #28]
 8005546:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800554a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800554e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005550:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005552:	4613      	mov	r3, r2
 8005554:	00db      	lsls	r3, r3, #3
 8005556:	4413      	add	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	4413      	add	r3, r2
 8005562:	3304      	adds	r3, #4
 8005564:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	78db      	ldrb	r3, [r3, #3]
 800556a:	2b01      	cmp	r3, #1
 800556c:	d108      	bne.n	8005580 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	2200      	movs	r2, #0
 8005572:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005576:	b2db      	uxtb	r3, r3
 8005578:	4619      	mov	r1, r3
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f005 fd42 	bl	800b004 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005582:	015a      	lsls	r2, r3, #5
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	4413      	add	r3, r2
 8005588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800558c:	461a      	mov	r2, r3
 800558e:	2302      	movs	r3, #2
 8005590:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	f003 0320 	and.w	r3, r3, #32
 8005598:	2b00      	cmp	r3, #0
 800559a:	d008      	beq.n	80055ae <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800559c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559e:	015a      	lsls	r2, r3, #5
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	4413      	add	r3, r2
 80055a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055a8:	461a      	mov	r2, r3
 80055aa:	2320      	movs	r3, #32
 80055ac:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d009      	beq.n	80055cc <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80055b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ba:	015a      	lsls	r2, r3, #5
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	4413      	add	r3, r2
 80055c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055c4:	461a      	mov	r2, r3
 80055c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80055ca:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80055cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ce:	3301      	adds	r3, #1
 80055d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80055d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d4:	085b      	lsrs	r3, r3, #1
 80055d6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80055d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055da:	2b00      	cmp	r3, #0
 80055dc:	f47f af62 	bne.w	80054a4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4618      	mov	r0, r3
 80055e6:	f003 f943 	bl	8008870 <USB_ReadInterrupts>
 80055ea:	4603      	mov	r3, r0
 80055ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80055f4:	f040 80db 	bne.w	80057ae <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4618      	mov	r0, r3
 80055fe:	f003 f964 	bl	80088ca <USB_ReadDevAllInEpInterrupt>
 8005602:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005604:	2300      	movs	r3, #0
 8005606:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005608:	e0cd      	b.n	80057a6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800560a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800560c:	f003 0301 	and.w	r3, r3, #1
 8005610:	2b00      	cmp	r3, #0
 8005612:	f000 80c2 	beq.w	800579a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800561c:	b2d2      	uxtb	r2, r2
 800561e:	4611      	mov	r1, r2
 8005620:	4618      	mov	r0, r3
 8005622:	f003 f98a 	bl	800893a <USB_ReadDevInEPInterrupt>
 8005626:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	f003 0301 	and.w	r3, r3, #1
 800562e:	2b00      	cmp	r3, #0
 8005630:	d057      	beq.n	80056e2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005634:	f003 030f 	and.w	r3, r3, #15
 8005638:	2201      	movs	r2, #1
 800563a:	fa02 f303 	lsl.w	r3, r2, r3
 800563e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005646:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	43db      	mvns	r3, r3
 800564c:	69f9      	ldr	r1, [r7, #28]
 800564e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005652:	4013      	ands	r3, r2
 8005654:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005658:	015a      	lsls	r2, r3, #5
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	4413      	add	r3, r2
 800565e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005662:	461a      	mov	r2, r3
 8005664:	2301      	movs	r3, #1
 8005666:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	691b      	ldr	r3, [r3, #16]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d132      	bne.n	80056d6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005670:	6879      	ldr	r1, [r7, #4]
 8005672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005674:	4613      	mov	r3, r2
 8005676:	00db      	lsls	r3, r3, #3
 8005678:	4413      	add	r3, r2
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	440b      	add	r3, r1
 800567e:	334c      	adds	r3, #76	@ 0x4c
 8005680:	6819      	ldr	r1, [r3, #0]
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005686:	4613      	mov	r3, r2
 8005688:	00db      	lsls	r3, r3, #3
 800568a:	4413      	add	r3, r2
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	4403      	add	r3, r0
 8005690:	3348      	adds	r3, #72	@ 0x48
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4419      	add	r1, r3
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800569a:	4613      	mov	r3, r2
 800569c:	00db      	lsls	r3, r3, #3
 800569e:	4413      	add	r3, r2
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	4403      	add	r3, r0
 80056a4:	334c      	adds	r3, #76	@ 0x4c
 80056a6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80056a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d113      	bne.n	80056d6 <HAL_PCD_IRQHandler+0x3a2>
 80056ae:	6879      	ldr	r1, [r7, #4]
 80056b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056b2:	4613      	mov	r3, r2
 80056b4:	00db      	lsls	r3, r3, #3
 80056b6:	4413      	add	r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	440b      	add	r3, r1
 80056bc:	3354      	adds	r3, #84	@ 0x54
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d108      	bne.n	80056d6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6818      	ldr	r0, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80056ce:	461a      	mov	r2, r3
 80056d0:	2101      	movs	r1, #1
 80056d2:	f003 f991 	bl	80089f8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80056d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	4619      	mov	r1, r3
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f005 fc0c 	bl	800aefa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	f003 0308 	and.w	r3, r3, #8
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d008      	beq.n	80056fe <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80056ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ee:	015a      	lsls	r2, r3, #5
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	4413      	add	r3, r2
 80056f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056f8:	461a      	mov	r2, r3
 80056fa:	2308      	movs	r3, #8
 80056fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	f003 0310 	and.w	r3, r3, #16
 8005704:	2b00      	cmp	r3, #0
 8005706:	d008      	beq.n	800571a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570a:	015a      	lsls	r2, r3, #5
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	4413      	add	r3, r2
 8005710:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005714:	461a      	mov	r2, r3
 8005716:	2310      	movs	r3, #16
 8005718:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005720:	2b00      	cmp	r3, #0
 8005722:	d008      	beq.n	8005736 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005726:	015a      	lsls	r2, r3, #5
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	4413      	add	r3, r2
 800572c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005730:	461a      	mov	r2, r3
 8005732:	2340      	movs	r3, #64	@ 0x40
 8005734:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	f003 0302 	and.w	r3, r3, #2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d023      	beq.n	8005788 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005740:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005742:	6a38      	ldr	r0, [r7, #32]
 8005744:	f002 f872 	bl	800782c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800574a:	4613      	mov	r3, r2
 800574c:	00db      	lsls	r3, r3, #3
 800574e:	4413      	add	r3, r2
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	3338      	adds	r3, #56	@ 0x38
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	4413      	add	r3, r2
 8005758:	3304      	adds	r3, #4
 800575a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	78db      	ldrb	r3, [r3, #3]
 8005760:	2b01      	cmp	r3, #1
 8005762:	d108      	bne.n	8005776 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	2200      	movs	r2, #0
 8005768:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800576a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576c:	b2db      	uxtb	r3, r3
 800576e:	4619      	mov	r1, r3
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f005 fc59 	bl	800b028 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005778:	015a      	lsls	r2, r3, #5
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	4413      	add	r3, r2
 800577e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005782:	461a      	mov	r2, r3
 8005784:	2302      	movs	r3, #2
 8005786:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005792:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f000 fcdb 	bl	8006150 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800579a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800579c:	3301      	adds	r3, #1
 800579e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80057a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a2:	085b      	lsrs	r3, r3, #1
 80057a4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80057a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f47f af2e 	bne.w	800560a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4618      	mov	r0, r3
 80057b4:	f003 f85c 	bl	8008870 <USB_ReadInterrupts>
 80057b8:	4603      	mov	r3, r0
 80057ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057c2:	d122      	bne.n	800580a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	69fa      	ldr	r2, [r7, #28]
 80057ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057d2:	f023 0301 	bic.w	r3, r3, #1
 80057d6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d108      	bne.n	80057f4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80057ea:	2100      	movs	r1, #0
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 fec3 	bl	8006578 <HAL_PCDEx_LPM_Callback>
 80057f2:	e002      	b.n	80057fa <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f005 fbf7 	bl	800afe8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	695a      	ldr	r2, [r3, #20]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005808:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4618      	mov	r0, r3
 8005810:	f003 f82e 	bl	8008870 <USB_ReadInterrupts>
 8005814:	4603      	mov	r3, r0
 8005816:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800581a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800581e:	d112      	bne.n	8005846 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f003 0301 	and.w	r3, r3, #1
 800582c:	2b01      	cmp	r3, #1
 800582e:	d102      	bne.n	8005836 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f005 fbb3 	bl	800af9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	695a      	ldr	r2, [r3, #20]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005844:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4618      	mov	r0, r3
 800584c:	f003 f810 	bl	8008870 <USB_ReadInterrupts>
 8005850:	4603      	mov	r3, r0
 8005852:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005856:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800585a:	f040 80b7 	bne.w	80059cc <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	69fa      	ldr	r2, [r7, #28]
 8005868:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800586c:	f023 0301 	bic.w	r3, r3, #1
 8005870:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2110      	movs	r1, #16
 8005878:	4618      	mov	r0, r3
 800587a:	f001 ffd7 	bl	800782c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800587e:	2300      	movs	r3, #0
 8005880:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005882:	e046      	b.n	8005912 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005886:	015a      	lsls	r2, r3, #5
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	4413      	add	r3, r2
 800588c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005890:	461a      	mov	r2, r3
 8005892:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005896:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800589a:	015a      	lsls	r2, r3, #5
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	4413      	add	r3, r2
 80058a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058a8:	0151      	lsls	r1, r2, #5
 80058aa:	69fa      	ldr	r2, [r7, #28]
 80058ac:	440a      	add	r2, r1
 80058ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80058b6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80058b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ba:	015a      	lsls	r2, r3, #5
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	4413      	add	r3, r2
 80058c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058c4:	461a      	mov	r2, r3
 80058c6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80058ca:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80058cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ce:	015a      	lsls	r2, r3, #5
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	4413      	add	r3, r2
 80058d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058dc:	0151      	lsls	r1, r2, #5
 80058de:	69fa      	ldr	r2, [r7, #28]
 80058e0:	440a      	add	r2, r1
 80058e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058e6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80058ea:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80058ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ee:	015a      	lsls	r2, r3, #5
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	4413      	add	r3, r2
 80058f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058fc:	0151      	lsls	r1, r2, #5
 80058fe:	69fa      	ldr	r2, [r7, #28]
 8005900:	440a      	add	r2, r1
 8005902:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005906:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800590a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800590c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800590e:	3301      	adds	r3, #1
 8005910:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005918:	429a      	cmp	r2, r3
 800591a:	d3b3      	bcc.n	8005884 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	69fa      	ldr	r2, [r7, #28]
 8005926:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800592a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800592e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005934:	2b00      	cmp	r3, #0
 8005936:	d016      	beq.n	8005966 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800593e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005942:	69fa      	ldr	r2, [r7, #28]
 8005944:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005948:	f043 030b 	orr.w	r3, r3, #11
 800594c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005958:	69fa      	ldr	r2, [r7, #28]
 800595a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800595e:	f043 030b 	orr.w	r3, r3, #11
 8005962:	6453      	str	r3, [r2, #68]	@ 0x44
 8005964:	e015      	b.n	8005992 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005966:	69fb      	ldr	r3, [r7, #28]
 8005968:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	69fa      	ldr	r2, [r7, #28]
 8005970:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005974:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005978:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800597c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	69fa      	ldr	r2, [r7, #28]
 8005988:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800598c:	f043 030b 	orr.w	r3, r3, #11
 8005990:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	69fa      	ldr	r2, [r7, #28]
 800599c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059a0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80059a4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6818      	ldr	r0, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80059b6:	461a      	mov	r2, r3
 80059b8:	f003 f81e 	bl	80089f8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695a      	ldr	r2, [r3, #20]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80059ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4618      	mov	r0, r3
 80059d2:	f002 ff4d 	bl	8008870 <USB_ReadInterrupts>
 80059d6:	4603      	mov	r3, r0
 80059d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059e0:	d124      	bne.n	8005a2c <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4618      	mov	r0, r3
 80059e8:	f002 ffe3 	bl	80089b2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4618      	mov	r0, r3
 80059f2:	f001 ff98 	bl	8007926 <USB_GetDevSpeed>
 80059f6:	4603      	mov	r3, r0
 80059f8:	461a      	mov	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681c      	ldr	r4, [r3, #0]
 8005a02:	f001 fa29 	bl	8006e58 <HAL_RCC_GetHCLKFreq>
 8005a06:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	461a      	mov	r2, r3
 8005a10:	4620      	mov	r0, r4
 8005a12:	f001 fc97 	bl	8007344 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f005 fa97 	bl	800af4a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	695a      	ldr	r2, [r3, #20]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005a2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f002 ff1d 	bl	8008870 <USB_ReadInterrupts>
 8005a36:	4603      	mov	r3, r0
 8005a38:	f003 0308 	and.w	r3, r3, #8
 8005a3c:	2b08      	cmp	r3, #8
 8005a3e:	d10a      	bne.n	8005a56 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f005 fa74 	bl	800af2e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	695a      	ldr	r2, [r3, #20]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f002 0208 	and.w	r2, r2, #8
 8005a54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f002 ff08 	bl	8008870 <USB_ReadInterrupts>
 8005a60:	4603      	mov	r3, r0
 8005a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a66:	2b80      	cmp	r3, #128	@ 0x80
 8005a68:	d122      	bne.n	8005ab0 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005a6a:	6a3b      	ldr	r3, [r7, #32]
 8005a6c:	699b      	ldr	r3, [r3, #24]
 8005a6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a72:	6a3b      	ldr	r3, [r7, #32]
 8005a74:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005a76:	2301      	movs	r3, #1
 8005a78:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a7a:	e014      	b.n	8005aa6 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005a7c:	6879      	ldr	r1, [r7, #4]
 8005a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a80:	4613      	mov	r3, r2
 8005a82:	00db      	lsls	r3, r3, #3
 8005a84:	4413      	add	r3, r2
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	440b      	add	r3, r1
 8005a8a:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8005a8e:	781b      	ldrb	r3, [r3, #0]
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d105      	bne.n	8005aa0 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	4619      	mov	r1, r3
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 fb27 	bl	80060ee <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa2:	3301      	adds	r3, #1
 8005aa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d3e5      	bcc.n	8005a7c <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f002 fedb 	bl	8008870 <USB_ReadInterrupts>
 8005aba:	4603      	mov	r3, r0
 8005abc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ac0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ac4:	d13b      	bne.n	8005b3e <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005aca:	e02b      	b.n	8005b24 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ace:	015a      	lsls	r2, r3, #5
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005adc:	6879      	ldr	r1, [r7, #4]
 8005ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ae0:	4613      	mov	r3, r2
 8005ae2:	00db      	lsls	r3, r3, #3
 8005ae4:	4413      	add	r3, r2
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	440b      	add	r3, r1
 8005aea:	3340      	adds	r3, #64	@ 0x40
 8005aec:	781b      	ldrb	r3, [r3, #0]
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d115      	bne.n	8005b1e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005af2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	da12      	bge.n	8005b1e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005af8:	6879      	ldr	r1, [r7, #4]
 8005afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005afc:	4613      	mov	r3, r2
 8005afe:	00db      	lsls	r3, r3, #3
 8005b00:	4413      	add	r3, r2
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	440b      	add	r3, r1
 8005b06:	333f      	adds	r3, #63	@ 0x3f
 8005b08:	2201      	movs	r2, #1
 8005b0a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	4619      	mov	r1, r3
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f000 fae8 	bl	80060ee <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b20:	3301      	adds	r3, #1
 8005b22:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d3ce      	bcc.n	8005acc <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	695a      	ldr	r2, [r3, #20]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005b3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f002 fe94 	bl	8008870 <USB_ReadInterrupts>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b52:	d155      	bne.n	8005c00 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b54:	2301      	movs	r3, #1
 8005b56:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b58:	e045      	b.n	8005be6 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5c:	015a      	lsls	r2, r3, #5
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	4413      	add	r3, r2
 8005b62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005b6a:	6879      	ldr	r1, [r7, #4]
 8005b6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b6e:	4613      	mov	r3, r2
 8005b70:	00db      	lsls	r3, r3, #3
 8005b72:	4413      	add	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	440b      	add	r3, r1
 8005b78:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d12e      	bne.n	8005be0 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005b82:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	da2b      	bge.n	8005be0 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 8005b94:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d121      	bne.n	8005be0 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005b9c:	6879      	ldr	r1, [r7, #4]
 8005b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ba0:	4613      	mov	r3, r2
 8005ba2:	00db      	lsls	r3, r3, #3
 8005ba4:	4413      	add	r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	440b      	add	r3, r1
 8005baa:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8005bae:	2201      	movs	r2, #1
 8005bb0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005bb2:	6a3b      	ldr	r3, [r7, #32]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005bbe:	6a3b      	ldr	r3, [r7, #32]
 8005bc0:	695b      	ldr	r3, [r3, #20]
 8005bc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d10a      	bne.n	8005be0 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	69fa      	ldr	r2, [r7, #28]
 8005bd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bd8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005bdc:	6053      	str	r3, [r2, #4]
            break;
 8005bde:	e007      	b.n	8005bf0 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be2:	3301      	adds	r3, #1
 8005be4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d3b4      	bcc.n	8005b5a <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	695a      	ldr	r2, [r3, #20]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005bfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4618      	mov	r0, r3
 8005c06:	f002 fe33 	bl	8008870 <USB_ReadInterrupts>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005c10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c14:	d10a      	bne.n	8005c2c <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f005 fa18 	bl	800b04c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	695a      	ldr	r2, [r3, #20]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005c2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4618      	mov	r0, r3
 8005c32:	f002 fe1d 	bl	8008870 <USB_ReadInterrupts>
 8005c36:	4603      	mov	r3, r0
 8005c38:	f003 0304 	and.w	r3, r3, #4
 8005c3c:	2b04      	cmp	r3, #4
 8005c3e:	d115      	bne.n	8005c6c <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	f003 0304 	and.w	r3, r3, #4
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d002      	beq.n	8005c58 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f005 fa08 	bl	800b068 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6859      	ldr	r1, [r3, #4]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	69ba      	ldr	r2, [r7, #24]
 8005c64:	430a      	orrs	r2, r1
 8005c66:	605a      	str	r2, [r3, #4]
 8005c68:	e000      	b.n	8005c6c <HAL_PCD_IRQHandler+0x938>
      return;
 8005c6a:	bf00      	nop
    }
  }
}
 8005c6c:	3734      	adds	r7, #52	@ 0x34
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd90      	pop	{r4, r7, pc}

08005c72 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005c72:	b580      	push	{r7, lr}
 8005c74:	b082      	sub	sp, #8
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d101      	bne.n	8005c8c <HAL_PCD_SetAddress+0x1a>
 8005c88:	2302      	movs	r3, #2
 8005c8a:	e013      	b.n	8005cb4 <HAL_PCD_SetAddress+0x42>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	78fa      	ldrb	r2, [r7, #3]
 8005c98:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	78fa      	ldrb	r2, [r7, #3]
 8005ca2:	4611      	mov	r1, r2
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f002 fd7b 	bl	80087a0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8005cb2:	2300      	movs	r3, #0
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3708      	adds	r7, #8
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}

08005cbc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	4608      	mov	r0, r1
 8005cc6:	4611      	mov	r1, r2
 8005cc8:	461a      	mov	r2, r3
 8005cca:	4603      	mov	r3, r0
 8005ccc:	70fb      	strb	r3, [r7, #3]
 8005cce:	460b      	mov	r3, r1
 8005cd0:	803b      	strh	r3, [r7, #0]
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005cda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	da0f      	bge.n	8005d02 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ce2:	78fb      	ldrb	r3, [r7, #3]
 8005ce4:	f003 020f 	and.w	r2, r3, #15
 8005ce8:	4613      	mov	r3, r2
 8005cea:	00db      	lsls	r3, r3, #3
 8005cec:	4413      	add	r3, r2
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	3338      	adds	r3, #56	@ 0x38
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	4413      	add	r3, r2
 8005cf6:	3304      	adds	r3, #4
 8005cf8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	705a      	strb	r2, [r3, #1]
 8005d00:	e00f      	b.n	8005d22 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d02:	78fb      	ldrb	r3, [r7, #3]
 8005d04:	f003 020f 	and.w	r2, r3, #15
 8005d08:	4613      	mov	r3, r2
 8005d0a:	00db      	lsls	r3, r3, #3
 8005d0c:	4413      	add	r3, r2
 8005d0e:	009b      	lsls	r3, r3, #2
 8005d10:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005d14:	687a      	ldr	r2, [r7, #4]
 8005d16:	4413      	add	r3, r2
 8005d18:	3304      	adds	r3, #4
 8005d1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005d22:	78fb      	ldrb	r3, [r7, #3]
 8005d24:	f003 030f 	and.w	r3, r3, #15
 8005d28:	b2da      	uxtb	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005d2e:	883a      	ldrh	r2, [r7, #0]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	78ba      	ldrb	r2, [r7, #2]
 8005d38:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	785b      	ldrb	r3, [r3, #1]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d004      	beq.n	8005d4c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	461a      	mov	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005d4c:	78bb      	ldrb	r3, [r7, #2]
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d102      	bne.n	8005d58 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2200      	movs	r2, #0
 8005d56:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d101      	bne.n	8005d66 <HAL_PCD_EP_Open+0xaa>
 8005d62:	2302      	movs	r3, #2
 8005d64:	e00e      	b.n	8005d84 <HAL_PCD_EP_Open+0xc8>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2201      	movs	r2, #1
 8005d6a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68f9      	ldr	r1, [r7, #12]
 8005d74:	4618      	mov	r0, r3
 8005d76:	f001 fdfb 	bl	8007970 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 8005d82:	7afb      	ldrb	r3, [r7, #11]
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3710      	adds	r7, #16
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	460b      	mov	r3, r1
 8005d96:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005d98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	da0f      	bge.n	8005dc0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005da0:	78fb      	ldrb	r3, [r7, #3]
 8005da2:	f003 020f 	and.w	r2, r3, #15
 8005da6:	4613      	mov	r3, r2
 8005da8:	00db      	lsls	r3, r3, #3
 8005daa:	4413      	add	r3, r2
 8005dac:	009b      	lsls	r3, r3, #2
 8005dae:	3338      	adds	r3, #56	@ 0x38
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	4413      	add	r3, r2
 8005db4:	3304      	adds	r3, #4
 8005db6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	705a      	strb	r2, [r3, #1]
 8005dbe:	e00f      	b.n	8005de0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005dc0:	78fb      	ldrb	r3, [r7, #3]
 8005dc2:	f003 020f 	and.w	r2, r3, #15
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	00db      	lsls	r3, r3, #3
 8005dca:	4413      	add	r3, r2
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	4413      	add	r3, r2
 8005dd6:	3304      	adds	r3, #4
 8005dd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005de0:	78fb      	ldrb	r3, [r7, #3]
 8005de2:	f003 030f 	and.w	r3, r3, #15
 8005de6:	b2da      	uxtb	r2, r3
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d101      	bne.n	8005dfa <HAL_PCD_EP_Close+0x6e>
 8005df6:	2302      	movs	r3, #2
 8005df8:	e00e      	b.n	8005e18 <HAL_PCD_EP_Close+0x8c>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68f9      	ldr	r1, [r7, #12]
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f001 fe39 	bl	8007a80 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 8005e16:	2300      	movs	r3, #0
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3710      	adds	r7, #16
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}

08005e20 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b086      	sub	sp, #24
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	607a      	str	r2, [r7, #4]
 8005e2a:	603b      	str	r3, [r7, #0]
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e30:	7afb      	ldrb	r3, [r7, #11]
 8005e32:	f003 020f 	and.w	r2, r3, #15
 8005e36:	4613      	mov	r3, r2
 8005e38:	00db      	lsls	r3, r3, #3
 8005e3a:	4413      	add	r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	4413      	add	r3, r2
 8005e46:	3304      	adds	r3, #4
 8005e48:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	683a      	ldr	r2, [r7, #0]
 8005e54:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e62:	7afb      	ldrb	r3, [r7, #11]
 8005e64:	f003 030f 	and.w	r3, r3, #15
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d102      	bne.n	8005e7c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005e7c:	7afb      	ldrb	r3, [r7, #11]
 8005e7e:	f003 030f 	and.w	r3, r3, #15
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d109      	bne.n	8005e9a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6818      	ldr	r0, [r3, #0]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	461a      	mov	r2, r3
 8005e92:	6979      	ldr	r1, [r7, #20]
 8005e94:	f002 f918 	bl	80080c8 <USB_EP0StartXfer>
 8005e98:	e008      	b.n	8005eac <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6818      	ldr	r0, [r3, #0]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	6979      	ldr	r1, [r7, #20]
 8005ea8:	f001 fec6 	bl	8007c38 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3718      	adds	r7, #24
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005eb6:	b480      	push	{r7}
 8005eb8:	b083      	sub	sp, #12
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005ec2:	78fb      	ldrb	r3, [r7, #3]
 8005ec4:	f003 020f 	and.w	r2, r3, #15
 8005ec8:	6879      	ldr	r1, [r7, #4]
 8005eca:	4613      	mov	r3, r2
 8005ecc:	00db      	lsls	r3, r3, #3
 8005ece:	4413      	add	r3, r2
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	440b      	add	r3, r1
 8005ed4:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8005ed8:	681b      	ldr	r3, [r3, #0]
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005ee6:	b580      	push	{r7, lr}
 8005ee8:	b086      	sub	sp, #24
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	60f8      	str	r0, [r7, #12]
 8005eee:	607a      	str	r2, [r7, #4]
 8005ef0:	603b      	str	r3, [r7, #0]
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ef6:	7afb      	ldrb	r3, [r7, #11]
 8005ef8:	f003 020f 	and.w	r2, r3, #15
 8005efc:	4613      	mov	r3, r2
 8005efe:	00db      	lsls	r3, r3, #3
 8005f00:	4413      	add	r3, r2
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	3338      	adds	r3, #56	@ 0x38
 8005f06:	68fa      	ldr	r2, [r7, #12]
 8005f08:	4413      	add	r3, r2
 8005f0a:	3304      	adds	r3, #4
 8005f0c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	683a      	ldr	r2, [r7, #0]
 8005f18:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	2201      	movs	r2, #1
 8005f24:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f26:	7afb      	ldrb	r3, [r7, #11]
 8005f28:	f003 030f 	and.w	r3, r3, #15
 8005f2c:	b2da      	uxtb	r2, r3
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	691b      	ldr	r3, [r3, #16]
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d102      	bne.n	8005f40 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005f40:	7afb      	ldrb	r3, [r7, #11]
 8005f42:	f003 030f 	and.w	r3, r3, #15
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d109      	bne.n	8005f5e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6818      	ldr	r0, [r3, #0]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	691b      	ldr	r3, [r3, #16]
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	461a      	mov	r2, r3
 8005f56:	6979      	ldr	r1, [r7, #20]
 8005f58:	f002 f8b6 	bl	80080c8 <USB_EP0StartXfer>
 8005f5c:	e008      	b.n	8005f70 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6818      	ldr	r0, [r3, #0]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	461a      	mov	r2, r3
 8005f6a:	6979      	ldr	r1, [r7, #20]
 8005f6c:	f001 fe64 	bl	8007c38 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3718      	adds	r7, #24
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f7a:	b580      	push	{r7, lr}
 8005f7c:	b084      	sub	sp, #16
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
 8005f82:	460b      	mov	r3, r1
 8005f84:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005f86:	78fb      	ldrb	r3, [r7, #3]
 8005f88:	f003 020f 	and.w	r2, r3, #15
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d901      	bls.n	8005f98 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005f94:	2301      	movs	r3, #1
 8005f96:	e050      	b.n	800603a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005f98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	da0f      	bge.n	8005fc0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fa0:	78fb      	ldrb	r3, [r7, #3]
 8005fa2:	f003 020f 	and.w	r2, r3, #15
 8005fa6:	4613      	mov	r3, r2
 8005fa8:	00db      	lsls	r3, r3, #3
 8005faa:	4413      	add	r3, r2
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	3338      	adds	r3, #56	@ 0x38
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	4413      	add	r3, r2
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	705a      	strb	r2, [r3, #1]
 8005fbe:	e00d      	b.n	8005fdc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005fc0:	78fa      	ldrb	r2, [r7, #3]
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	00db      	lsls	r3, r3, #3
 8005fc6:	4413      	add	r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	4413      	add	r3, r2
 8005fd2:	3304      	adds	r3, #4
 8005fd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005fe2:	78fb      	ldrb	r3, [r7, #3]
 8005fe4:	f003 030f 	and.w	r3, r3, #15
 8005fe8:	b2da      	uxtb	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d101      	bne.n	8005ffc <HAL_PCD_EP_SetStall+0x82>
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	e01e      	b.n	800603a <HAL_PCD_EP_SetStall+0xc0>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68f9      	ldr	r1, [r7, #12]
 800600a:	4618      	mov	r0, r3
 800600c:	f002 faf4 	bl	80085f8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006010:	78fb      	ldrb	r3, [r7, #3]
 8006012:	f003 030f 	and.w	r3, r3, #15
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10a      	bne.n	8006030 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6818      	ldr	r0, [r3, #0]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	b2d9      	uxtb	r1, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800602a:	461a      	mov	r2, r3
 800602c:	f002 fce4 	bl	80089f8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3710      	adds	r7, #16
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}

08006042 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006042:	b580      	push	{r7, lr}
 8006044:	b084      	sub	sp, #16
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
 800604a:	460b      	mov	r3, r1
 800604c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800604e:	78fb      	ldrb	r3, [r7, #3]
 8006050:	f003 020f 	and.w	r2, r3, #15
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	429a      	cmp	r2, r3
 800605a:	d901      	bls.n	8006060 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e042      	b.n	80060e6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006060:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006064:	2b00      	cmp	r3, #0
 8006066:	da0f      	bge.n	8006088 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006068:	78fb      	ldrb	r3, [r7, #3]
 800606a:	f003 020f 	and.w	r2, r3, #15
 800606e:	4613      	mov	r3, r2
 8006070:	00db      	lsls	r3, r3, #3
 8006072:	4413      	add	r3, r2
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	3338      	adds	r3, #56	@ 0x38
 8006078:	687a      	ldr	r2, [r7, #4]
 800607a:	4413      	add	r3, r2
 800607c:	3304      	adds	r3, #4
 800607e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2201      	movs	r2, #1
 8006084:	705a      	strb	r2, [r3, #1]
 8006086:	e00f      	b.n	80060a8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006088:	78fb      	ldrb	r3, [r7, #3]
 800608a:	f003 020f 	and.w	r2, r3, #15
 800608e:	4613      	mov	r3, r2
 8006090:	00db      	lsls	r3, r3, #3
 8006092:	4413      	add	r3, r2
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	4413      	add	r3, r2
 800609e:	3304      	adds	r3, #4
 80060a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2200      	movs	r2, #0
 80060a6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2200      	movs	r2, #0
 80060ac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80060ae:	78fb      	ldrb	r3, [r7, #3]
 80060b0:	f003 030f 	and.w	r3, r3, #15
 80060b4:	b2da      	uxtb	r2, r3
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d101      	bne.n	80060c8 <HAL_PCD_EP_ClrStall+0x86>
 80060c4:	2302      	movs	r3, #2
 80060c6:	e00e      	b.n	80060e6 <HAL_PCD_EP_ClrStall+0xa4>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68f9      	ldr	r1, [r7, #12]
 80060d6:	4618      	mov	r0, r3
 80060d8:	f002 fafc 	bl	80086d4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b084      	sub	sp, #16
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
 80060f6:	460b      	mov	r3, r1
 80060f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80060fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	da0c      	bge.n	800611c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006102:	78fb      	ldrb	r3, [r7, #3]
 8006104:	f003 020f 	and.w	r2, r3, #15
 8006108:	4613      	mov	r3, r2
 800610a:	00db      	lsls	r3, r3, #3
 800610c:	4413      	add	r3, r2
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	3338      	adds	r3, #56	@ 0x38
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	4413      	add	r3, r2
 8006116:	3304      	adds	r3, #4
 8006118:	60fb      	str	r3, [r7, #12]
 800611a:	e00c      	b.n	8006136 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800611c:	78fb      	ldrb	r3, [r7, #3]
 800611e:	f003 020f 	and.w	r2, r3, #15
 8006122:	4613      	mov	r3, r2
 8006124:	00db      	lsls	r3, r3, #3
 8006126:	4413      	add	r3, r2
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	4413      	add	r3, r2
 8006132:	3304      	adds	r3, #4
 8006134:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68f9      	ldr	r1, [r7, #12]
 800613c:	4618      	mov	r0, r3
 800613e:	f002 f91b 	bl	8008378 <USB_EPStopXfer>
 8006142:	4603      	mov	r3, r0
 8006144:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006146:	7afb      	ldrb	r3, [r7, #11]
}
 8006148:	4618      	mov	r0, r3
 800614a:	3710      	adds	r7, #16
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b08a      	sub	sp, #40	@ 0x28
 8006154:	af02      	add	r7, sp, #8
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006164:	683a      	ldr	r2, [r7, #0]
 8006166:	4613      	mov	r3, r2
 8006168:	00db      	lsls	r3, r3, #3
 800616a:	4413      	add	r3, r2
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	3338      	adds	r3, #56	@ 0x38
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	4413      	add	r3, r2
 8006174:	3304      	adds	r3, #4
 8006176:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6a1a      	ldr	r2, [r3, #32]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	429a      	cmp	r2, r3
 8006182:	d901      	bls.n	8006188 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e06c      	b.n	8006262 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	699a      	ldr	r2, [r3, #24]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6a1b      	ldr	r3, [r3, #32]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	68db      	ldr	r3, [r3, #12]
 8006198:	69fa      	ldr	r2, [r7, #28]
 800619a:	429a      	cmp	r2, r3
 800619c:	d902      	bls.n	80061a4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	3303      	adds	r3, #3
 80061a8:	089b      	lsrs	r3, r3, #2
 80061aa:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80061ac:	e02b      	b.n	8006206 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	699a      	ldr	r2, [r3, #24]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6a1b      	ldr	r3, [r3, #32]
 80061b6:	1ad3      	subs	r3, r2, r3
 80061b8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	69fa      	ldr	r2, [r7, #28]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d902      	bls.n	80061ca <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80061ca:	69fb      	ldr	r3, [r7, #28]
 80061cc:	3303      	adds	r3, #3
 80061ce:	089b      	lsrs	r3, r3, #2
 80061d0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6919      	ldr	r1, [r3, #16]
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	b2da      	uxtb	r2, r3
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	9300      	str	r3, [sp, #0]
 80061e6:	4603      	mov	r3, r0
 80061e8:	6978      	ldr	r0, [r7, #20]
 80061ea:	f002 f96f 	bl	80084cc <USB_WritePacket>

    ep->xfer_buff  += len;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	691a      	ldr	r2, [r3, #16]
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	441a      	add	r2, r3
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6a1a      	ldr	r2, [r3, #32]
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	441a      	add	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	015a      	lsls	r2, r3, #5
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	4413      	add	r3, r2
 800620e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006216:	69ba      	ldr	r2, [r7, #24]
 8006218:	429a      	cmp	r2, r3
 800621a:	d809      	bhi.n	8006230 <PCD_WriteEmptyTxFifo+0xe0>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6a1a      	ldr	r2, [r3, #32]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006224:	429a      	cmp	r2, r3
 8006226:	d203      	bcs.n	8006230 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	699b      	ldr	r3, [r3, #24]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1be      	bne.n	80061ae <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	699a      	ldr	r2, [r3, #24]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6a1b      	ldr	r3, [r3, #32]
 8006238:	429a      	cmp	r2, r3
 800623a:	d811      	bhi.n	8006260 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	f003 030f 	and.w	r3, r3, #15
 8006242:	2201      	movs	r2, #1
 8006244:	fa02 f303 	lsl.w	r3, r2, r3
 8006248:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006250:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	43db      	mvns	r3, r3
 8006256:	6939      	ldr	r1, [r7, #16]
 8006258:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800625c:	4013      	ands	r3, r2
 800625e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	3720      	adds	r7, #32
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
	...

0800626c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b088      	sub	sp, #32
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	333c      	adds	r3, #60	@ 0x3c
 8006284:	3304      	adds	r3, #4
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	015a      	lsls	r2, r3, #5
 800628e:	69bb      	ldr	r3, [r7, #24]
 8006290:	4413      	add	r3, r2
 8006292:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d17b      	bne.n	800639a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	f003 0308 	and.w	r3, r3, #8
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d015      	beq.n	80062d8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	4a61      	ldr	r2, [pc, #388]	@ (8006434 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	f240 80b9 	bls.w	8006428 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062bc:	2b00      	cmp	r3, #0
 80062be:	f000 80b3 	beq.w	8006428 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	015a      	lsls	r2, r3, #5
 80062c6:	69bb      	ldr	r3, [r7, #24]
 80062c8:	4413      	add	r3, r2
 80062ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ce:	461a      	mov	r2, r3
 80062d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062d4:	6093      	str	r3, [r2, #8]
 80062d6:	e0a7      	b.n	8006428 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	f003 0320 	and.w	r3, r3, #32
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d009      	beq.n	80062f6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	015a      	lsls	r2, r3, #5
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	4413      	add	r3, r2
 80062ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ee:	461a      	mov	r2, r3
 80062f0:	2320      	movs	r3, #32
 80062f2:	6093      	str	r3, [r2, #8]
 80062f4:	e098      	b.n	8006428 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	f040 8093 	bne.w	8006428 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	4a4b      	ldr	r2, [pc, #300]	@ (8006434 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d90f      	bls.n	800632a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006310:	2b00      	cmp	r3, #0
 8006312:	d00a      	beq.n	800632a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	015a      	lsls	r2, r3, #5
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	4413      	add	r3, r2
 800631c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006320:	461a      	mov	r2, r3
 8006322:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006326:	6093      	str	r3, [r2, #8]
 8006328:	e07e      	b.n	8006428 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800632a:	683a      	ldr	r2, [r7, #0]
 800632c:	4613      	mov	r3, r2
 800632e:	00db      	lsls	r3, r3, #3
 8006330:	4413      	add	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	4413      	add	r3, r2
 800633c:	3304      	adds	r3, #4
 800633e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	69da      	ldr	r2, [r3, #28]
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	0159      	lsls	r1, r3, #5
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	440b      	add	r3, r1
 800634c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006350:	691b      	ldr	r3, [r3, #16]
 8006352:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006356:	1ad2      	subs	r2, r2, r3
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d114      	bne.n	800638c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d109      	bne.n	800637e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6818      	ldr	r0, [r3, #0]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006374:	461a      	mov	r2, r3
 8006376:	2101      	movs	r1, #1
 8006378:	f002 fb3e 	bl	80089f8 <USB_EP0_OutStart>
 800637c:	e006      	b.n	800638c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	691a      	ldr	r2, [r3, #16]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6a1b      	ldr	r3, [r3, #32]
 8006386:	441a      	add	r2, r3
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	b2db      	uxtb	r3, r3
 8006390:	4619      	mov	r1, r3
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f004 fd96 	bl	800aec4 <HAL_PCD_DataOutStageCallback>
 8006398:	e046      	b.n	8006428 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	4a26      	ldr	r2, [pc, #152]	@ (8006438 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d124      	bne.n	80063ec <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d00a      	beq.n	80063c2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	015a      	lsls	r2, r3, #5
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	4413      	add	r3, r2
 80063b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063b8:	461a      	mov	r2, r3
 80063ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063be:	6093      	str	r3, [r2, #8]
 80063c0:	e032      	b.n	8006428 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	f003 0320 	and.w	r3, r3, #32
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d008      	beq.n	80063de <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	015a      	lsls	r2, r3, #5
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	4413      	add	r3, r2
 80063d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063d8:	461a      	mov	r2, r3
 80063da:	2320      	movs	r3, #32
 80063dc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	4619      	mov	r1, r3
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f004 fd6d 	bl	800aec4 <HAL_PCD_DataOutStageCallback>
 80063ea:	e01d      	b.n	8006428 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d114      	bne.n	800641c <PCD_EP_OutXfrComplete_int+0x1b0>
 80063f2:	6879      	ldr	r1, [r7, #4]
 80063f4:	683a      	ldr	r2, [r7, #0]
 80063f6:	4613      	mov	r3, r2
 80063f8:	00db      	lsls	r3, r3, #3
 80063fa:	4413      	add	r3, r2
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	440b      	add	r3, r1
 8006400:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d108      	bne.n	800641c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6818      	ldr	r0, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006414:	461a      	mov	r2, r3
 8006416:	2100      	movs	r1, #0
 8006418:	f002 faee 	bl	80089f8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	b2db      	uxtb	r3, r3
 8006420:	4619      	mov	r1, r3
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f004 fd4e 	bl	800aec4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3720      	adds	r7, #32
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	4f54300a 	.word	0x4f54300a
 8006438:	4f54310a 	.word	0x4f54310a

0800643c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b086      	sub	sp, #24
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	333c      	adds	r3, #60	@ 0x3c
 8006454:	3304      	adds	r3, #4
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	015a      	lsls	r2, r3, #5
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	4413      	add	r3, r2
 8006462:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	4a15      	ldr	r2, [pc, #84]	@ (80064c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d90e      	bls.n	8006490 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006478:	2b00      	cmp	r3, #0
 800647a:	d009      	beq.n	8006490 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	015a      	lsls	r2, r3, #5
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	4413      	add	r3, r2
 8006484:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006488:	461a      	mov	r2, r3
 800648a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800648e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f004 fd05 	bl	800aea0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	4a0a      	ldr	r2, [pc, #40]	@ (80064c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d90c      	bls.n	80064b8 <PCD_EP_OutSetupPacket_int+0x7c>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d108      	bne.n	80064b8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6818      	ldr	r0, [r3, #0]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80064b0:	461a      	mov	r2, r3
 80064b2:	2101      	movs	r1, #1
 80064b4:	f002 faa0 	bl	80089f8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3718      	adds	r7, #24
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	4f54300a 	.word	0x4f54300a

080064c8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	460b      	mov	r3, r1
 80064d2:	70fb      	strb	r3, [r7, #3]
 80064d4:	4613      	mov	r3, r2
 80064d6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064de:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80064e0:	78fb      	ldrb	r3, [r7, #3]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d107      	bne.n	80064f6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80064e6:	883b      	ldrh	r3, [r7, #0]
 80064e8:	0419      	lsls	r1, r3, #16
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	68ba      	ldr	r2, [r7, #8]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80064f4:	e028      	b.n	8006548 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064fc:	0c1b      	lsrs	r3, r3, #16
 80064fe:	68ba      	ldr	r2, [r7, #8]
 8006500:	4413      	add	r3, r2
 8006502:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006504:	2300      	movs	r3, #0
 8006506:	73fb      	strb	r3, [r7, #15]
 8006508:	e00d      	b.n	8006526 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	7bfb      	ldrb	r3, [r7, #15]
 8006510:	3340      	adds	r3, #64	@ 0x40
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	4413      	add	r3, r2
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	0c1b      	lsrs	r3, r3, #16
 800651a:	68ba      	ldr	r2, [r7, #8]
 800651c:	4413      	add	r3, r2
 800651e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006520:	7bfb      	ldrb	r3, [r7, #15]
 8006522:	3301      	adds	r3, #1
 8006524:	73fb      	strb	r3, [r7, #15]
 8006526:	7bfa      	ldrb	r2, [r7, #15]
 8006528:	78fb      	ldrb	r3, [r7, #3]
 800652a:	3b01      	subs	r3, #1
 800652c:	429a      	cmp	r2, r3
 800652e:	d3ec      	bcc.n	800650a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006530:	883b      	ldrh	r3, [r7, #0]
 8006532:	0418      	lsls	r0, r3, #16
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6819      	ldr	r1, [r3, #0]
 8006538:	78fb      	ldrb	r3, [r7, #3]
 800653a:	3b01      	subs	r3, #1
 800653c:	68ba      	ldr	r2, [r7, #8]
 800653e:	4302      	orrs	r2, r0
 8006540:	3340      	adds	r3, #64	@ 0x40
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	440b      	add	r3, r1
 8006546:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3714      	adds	r7, #20
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
 800655e:	460b      	mov	r3, r1
 8006560:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	887a      	ldrh	r2, [r7, #2]
 8006568:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800656a:	2300      	movs	r3, #0
}
 800656c:	4618      	mov	r0, r3
 800656e:	370c      	adds	r7, #12
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006578:	b480      	push	{r7}
 800657a:	b083      	sub	sp, #12
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	460b      	mov	r3, r1
 8006582:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b086      	sub	sp, #24
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e267      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f003 0301 	and.w	r3, r3, #1
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d075      	beq.n	800669a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80065ae:	4b88      	ldr	r3, [pc, #544]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	f003 030c 	and.w	r3, r3, #12
 80065b6:	2b04      	cmp	r3, #4
 80065b8:	d00c      	beq.n	80065d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80065ba:	4b85      	ldr	r3, [pc, #532]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80065c2:	2b08      	cmp	r3, #8
 80065c4:	d112      	bne.n	80065ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80065c6:	4b82      	ldr	r3, [pc, #520]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065d2:	d10b      	bne.n	80065ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065d4:	4b7e      	ldr	r3, [pc, #504]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d05b      	beq.n	8006698 <HAL_RCC_OscConfig+0x108>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d157      	bne.n	8006698 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e242      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065f4:	d106      	bne.n	8006604 <HAL_RCC_OscConfig+0x74>
 80065f6:	4b76      	ldr	r3, [pc, #472]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a75      	ldr	r2, [pc, #468]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80065fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006600:	6013      	str	r3, [r2, #0]
 8006602:	e01d      	b.n	8006640 <HAL_RCC_OscConfig+0xb0>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800660c:	d10c      	bne.n	8006628 <HAL_RCC_OscConfig+0x98>
 800660e:	4b70      	ldr	r3, [pc, #448]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a6f      	ldr	r2, [pc, #444]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 8006614:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006618:	6013      	str	r3, [r2, #0]
 800661a:	4b6d      	ldr	r3, [pc, #436]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a6c      	ldr	r2, [pc, #432]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 8006620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006624:	6013      	str	r3, [r2, #0]
 8006626:	e00b      	b.n	8006640 <HAL_RCC_OscConfig+0xb0>
 8006628:	4b69      	ldr	r3, [pc, #420]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a68      	ldr	r2, [pc, #416]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 800662e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006632:	6013      	str	r3, [r2, #0]
 8006634:	4b66      	ldr	r3, [pc, #408]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a65      	ldr	r2, [pc, #404]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 800663a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800663e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d013      	beq.n	8006670 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006648:	f7fb ffbe 	bl	80025c8 <HAL_GetTick>
 800664c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800664e:	e008      	b.n	8006662 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006650:	f7fb ffba 	bl	80025c8 <HAL_GetTick>
 8006654:	4602      	mov	r2, r0
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	1ad3      	subs	r3, r2, r3
 800665a:	2b64      	cmp	r3, #100	@ 0x64
 800665c:	d901      	bls.n	8006662 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800665e:	2303      	movs	r3, #3
 8006660:	e207      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006662:	4b5b      	ldr	r3, [pc, #364]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800666a:	2b00      	cmp	r3, #0
 800666c:	d0f0      	beq.n	8006650 <HAL_RCC_OscConfig+0xc0>
 800666e:	e014      	b.n	800669a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006670:	f7fb ffaa 	bl	80025c8 <HAL_GetTick>
 8006674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006676:	e008      	b.n	800668a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006678:	f7fb ffa6 	bl	80025c8 <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	2b64      	cmp	r3, #100	@ 0x64
 8006684:	d901      	bls.n	800668a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e1f3      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800668a:	4b51      	ldr	r3, [pc, #324]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006692:	2b00      	cmp	r3, #0
 8006694:	d1f0      	bne.n	8006678 <HAL_RCC_OscConfig+0xe8>
 8006696:	e000      	b.n	800669a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006698:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0302 	and.w	r3, r3, #2
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d063      	beq.n	800676e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80066a6:	4b4a      	ldr	r3, [pc, #296]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	f003 030c 	and.w	r3, r3, #12
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00b      	beq.n	80066ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066b2:	4b47      	ldr	r3, [pc, #284]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80066ba:	2b08      	cmp	r3, #8
 80066bc:	d11c      	bne.n	80066f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066be:	4b44      	ldr	r3, [pc, #272]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d116      	bne.n	80066f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066ca:	4b41      	ldr	r3, [pc, #260]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 0302 	and.w	r3, r3, #2
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d005      	beq.n	80066e2 <HAL_RCC_OscConfig+0x152>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d001      	beq.n	80066e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e1c7      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066e2:	4b3b      	ldr	r3, [pc, #236]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	691b      	ldr	r3, [r3, #16]
 80066ee:	00db      	lsls	r3, r3, #3
 80066f0:	4937      	ldr	r1, [pc, #220]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80066f2:	4313      	orrs	r3, r2
 80066f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066f6:	e03a      	b.n	800676e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d020      	beq.n	8006742 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006700:	4b34      	ldr	r3, [pc, #208]	@ (80067d4 <HAL_RCC_OscConfig+0x244>)
 8006702:	2201      	movs	r2, #1
 8006704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006706:	f7fb ff5f 	bl	80025c8 <HAL_GetTick>
 800670a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800670c:	e008      	b.n	8006720 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800670e:	f7fb ff5b 	bl	80025c8 <HAL_GetTick>
 8006712:	4602      	mov	r2, r0
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	2b02      	cmp	r3, #2
 800671a:	d901      	bls.n	8006720 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e1a8      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006720:	4b2b      	ldr	r3, [pc, #172]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0302 	and.w	r3, r3, #2
 8006728:	2b00      	cmp	r3, #0
 800672a:	d0f0      	beq.n	800670e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800672c:	4b28      	ldr	r3, [pc, #160]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	691b      	ldr	r3, [r3, #16]
 8006738:	00db      	lsls	r3, r3, #3
 800673a:	4925      	ldr	r1, [pc, #148]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 800673c:	4313      	orrs	r3, r2
 800673e:	600b      	str	r3, [r1, #0]
 8006740:	e015      	b.n	800676e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006742:	4b24      	ldr	r3, [pc, #144]	@ (80067d4 <HAL_RCC_OscConfig+0x244>)
 8006744:	2200      	movs	r2, #0
 8006746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006748:	f7fb ff3e 	bl	80025c8 <HAL_GetTick>
 800674c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800674e:	e008      	b.n	8006762 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006750:	f7fb ff3a 	bl	80025c8 <HAL_GetTick>
 8006754:	4602      	mov	r2, r0
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	1ad3      	subs	r3, r2, r3
 800675a:	2b02      	cmp	r3, #2
 800675c:	d901      	bls.n	8006762 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e187      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006762:	4b1b      	ldr	r3, [pc, #108]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0302 	and.w	r3, r3, #2
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1f0      	bne.n	8006750 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0308 	and.w	r3, r3, #8
 8006776:	2b00      	cmp	r3, #0
 8006778:	d036      	beq.n	80067e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	695b      	ldr	r3, [r3, #20]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d016      	beq.n	80067b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006782:	4b15      	ldr	r3, [pc, #84]	@ (80067d8 <HAL_RCC_OscConfig+0x248>)
 8006784:	2201      	movs	r2, #1
 8006786:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006788:	f7fb ff1e 	bl	80025c8 <HAL_GetTick>
 800678c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800678e:	e008      	b.n	80067a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006790:	f7fb ff1a 	bl	80025c8 <HAL_GetTick>
 8006794:	4602      	mov	r2, r0
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	1ad3      	subs	r3, r2, r3
 800679a:	2b02      	cmp	r3, #2
 800679c:	d901      	bls.n	80067a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800679e:	2303      	movs	r3, #3
 80067a0:	e167      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067a2:	4b0b      	ldr	r3, [pc, #44]	@ (80067d0 <HAL_RCC_OscConfig+0x240>)
 80067a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067a6:	f003 0302 	and.w	r3, r3, #2
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d0f0      	beq.n	8006790 <HAL_RCC_OscConfig+0x200>
 80067ae:	e01b      	b.n	80067e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067b0:	4b09      	ldr	r3, [pc, #36]	@ (80067d8 <HAL_RCC_OscConfig+0x248>)
 80067b2:	2200      	movs	r2, #0
 80067b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067b6:	f7fb ff07 	bl	80025c8 <HAL_GetTick>
 80067ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067bc:	e00e      	b.n	80067dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80067be:	f7fb ff03 	bl	80025c8 <HAL_GetTick>
 80067c2:	4602      	mov	r2, r0
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	2b02      	cmp	r3, #2
 80067ca:	d907      	bls.n	80067dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80067cc:	2303      	movs	r3, #3
 80067ce:	e150      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
 80067d0:	40023800 	.word	0x40023800
 80067d4:	42470000 	.word	0x42470000
 80067d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067dc:	4b88      	ldr	r3, [pc, #544]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 80067de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067e0:	f003 0302 	and.w	r3, r3, #2
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d1ea      	bne.n	80067be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 0304 	and.w	r3, r3, #4
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f000 8097 	beq.w	8006924 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067f6:	2300      	movs	r3, #0
 80067f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067fa:	4b81      	ldr	r3, [pc, #516]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 80067fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006802:	2b00      	cmp	r3, #0
 8006804:	d10f      	bne.n	8006826 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006806:	2300      	movs	r3, #0
 8006808:	60bb      	str	r3, [r7, #8]
 800680a:	4b7d      	ldr	r3, [pc, #500]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 800680c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800680e:	4a7c      	ldr	r2, [pc, #496]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 8006810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006814:	6413      	str	r3, [r2, #64]	@ 0x40
 8006816:	4b7a      	ldr	r3, [pc, #488]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 8006818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800681a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800681e:	60bb      	str	r3, [r7, #8]
 8006820:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006822:	2301      	movs	r3, #1
 8006824:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006826:	4b77      	ldr	r3, [pc, #476]	@ (8006a04 <HAL_RCC_OscConfig+0x474>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800682e:	2b00      	cmp	r3, #0
 8006830:	d118      	bne.n	8006864 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006832:	4b74      	ldr	r3, [pc, #464]	@ (8006a04 <HAL_RCC_OscConfig+0x474>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a73      	ldr	r2, [pc, #460]	@ (8006a04 <HAL_RCC_OscConfig+0x474>)
 8006838:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800683c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800683e:	f7fb fec3 	bl	80025c8 <HAL_GetTick>
 8006842:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006844:	e008      	b.n	8006858 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006846:	f7fb febf 	bl	80025c8 <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	2b02      	cmp	r3, #2
 8006852:	d901      	bls.n	8006858 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e10c      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006858:	4b6a      	ldr	r3, [pc, #424]	@ (8006a04 <HAL_RCC_OscConfig+0x474>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006860:	2b00      	cmp	r3, #0
 8006862:	d0f0      	beq.n	8006846 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	2b01      	cmp	r3, #1
 800686a:	d106      	bne.n	800687a <HAL_RCC_OscConfig+0x2ea>
 800686c:	4b64      	ldr	r3, [pc, #400]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 800686e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006870:	4a63      	ldr	r2, [pc, #396]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 8006872:	f043 0301 	orr.w	r3, r3, #1
 8006876:	6713      	str	r3, [r2, #112]	@ 0x70
 8006878:	e01c      	b.n	80068b4 <HAL_RCC_OscConfig+0x324>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	2b05      	cmp	r3, #5
 8006880:	d10c      	bne.n	800689c <HAL_RCC_OscConfig+0x30c>
 8006882:	4b5f      	ldr	r3, [pc, #380]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 8006884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006886:	4a5e      	ldr	r2, [pc, #376]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 8006888:	f043 0304 	orr.w	r3, r3, #4
 800688c:	6713      	str	r3, [r2, #112]	@ 0x70
 800688e:	4b5c      	ldr	r3, [pc, #368]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 8006890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006892:	4a5b      	ldr	r2, [pc, #364]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 8006894:	f043 0301 	orr.w	r3, r3, #1
 8006898:	6713      	str	r3, [r2, #112]	@ 0x70
 800689a:	e00b      	b.n	80068b4 <HAL_RCC_OscConfig+0x324>
 800689c:	4b58      	ldr	r3, [pc, #352]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 800689e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068a0:	4a57      	ldr	r2, [pc, #348]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 80068a2:	f023 0301 	bic.w	r3, r3, #1
 80068a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80068a8:	4b55      	ldr	r3, [pc, #340]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 80068aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068ac:	4a54      	ldr	r2, [pc, #336]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 80068ae:	f023 0304 	bic.w	r3, r3, #4
 80068b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d015      	beq.n	80068e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068bc:	f7fb fe84 	bl	80025c8 <HAL_GetTick>
 80068c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068c2:	e00a      	b.n	80068da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068c4:	f7fb fe80 	bl	80025c8 <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d901      	bls.n	80068da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80068d6:	2303      	movs	r3, #3
 80068d8:	e0cb      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068da:	4b49      	ldr	r3, [pc, #292]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 80068dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068de:	f003 0302 	and.w	r3, r3, #2
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d0ee      	beq.n	80068c4 <HAL_RCC_OscConfig+0x334>
 80068e6:	e014      	b.n	8006912 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068e8:	f7fb fe6e 	bl	80025c8 <HAL_GetTick>
 80068ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068ee:	e00a      	b.n	8006906 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068f0:	f7fb fe6a 	bl	80025c8 <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068fe:	4293      	cmp	r3, r2
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e0b5      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006906:	4b3e      	ldr	r3, [pc, #248]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 8006908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800690a:	f003 0302 	and.w	r3, r3, #2
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1ee      	bne.n	80068f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006912:	7dfb      	ldrb	r3, [r7, #23]
 8006914:	2b01      	cmp	r3, #1
 8006916:	d105      	bne.n	8006924 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006918:	4b39      	ldr	r3, [pc, #228]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 800691a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691c:	4a38      	ldr	r2, [pc, #224]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 800691e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006922:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	699b      	ldr	r3, [r3, #24]
 8006928:	2b00      	cmp	r3, #0
 800692a:	f000 80a1 	beq.w	8006a70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800692e:	4b34      	ldr	r3, [pc, #208]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	f003 030c 	and.w	r3, r3, #12
 8006936:	2b08      	cmp	r3, #8
 8006938:	d05c      	beq.n	80069f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	699b      	ldr	r3, [r3, #24]
 800693e:	2b02      	cmp	r3, #2
 8006940:	d141      	bne.n	80069c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006942:	4b31      	ldr	r3, [pc, #196]	@ (8006a08 <HAL_RCC_OscConfig+0x478>)
 8006944:	2200      	movs	r2, #0
 8006946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006948:	f7fb fe3e 	bl	80025c8 <HAL_GetTick>
 800694c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800694e:	e008      	b.n	8006962 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006950:	f7fb fe3a 	bl	80025c8 <HAL_GetTick>
 8006954:	4602      	mov	r2, r0
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	1ad3      	subs	r3, r2, r3
 800695a:	2b02      	cmp	r3, #2
 800695c:	d901      	bls.n	8006962 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800695e:	2303      	movs	r3, #3
 8006960:	e087      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006962:	4b27      	ldr	r3, [pc, #156]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1f0      	bne.n	8006950 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	69da      	ldr	r2, [r3, #28]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	431a      	orrs	r2, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800697c:	019b      	lsls	r3, r3, #6
 800697e:	431a      	orrs	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006984:	085b      	lsrs	r3, r3, #1
 8006986:	3b01      	subs	r3, #1
 8006988:	041b      	lsls	r3, r3, #16
 800698a:	431a      	orrs	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006990:	061b      	lsls	r3, r3, #24
 8006992:	491b      	ldr	r1, [pc, #108]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 8006994:	4313      	orrs	r3, r2
 8006996:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006998:	4b1b      	ldr	r3, [pc, #108]	@ (8006a08 <HAL_RCC_OscConfig+0x478>)
 800699a:	2201      	movs	r2, #1
 800699c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800699e:	f7fb fe13 	bl	80025c8 <HAL_GetTick>
 80069a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069a4:	e008      	b.n	80069b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069a6:	f7fb fe0f 	bl	80025c8 <HAL_GetTick>
 80069aa:	4602      	mov	r2, r0
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	1ad3      	subs	r3, r2, r3
 80069b0:	2b02      	cmp	r3, #2
 80069b2:	d901      	bls.n	80069b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80069b4:	2303      	movs	r3, #3
 80069b6:	e05c      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069b8:	4b11      	ldr	r3, [pc, #68]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d0f0      	beq.n	80069a6 <HAL_RCC_OscConfig+0x416>
 80069c4:	e054      	b.n	8006a70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069c6:	4b10      	ldr	r3, [pc, #64]	@ (8006a08 <HAL_RCC_OscConfig+0x478>)
 80069c8:	2200      	movs	r2, #0
 80069ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069cc:	f7fb fdfc 	bl	80025c8 <HAL_GetTick>
 80069d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069d2:	e008      	b.n	80069e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069d4:	f7fb fdf8 	bl	80025c8 <HAL_GetTick>
 80069d8:	4602      	mov	r2, r0
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	1ad3      	subs	r3, r2, r3
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d901      	bls.n	80069e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80069e2:	2303      	movs	r3, #3
 80069e4:	e045      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069e6:	4b06      	ldr	r3, [pc, #24]	@ (8006a00 <HAL_RCC_OscConfig+0x470>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d1f0      	bne.n	80069d4 <HAL_RCC_OscConfig+0x444>
 80069f2:	e03d      	b.n	8006a70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	699b      	ldr	r3, [r3, #24]
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d107      	bne.n	8006a0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e038      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
 8006a00:	40023800 	.word	0x40023800
 8006a04:	40007000 	.word	0x40007000
 8006a08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8006a7c <HAL_RCC_OscConfig+0x4ec>)
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	699b      	ldr	r3, [r3, #24]
 8006a16:	2b01      	cmp	r3, #1
 8006a18:	d028      	beq.n	8006a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d121      	bne.n	8006a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d11a      	bne.n	8006a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	687a      	ldr	r2, [r7, #4]
 8006a40:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d111      	bne.n	8006a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a52:	085b      	lsrs	r3, r3, #1
 8006a54:	3b01      	subs	r3, #1
 8006a56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d107      	bne.n	8006a6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d001      	beq.n	8006a70 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e000      	b.n	8006a72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3718      	adds	r7, #24
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	40023800 	.word	0x40023800

08006a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b084      	sub	sp, #16
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	e0cc      	b.n	8006c2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a94:	4b68      	ldr	r3, [pc, #416]	@ (8006c38 <HAL_RCC_ClockConfig+0x1b8>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 0307 	and.w	r3, r3, #7
 8006a9c:	683a      	ldr	r2, [r7, #0]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d90c      	bls.n	8006abc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aa2:	4b65      	ldr	r3, [pc, #404]	@ (8006c38 <HAL_RCC_ClockConfig+0x1b8>)
 8006aa4:	683a      	ldr	r2, [r7, #0]
 8006aa6:	b2d2      	uxtb	r2, r2
 8006aa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aaa:	4b63      	ldr	r3, [pc, #396]	@ (8006c38 <HAL_RCC_ClockConfig+0x1b8>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0307 	and.w	r3, r3, #7
 8006ab2:	683a      	ldr	r2, [r7, #0]
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d001      	beq.n	8006abc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e0b8      	b.n	8006c2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 0302 	and.w	r3, r3, #2
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d020      	beq.n	8006b0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 0304 	and.w	r3, r3, #4
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d005      	beq.n	8006ae0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ad4:	4b59      	ldr	r3, [pc, #356]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	4a58      	ldr	r2, [pc, #352]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006ada:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006ade:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 0308 	and.w	r3, r3, #8
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d005      	beq.n	8006af8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006aec:	4b53      	ldr	r3, [pc, #332]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	4a52      	ldr	r2, [pc, #328]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006af2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006af6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006af8:	4b50      	ldr	r3, [pc, #320]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	494d      	ldr	r1, [pc, #308]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006b06:	4313      	orrs	r3, r2
 8006b08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 0301 	and.w	r3, r3, #1
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d044      	beq.n	8006ba0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d107      	bne.n	8006b2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b1e:	4b47      	ldr	r3, [pc, #284]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d119      	bne.n	8006b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e07f      	b.n	8006c2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d003      	beq.n	8006b3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b3a:	2b03      	cmp	r3, #3
 8006b3c:	d107      	bne.n	8006b4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b3e:	4b3f      	ldr	r3, [pc, #252]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d109      	bne.n	8006b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e06f      	b.n	8006c2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b4e:	4b3b      	ldr	r3, [pc, #236]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 0302 	and.w	r3, r3, #2
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d101      	bne.n	8006b5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e067      	b.n	8006c2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b5e:	4b37      	ldr	r3, [pc, #220]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f023 0203 	bic.w	r2, r3, #3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	4934      	ldr	r1, [pc, #208]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b70:	f7fb fd2a 	bl	80025c8 <HAL_GetTick>
 8006b74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b76:	e00a      	b.n	8006b8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b78:	f7fb fd26 	bl	80025c8 <HAL_GetTick>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d901      	bls.n	8006b8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e04f      	b.n	8006c2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b8e:	4b2b      	ldr	r3, [pc, #172]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f003 020c 	and.w	r2, r3, #12
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d1eb      	bne.n	8006b78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ba0:	4b25      	ldr	r3, [pc, #148]	@ (8006c38 <HAL_RCC_ClockConfig+0x1b8>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 0307 	and.w	r3, r3, #7
 8006ba8:	683a      	ldr	r2, [r7, #0]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d20c      	bcs.n	8006bc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bae:	4b22      	ldr	r3, [pc, #136]	@ (8006c38 <HAL_RCC_ClockConfig+0x1b8>)
 8006bb0:	683a      	ldr	r2, [r7, #0]
 8006bb2:	b2d2      	uxtb	r2, r2
 8006bb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bb6:	4b20      	ldr	r3, [pc, #128]	@ (8006c38 <HAL_RCC_ClockConfig+0x1b8>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f003 0307 	and.w	r3, r3, #7
 8006bbe:	683a      	ldr	r2, [r7, #0]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d001      	beq.n	8006bc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e032      	b.n	8006c2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 0304 	and.w	r3, r3, #4
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d008      	beq.n	8006be6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006bd4:	4b19      	ldr	r3, [pc, #100]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	68db      	ldr	r3, [r3, #12]
 8006be0:	4916      	ldr	r1, [pc, #88]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006be2:	4313      	orrs	r3, r2
 8006be4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 0308 	and.w	r3, r3, #8
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d009      	beq.n	8006c06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006bf2:	4b12      	ldr	r3, [pc, #72]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	00db      	lsls	r3, r3, #3
 8006c00:	490e      	ldr	r1, [pc, #56]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006c02:	4313      	orrs	r3, r2
 8006c04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006c06:	f000 f821 	bl	8006c4c <HAL_RCC_GetSysClockFreq>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	091b      	lsrs	r3, r3, #4
 8006c12:	f003 030f 	and.w	r3, r3, #15
 8006c16:	490a      	ldr	r1, [pc, #40]	@ (8006c40 <HAL_RCC_ClockConfig+0x1c0>)
 8006c18:	5ccb      	ldrb	r3, [r1, r3]
 8006c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c1e:	4a09      	ldr	r2, [pc, #36]	@ (8006c44 <HAL_RCC_ClockConfig+0x1c4>)
 8006c20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006c22:	4b09      	ldr	r3, [pc, #36]	@ (8006c48 <HAL_RCC_ClockConfig+0x1c8>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7fb fc8a 	bl	8002540 <HAL_InitTick>

  return HAL_OK;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3710      	adds	r7, #16
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	40023c00 	.word	0x40023c00
 8006c3c:	40023800 	.word	0x40023800
 8006c40:	0800c538 	.word	0x0800c538
 8006c44:	20000000 	.word	0x20000000
 8006c48:	2000003c 	.word	0x2000003c

08006c4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c50:	b094      	sub	sp, #80	@ 0x50
 8006c52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006c54:	2300      	movs	r3, #0
 8006c56:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c58:	2300      	movs	r3, #0
 8006c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006c60:	2300      	movs	r3, #0
 8006c62:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c64:	4b79      	ldr	r3, [pc, #484]	@ (8006e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f003 030c 	and.w	r3, r3, #12
 8006c6c:	2b08      	cmp	r3, #8
 8006c6e:	d00d      	beq.n	8006c8c <HAL_RCC_GetSysClockFreq+0x40>
 8006c70:	2b08      	cmp	r3, #8
 8006c72:	f200 80e1 	bhi.w	8006e38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d002      	beq.n	8006c80 <HAL_RCC_GetSysClockFreq+0x34>
 8006c7a:	2b04      	cmp	r3, #4
 8006c7c:	d003      	beq.n	8006c86 <HAL_RCC_GetSysClockFreq+0x3a>
 8006c7e:	e0db      	b.n	8006e38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c80:	4b73      	ldr	r3, [pc, #460]	@ (8006e50 <HAL_RCC_GetSysClockFreq+0x204>)
 8006c82:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006c84:	e0db      	b.n	8006e3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c86:	4b73      	ldr	r3, [pc, #460]	@ (8006e54 <HAL_RCC_GetSysClockFreq+0x208>)
 8006c88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006c8a:	e0d8      	b.n	8006e3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c8c:	4b6f      	ldr	r3, [pc, #444]	@ (8006e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c94:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c96:	4b6d      	ldr	r3, [pc, #436]	@ (8006e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d063      	beq.n	8006d6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ca2:	4b6a      	ldr	r3, [pc, #424]	@ (8006e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	099b      	lsrs	r3, r3, #6
 8006ca8:	2200      	movs	r2, #0
 8006caa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006cac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006cbe:	4622      	mov	r2, r4
 8006cc0:	462b      	mov	r3, r5
 8006cc2:	f04f 0000 	mov.w	r0, #0
 8006cc6:	f04f 0100 	mov.w	r1, #0
 8006cca:	0159      	lsls	r1, r3, #5
 8006ccc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006cd0:	0150      	lsls	r0, r2, #5
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	4621      	mov	r1, r4
 8006cd8:	1a51      	subs	r1, r2, r1
 8006cda:	6139      	str	r1, [r7, #16]
 8006cdc:	4629      	mov	r1, r5
 8006cde:	eb63 0301 	sbc.w	r3, r3, r1
 8006ce2:	617b      	str	r3, [r7, #20]
 8006ce4:	f04f 0200 	mov.w	r2, #0
 8006ce8:	f04f 0300 	mov.w	r3, #0
 8006cec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006cf0:	4659      	mov	r1, fp
 8006cf2:	018b      	lsls	r3, r1, #6
 8006cf4:	4651      	mov	r1, sl
 8006cf6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006cfa:	4651      	mov	r1, sl
 8006cfc:	018a      	lsls	r2, r1, #6
 8006cfe:	4651      	mov	r1, sl
 8006d00:	ebb2 0801 	subs.w	r8, r2, r1
 8006d04:	4659      	mov	r1, fp
 8006d06:	eb63 0901 	sbc.w	r9, r3, r1
 8006d0a:	f04f 0200 	mov.w	r2, #0
 8006d0e:	f04f 0300 	mov.w	r3, #0
 8006d12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d1e:	4690      	mov	r8, r2
 8006d20:	4699      	mov	r9, r3
 8006d22:	4623      	mov	r3, r4
 8006d24:	eb18 0303 	adds.w	r3, r8, r3
 8006d28:	60bb      	str	r3, [r7, #8]
 8006d2a:	462b      	mov	r3, r5
 8006d2c:	eb49 0303 	adc.w	r3, r9, r3
 8006d30:	60fb      	str	r3, [r7, #12]
 8006d32:	f04f 0200 	mov.w	r2, #0
 8006d36:	f04f 0300 	mov.w	r3, #0
 8006d3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006d3e:	4629      	mov	r1, r5
 8006d40:	024b      	lsls	r3, r1, #9
 8006d42:	4621      	mov	r1, r4
 8006d44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006d48:	4621      	mov	r1, r4
 8006d4a:	024a      	lsls	r2, r1, #9
 8006d4c:	4610      	mov	r0, r2
 8006d4e:	4619      	mov	r1, r3
 8006d50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d52:	2200      	movs	r2, #0
 8006d54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006d5c:	f7f9 feb2 	bl	8000ac4 <__aeabi_uldivmod>
 8006d60:	4602      	mov	r2, r0
 8006d62:	460b      	mov	r3, r1
 8006d64:	4613      	mov	r3, r2
 8006d66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d68:	e058      	b.n	8006e1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d6a:	4b38      	ldr	r3, [pc, #224]	@ (8006e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	099b      	lsrs	r3, r3, #6
 8006d70:	2200      	movs	r2, #0
 8006d72:	4618      	mov	r0, r3
 8006d74:	4611      	mov	r1, r2
 8006d76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006d7a:	623b      	str	r3, [r7, #32]
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006d84:	4642      	mov	r2, r8
 8006d86:	464b      	mov	r3, r9
 8006d88:	f04f 0000 	mov.w	r0, #0
 8006d8c:	f04f 0100 	mov.w	r1, #0
 8006d90:	0159      	lsls	r1, r3, #5
 8006d92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d96:	0150      	lsls	r0, r2, #5
 8006d98:	4602      	mov	r2, r0
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	4641      	mov	r1, r8
 8006d9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006da2:	4649      	mov	r1, r9
 8006da4:	eb63 0b01 	sbc.w	fp, r3, r1
 8006da8:	f04f 0200 	mov.w	r2, #0
 8006dac:	f04f 0300 	mov.w	r3, #0
 8006db0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006db4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006db8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006dbc:	ebb2 040a 	subs.w	r4, r2, sl
 8006dc0:	eb63 050b 	sbc.w	r5, r3, fp
 8006dc4:	f04f 0200 	mov.w	r2, #0
 8006dc8:	f04f 0300 	mov.w	r3, #0
 8006dcc:	00eb      	lsls	r3, r5, #3
 8006dce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006dd2:	00e2      	lsls	r2, r4, #3
 8006dd4:	4614      	mov	r4, r2
 8006dd6:	461d      	mov	r5, r3
 8006dd8:	4643      	mov	r3, r8
 8006dda:	18e3      	adds	r3, r4, r3
 8006ddc:	603b      	str	r3, [r7, #0]
 8006dde:	464b      	mov	r3, r9
 8006de0:	eb45 0303 	adc.w	r3, r5, r3
 8006de4:	607b      	str	r3, [r7, #4]
 8006de6:	f04f 0200 	mov.w	r2, #0
 8006dea:	f04f 0300 	mov.w	r3, #0
 8006dee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006df2:	4629      	mov	r1, r5
 8006df4:	028b      	lsls	r3, r1, #10
 8006df6:	4621      	mov	r1, r4
 8006df8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006dfc:	4621      	mov	r1, r4
 8006dfe:	028a      	lsls	r2, r1, #10
 8006e00:	4610      	mov	r0, r2
 8006e02:	4619      	mov	r1, r3
 8006e04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e06:	2200      	movs	r2, #0
 8006e08:	61bb      	str	r3, [r7, #24]
 8006e0a:	61fa      	str	r2, [r7, #28]
 8006e0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e10:	f7f9 fe58 	bl	8000ac4 <__aeabi_uldivmod>
 8006e14:	4602      	mov	r2, r0
 8006e16:	460b      	mov	r3, r1
 8006e18:	4613      	mov	r3, r2
 8006e1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8006e4c <HAL_RCC_GetSysClockFreq+0x200>)
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	0c1b      	lsrs	r3, r3, #16
 8006e22:	f003 0303 	and.w	r3, r3, #3
 8006e26:	3301      	adds	r3, #1
 8006e28:	005b      	lsls	r3, r3, #1
 8006e2a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8006e2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e36:	e002      	b.n	8006e3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e38:	4b05      	ldr	r3, [pc, #20]	@ (8006e50 <HAL_RCC_GetSysClockFreq+0x204>)
 8006e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3750      	adds	r7, #80	@ 0x50
 8006e44:	46bd      	mov	sp, r7
 8006e46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e4a:	bf00      	nop
 8006e4c:	40023800 	.word	0x40023800
 8006e50:	00f42400 	.word	0x00f42400
 8006e54:	007a1200 	.word	0x007a1200

08006e58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e5c:	4b03      	ldr	r3, [pc, #12]	@ (8006e6c <HAL_RCC_GetHCLKFreq+0x14>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	20000000 	.word	0x20000000

08006e70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006e74:	f7ff fff0 	bl	8006e58 <HAL_RCC_GetHCLKFreq>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	4b05      	ldr	r3, [pc, #20]	@ (8006e90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	0a9b      	lsrs	r3, r3, #10
 8006e80:	f003 0307 	and.w	r3, r3, #7
 8006e84:	4903      	ldr	r1, [pc, #12]	@ (8006e94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e86:	5ccb      	ldrb	r3, [r1, r3]
 8006e88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	bd80      	pop	{r7, pc}
 8006e90:	40023800 	.word	0x40023800
 8006e94:	0800c548 	.word	0x0800c548

08006e98 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b086      	sub	sp, #24
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 0301 	and.w	r3, r3, #1
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d105      	bne.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d035      	beq.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006ec0:	4b62      	ldr	r3, [pc, #392]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ec6:	f7fb fb7f 	bl	80025c8 <HAL_GetTick>
 8006eca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ecc:	e008      	b.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006ece:	f7fb fb7b 	bl	80025c8 <HAL_GetTick>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	2b02      	cmp	r3, #2
 8006eda:	d901      	bls.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006edc:	2303      	movs	r3, #3
 8006ede:	e0b0      	b.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ee0:	4b5b      	ldr	r3, [pc, #364]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d1f0      	bne.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	019a      	lsls	r2, r3, #6
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	071b      	lsls	r3, r3, #28
 8006ef8:	4955      	ldr	r1, [pc, #340]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006efa:	4313      	orrs	r3, r2
 8006efc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006f00:	4b52      	ldr	r3, [pc, #328]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006f02:	2201      	movs	r2, #1
 8006f04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f06:	f7fb fb5f 	bl	80025c8 <HAL_GetTick>
 8006f0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f0c:	e008      	b.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006f0e:	f7fb fb5b 	bl	80025c8 <HAL_GetTick>
 8006f12:	4602      	mov	r2, r0
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	1ad3      	subs	r3, r2, r3
 8006f18:	2b02      	cmp	r3, #2
 8006f1a:	d901      	bls.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f1c:	2303      	movs	r3, #3
 8006f1e:	e090      	b.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f20:	4b4b      	ldr	r3, [pc, #300]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d0f0      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f003 0302 	and.w	r3, r3, #2
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	f000 8083 	beq.w	8007040 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	60fb      	str	r3, [r7, #12]
 8006f3e:	4b44      	ldr	r3, [pc, #272]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f42:	4a43      	ldr	r2, [pc, #268]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f4a:	4b41      	ldr	r3, [pc, #260]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f52:	60fb      	str	r3, [r7, #12]
 8006f54:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006f56:	4b3f      	ldr	r3, [pc, #252]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a3e      	ldr	r2, [pc, #248]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f60:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006f62:	f7fb fb31 	bl	80025c8 <HAL_GetTick>
 8006f66:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006f68:	e008      	b.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006f6a:	f7fb fb2d 	bl	80025c8 <HAL_GetTick>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	1ad3      	subs	r3, r2, r3
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d901      	bls.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006f78:	2303      	movs	r3, #3
 8006f7a:	e062      	b.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006f7c:	4b35      	ldr	r3, [pc, #212]	@ (8007054 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d0f0      	beq.n	8006f6a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f88:	4b31      	ldr	r3, [pc, #196]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f90:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d02f      	beq.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fa0:	693a      	ldr	r2, [r7, #16]
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d028      	beq.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006faa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006fb0:	4b29      	ldr	r3, [pc, #164]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006fb6:	4b28      	ldr	r3, [pc, #160]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006fb8:	2200      	movs	r2, #0
 8006fba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006fbc:	4a24      	ldr	r2, [pc, #144]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006fc2:	4b23      	ldr	r3, [pc, #140]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fc6:	f003 0301 	and.w	r3, r3, #1
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	d114      	bne.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006fce:	f7fb fafb 	bl	80025c8 <HAL_GetTick>
 8006fd2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fd4:	e00a      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fd6:	f7fb faf7 	bl	80025c8 <HAL_GetTick>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d901      	bls.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006fe8:	2303      	movs	r3, #3
 8006fea:	e02a      	b.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fec:	4b18      	ldr	r3, [pc, #96]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ff0:	f003 0302 	and.w	r3, r3, #2
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d0ee      	beq.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	68db      	ldr	r3, [r3, #12]
 8006ffc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007000:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007004:	d10d      	bne.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007006:	4b12      	ldr	r3, [pc, #72]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	68db      	ldr	r3, [r3, #12]
 8007012:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007016:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800701a:	490d      	ldr	r1, [pc, #52]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800701c:	4313      	orrs	r3, r2
 800701e:	608b      	str	r3, [r1, #8]
 8007020:	e005      	b.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007022:	4b0b      	ldr	r3, [pc, #44]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	4a0a      	ldr	r2, [pc, #40]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007028:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800702c:	6093      	str	r3, [r2, #8]
 800702e:	4b08      	ldr	r3, [pc, #32]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007030:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800703a:	4905      	ldr	r1, [pc, #20]	@ (8007050 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800703c:	4313      	orrs	r3, r2
 800703e:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3718      	adds	r7, #24
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	42470068 	.word	0x42470068
 8007050:	40023800 	.word	0x40023800
 8007054:	40007000 	.word	0x40007000
 8007058:	42470e40 	.word	0x42470e40

0800705c <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2203      	movs	r2, #3
 8007068:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800706a:	4b11      	ldr	r3, [pc, #68]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800706c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007070:	099b      	lsrs	r3, r3, #6
 8007072:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800707a:	4b0d      	ldr	r3, [pc, #52]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800707c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007080:	0f1b      	lsrs	r3, r3, #28
 8007082:	f003 0207 	and.w	r2, r3, #7
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800708a:	4b09      	ldr	r3, [pc, #36]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007092:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007094:	4b06      	ldr	r3, [pc, #24]	@ (80070b0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8007096:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007098:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	431a      	orrs	r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80070a4:	bf00      	nop
 80070a6:	3714      	adds	r7, #20
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr
 80070b0:	40023800 	.word	0x40023800

080070b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b087      	sub	sp, #28
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80070bc:	2300      	movs	r3, #0
 80070be:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80070c0:	2300      	movs	r3, #0
 80070c2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80070c4:	2300      	movs	r3, #0
 80070c6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80070c8:	2300      	movs	r3, #0
 80070ca:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d13e      	bne.n	8007150 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80070d2:	4b23      	ldr	r3, [pc, #140]	@ (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80070da:	60fb      	str	r3, [r7, #12]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d005      	beq.n	80070ee <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d12f      	bne.n	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80070e8:	4b1e      	ldr	r3, [pc, #120]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80070ea:	617b      	str	r3, [r7, #20]
          break;
 80070ec:	e02f      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80070ee:	4b1c      	ldr	r3, [pc, #112]	@ (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80070f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80070fa:	d108      	bne.n	800710e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80070fc:	4b18      	ldr	r3, [pc, #96]	@ (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007104:	4a18      	ldr	r2, [pc, #96]	@ (8007168 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007106:	fbb2 f3f3 	udiv	r3, r2, r3
 800710a:	613b      	str	r3, [r7, #16]
 800710c:	e007      	b.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800710e:	4b14      	ldr	r3, [pc, #80]	@ (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007116:	4a15      	ldr	r2, [pc, #84]	@ (800716c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007118:	fbb2 f3f3 	udiv	r3, r2, r3
 800711c:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800711e:	4b10      	ldr	r3, [pc, #64]	@ (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007120:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007124:	099b      	lsrs	r3, r3, #6
 8007126:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	fb02 f303 	mul.w	r3, r2, r3
 8007130:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007132:	4b0b      	ldr	r3, [pc, #44]	@ (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007134:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007138:	0f1b      	lsrs	r3, r3, #28
 800713a:	f003 0307 	and.w	r3, r3, #7
 800713e:	68ba      	ldr	r2, [r7, #8]
 8007140:	fbb2 f3f3 	udiv	r3, r2, r3
 8007144:	617b      	str	r3, [r7, #20]
          break;
 8007146:	e002      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007148:	2300      	movs	r3, #0
 800714a:	617b      	str	r3, [r7, #20]
          break;
 800714c:	bf00      	nop
        }
      }
      break;
 800714e:	bf00      	nop
    }
  }
  return frequency;
 8007150:	697b      	ldr	r3, [r7, #20]
}
 8007152:	4618      	mov	r0, r3
 8007154:	371c      	adds	r7, #28
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr
 800715e:	bf00      	nop
 8007160:	40023800 	.word	0x40023800
 8007164:	00bb8000 	.word	0x00bb8000
 8007168:	007a1200 	.word	0x007a1200
 800716c:	00f42400 	.word	0x00f42400

08007170 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d101      	bne.n	8007182 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	e07b      	b.n	800727a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007186:	2b00      	cmp	r3, #0
 8007188:	d108      	bne.n	800719c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007192:	d009      	beq.n	80071a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2200      	movs	r2, #0
 8007198:	61da      	str	r2, [r3, #28]
 800719a:	e005      	b.n	80071a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2200      	movs	r2, #0
 80071a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2200      	movs	r2, #0
 80071a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d106      	bne.n	80071c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f7fa fa1a 	bl	80015fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2202      	movs	r2, #2
 80071cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80071f0:	431a      	orrs	r2, r3
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	68db      	ldr	r3, [r3, #12]
 80071f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80071fa:	431a      	orrs	r2, r3
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	691b      	ldr	r3, [r3, #16]
 8007200:	f003 0302 	and.w	r3, r3, #2
 8007204:	431a      	orrs	r2, r3
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	695b      	ldr	r3, [r3, #20]
 800720a:	f003 0301 	and.w	r3, r3, #1
 800720e:	431a      	orrs	r2, r3
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	699b      	ldr	r3, [r3, #24]
 8007214:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007218:	431a      	orrs	r2, r3
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	69db      	ldr	r3, [r3, #28]
 800721e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007222:	431a      	orrs	r2, r3
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a1b      	ldr	r3, [r3, #32]
 8007228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800722c:	ea42 0103 	orr.w	r1, r2, r3
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007234:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	430a      	orrs	r2, r1
 800723e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	699b      	ldr	r3, [r3, #24]
 8007244:	0c1b      	lsrs	r3, r3, #16
 8007246:	f003 0104 	and.w	r1, r3, #4
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800724e:	f003 0210 	and.w	r2, r3, #16
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	430a      	orrs	r2, r1
 8007258:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	69da      	ldr	r2, [r3, #28]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007268:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2200      	movs	r2, #0
 800726e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007278:	2300      	movs	r3, #0
}
 800727a:	4618      	mov	r0, r3
 800727c:	3708      	adds	r7, #8
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}

08007282 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007282:	b084      	sub	sp, #16
 8007284:	b580      	push	{r7, lr}
 8007286:	b084      	sub	sp, #16
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	f107 001c 	add.w	r0, r7, #28
 8007290:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007296:	2b01      	cmp	r3, #1
 8007298:	d122      	bne.n	80072e0 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800729e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80072ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80072c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d105      	bne.n	80072d4 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f001 fbed 	bl	8008ab4 <USB_CoreReset>
 80072da:	4603      	mov	r3, r0
 80072dc:	73fb      	strb	r3, [r7, #15]
 80072de:	e01a      	b.n	8007316 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f001 fbe1 	bl	8008ab4 <USB_CoreReset>
 80072f2:	4603      	mov	r3, r0
 80072f4:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80072f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d106      	bne.n	800730a <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007300:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	639a      	str	r2, [r3, #56]	@ 0x38
 8007308:	e005      	b.n	8007316 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800730e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007318:	2b01      	cmp	r3, #1
 800731a:	d10b      	bne.n	8007334 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	f043 0206 	orr.w	r2, r3, #6
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	f043 0220 	orr.w	r2, r3, #32
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007334:	7bfb      	ldrb	r3, [r7, #15]
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007340:	b004      	add	sp, #16
 8007342:	4770      	bx	lr

08007344 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007344:	b480      	push	{r7}
 8007346:	b087      	sub	sp, #28
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	4613      	mov	r3, r2
 8007350:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007352:	79fb      	ldrb	r3, [r7, #7]
 8007354:	2b02      	cmp	r3, #2
 8007356:	d165      	bne.n	8007424 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	4a41      	ldr	r2, [pc, #260]	@ (8007460 <USB_SetTurnaroundTime+0x11c>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d906      	bls.n	800736e <USB_SetTurnaroundTime+0x2a>
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	4a40      	ldr	r2, [pc, #256]	@ (8007464 <USB_SetTurnaroundTime+0x120>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d202      	bcs.n	800736e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007368:	230f      	movs	r3, #15
 800736a:	617b      	str	r3, [r7, #20]
 800736c:	e062      	b.n	8007434 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	4a3c      	ldr	r2, [pc, #240]	@ (8007464 <USB_SetTurnaroundTime+0x120>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d306      	bcc.n	8007384 <USB_SetTurnaroundTime+0x40>
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	4a3b      	ldr	r2, [pc, #236]	@ (8007468 <USB_SetTurnaroundTime+0x124>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d202      	bcs.n	8007384 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800737e:	230e      	movs	r3, #14
 8007380:	617b      	str	r3, [r7, #20]
 8007382:	e057      	b.n	8007434 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	4a38      	ldr	r2, [pc, #224]	@ (8007468 <USB_SetTurnaroundTime+0x124>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d306      	bcc.n	800739a <USB_SetTurnaroundTime+0x56>
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	4a37      	ldr	r2, [pc, #220]	@ (800746c <USB_SetTurnaroundTime+0x128>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d202      	bcs.n	800739a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007394:	230d      	movs	r3, #13
 8007396:	617b      	str	r3, [r7, #20]
 8007398:	e04c      	b.n	8007434 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	4a33      	ldr	r2, [pc, #204]	@ (800746c <USB_SetTurnaroundTime+0x128>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d306      	bcc.n	80073b0 <USB_SetTurnaroundTime+0x6c>
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	4a32      	ldr	r2, [pc, #200]	@ (8007470 <USB_SetTurnaroundTime+0x12c>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d802      	bhi.n	80073b0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80073aa:	230c      	movs	r3, #12
 80073ac:	617b      	str	r3, [r7, #20]
 80073ae:	e041      	b.n	8007434 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	4a2f      	ldr	r2, [pc, #188]	@ (8007470 <USB_SetTurnaroundTime+0x12c>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d906      	bls.n	80073c6 <USB_SetTurnaroundTime+0x82>
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	4a2e      	ldr	r2, [pc, #184]	@ (8007474 <USB_SetTurnaroundTime+0x130>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d802      	bhi.n	80073c6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80073c0:	230b      	movs	r3, #11
 80073c2:	617b      	str	r3, [r7, #20]
 80073c4:	e036      	b.n	8007434 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	4a2a      	ldr	r2, [pc, #168]	@ (8007474 <USB_SetTurnaroundTime+0x130>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d906      	bls.n	80073dc <USB_SetTurnaroundTime+0x98>
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	4a29      	ldr	r2, [pc, #164]	@ (8007478 <USB_SetTurnaroundTime+0x134>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d802      	bhi.n	80073dc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80073d6:	230a      	movs	r3, #10
 80073d8:	617b      	str	r3, [r7, #20]
 80073da:	e02b      	b.n	8007434 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	4a26      	ldr	r2, [pc, #152]	@ (8007478 <USB_SetTurnaroundTime+0x134>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d906      	bls.n	80073f2 <USB_SetTurnaroundTime+0xae>
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	4a25      	ldr	r2, [pc, #148]	@ (800747c <USB_SetTurnaroundTime+0x138>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d202      	bcs.n	80073f2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80073ec:	2309      	movs	r3, #9
 80073ee:	617b      	str	r3, [r7, #20]
 80073f0:	e020      	b.n	8007434 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	4a21      	ldr	r2, [pc, #132]	@ (800747c <USB_SetTurnaroundTime+0x138>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d306      	bcc.n	8007408 <USB_SetTurnaroundTime+0xc4>
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	4a20      	ldr	r2, [pc, #128]	@ (8007480 <USB_SetTurnaroundTime+0x13c>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d802      	bhi.n	8007408 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007402:	2308      	movs	r3, #8
 8007404:	617b      	str	r3, [r7, #20]
 8007406:	e015      	b.n	8007434 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	4a1d      	ldr	r2, [pc, #116]	@ (8007480 <USB_SetTurnaroundTime+0x13c>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d906      	bls.n	800741e <USB_SetTurnaroundTime+0xda>
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	4a1c      	ldr	r2, [pc, #112]	@ (8007484 <USB_SetTurnaroundTime+0x140>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d202      	bcs.n	800741e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007418:	2307      	movs	r3, #7
 800741a:	617b      	str	r3, [r7, #20]
 800741c:	e00a      	b.n	8007434 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800741e:	2306      	movs	r3, #6
 8007420:	617b      	str	r3, [r7, #20]
 8007422:	e007      	b.n	8007434 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007424:	79fb      	ldrb	r3, [r7, #7]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d102      	bne.n	8007430 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800742a:	2309      	movs	r3, #9
 800742c:	617b      	str	r3, [r7, #20]
 800742e:	e001      	b.n	8007434 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007430:	2309      	movs	r3, #9
 8007432:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	68da      	ldr	r2, [r3, #12]
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	029b      	lsls	r3, r3, #10
 8007448:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800744c:	431a      	orrs	r2, r3
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	371c      	adds	r7, #28
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr
 8007460:	00d8acbf 	.word	0x00d8acbf
 8007464:	00e4e1c0 	.word	0x00e4e1c0
 8007468:	00f42400 	.word	0x00f42400
 800746c:	01067380 	.word	0x01067380
 8007470:	011a499f 	.word	0x011a499f
 8007474:	01312cff 	.word	0x01312cff
 8007478:	014ca43f 	.word	0x014ca43f
 800747c:	016e3600 	.word	0x016e3600
 8007480:	01a6ab1f 	.word	0x01a6ab1f
 8007484:	01e84800 	.word	0x01e84800

08007488 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	f043 0201 	orr.w	r2, r3, #1
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	370c      	adds	r7, #12
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr

080074aa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80074aa:	b480      	push	{r7}
 80074ac:	b083      	sub	sp, #12
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	f023 0201 	bic.w	r2, r3, #1
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80074be:	2300      	movs	r3, #0
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b084      	sub	sp, #16
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	460b      	mov	r3, r1
 80074d6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80074d8:	2300      	movs	r3, #0
 80074da:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	68db      	ldr	r3, [r3, #12]
 80074e0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80074e8:	78fb      	ldrb	r3, [r7, #3]
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d115      	bne.n	800751a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	68db      	ldr	r3, [r3, #12]
 80074f2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80074fa:	2001      	movs	r0, #1
 80074fc:	f7fb f870 	bl	80025e0 <HAL_Delay>
      ms++;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	3301      	adds	r3, #1
 8007504:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f001 fa45 	bl	8008996 <USB_GetMode>
 800750c:	4603      	mov	r3, r0
 800750e:	2b01      	cmp	r3, #1
 8007510:	d01e      	beq.n	8007550 <USB_SetCurrentMode+0x84>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2b31      	cmp	r3, #49	@ 0x31
 8007516:	d9f0      	bls.n	80074fa <USB_SetCurrentMode+0x2e>
 8007518:	e01a      	b.n	8007550 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800751a:	78fb      	ldrb	r3, [r7, #3]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d115      	bne.n	800754c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	68db      	ldr	r3, [r3, #12]
 8007524:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800752c:	2001      	movs	r0, #1
 800752e:	f7fb f857 	bl	80025e0 <HAL_Delay>
      ms++;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	3301      	adds	r3, #1
 8007536:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f001 fa2c 	bl	8008996 <USB_GetMode>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d005      	beq.n	8007550 <USB_SetCurrentMode+0x84>
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2b31      	cmp	r3, #49	@ 0x31
 8007548:	d9f0      	bls.n	800752c <USB_SetCurrentMode+0x60>
 800754a:	e001      	b.n	8007550 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800754c:	2301      	movs	r3, #1
 800754e:	e005      	b.n	800755c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2b32      	cmp	r3, #50	@ 0x32
 8007554:	d101      	bne.n	800755a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	e000      	b.n	800755c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800755a:	2300      	movs	r3, #0
}
 800755c:	4618      	mov	r0, r3
 800755e:	3710      	adds	r7, #16
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007564:	b084      	sub	sp, #16
 8007566:	b580      	push	{r7, lr}
 8007568:	b086      	sub	sp, #24
 800756a:	af00      	add	r7, sp, #0
 800756c:	6078      	str	r0, [r7, #4]
 800756e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007572:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007576:	2300      	movs	r3, #0
 8007578:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800757e:	2300      	movs	r3, #0
 8007580:	613b      	str	r3, [r7, #16]
 8007582:	e009      	b.n	8007598 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	3340      	adds	r3, #64	@ 0x40
 800758a:	009b      	lsls	r3, r3, #2
 800758c:	4413      	add	r3, r2
 800758e:	2200      	movs	r2, #0
 8007590:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	3301      	adds	r3, #1
 8007596:	613b      	str	r3, [r7, #16]
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	2b0e      	cmp	r3, #14
 800759c:	d9f2      	bls.n	8007584 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800759e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d11c      	bne.n	80075de <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	68fa      	ldr	r2, [r7, #12]
 80075ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075b2:	f043 0302 	orr.w	r3, r3, #2
 80075b6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075bc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c8:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075d4:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	639a      	str	r2, [r3, #56]	@ 0x38
 80075dc:	e00b      	b.n	80075f6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075ee:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80075fc:	461a      	mov	r2, r3
 80075fe:	2300      	movs	r3, #0
 8007600:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007608:	4619      	mov	r1, r3
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007610:	461a      	mov	r2, r3
 8007612:	680b      	ldr	r3, [r1, #0]
 8007614:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007618:	2b01      	cmp	r3, #1
 800761a:	d10c      	bne.n	8007636 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800761c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800761e:	2b00      	cmp	r3, #0
 8007620:	d104      	bne.n	800762c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007622:	2100      	movs	r1, #0
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 f965 	bl	80078f4 <USB_SetDevSpeed>
 800762a:	e008      	b.n	800763e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800762c:	2101      	movs	r1, #1
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f000 f960 	bl	80078f4 <USB_SetDevSpeed>
 8007634:	e003      	b.n	800763e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007636:	2103      	movs	r1, #3
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f000 f95b 	bl	80078f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800763e:	2110      	movs	r1, #16
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f000 f8f3 	bl	800782c <USB_FlushTxFifo>
 8007646:	4603      	mov	r3, r0
 8007648:	2b00      	cmp	r3, #0
 800764a:	d001      	beq.n	8007650 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 f91f 	bl	8007894 <USB_FlushRxFifo>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	d001      	beq.n	8007660 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007666:	461a      	mov	r2, r3
 8007668:	2300      	movs	r3, #0
 800766a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007672:	461a      	mov	r2, r3
 8007674:	2300      	movs	r3, #0
 8007676:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800767e:	461a      	mov	r2, r3
 8007680:	2300      	movs	r3, #0
 8007682:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007684:	2300      	movs	r3, #0
 8007686:	613b      	str	r3, [r7, #16]
 8007688:	e043      	b.n	8007712 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	015a      	lsls	r2, r3, #5
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	4413      	add	r3, r2
 8007692:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800769c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076a0:	d118      	bne.n	80076d4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d10a      	bne.n	80076be <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	015a      	lsls	r2, r3, #5
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	4413      	add	r3, r2
 80076b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076b4:	461a      	mov	r2, r3
 80076b6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80076ba:	6013      	str	r3, [r2, #0]
 80076bc:	e013      	b.n	80076e6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	015a      	lsls	r2, r3, #5
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	4413      	add	r3, r2
 80076c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ca:	461a      	mov	r2, r3
 80076cc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80076d0:	6013      	str	r3, [r2, #0]
 80076d2:	e008      	b.n	80076e6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	015a      	lsls	r2, r3, #5
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	4413      	add	r3, r2
 80076dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076e0:	461a      	mov	r2, r3
 80076e2:	2300      	movs	r3, #0
 80076e4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	015a      	lsls	r2, r3, #5
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	4413      	add	r3, r2
 80076ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076f2:	461a      	mov	r2, r3
 80076f4:	2300      	movs	r3, #0
 80076f6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	015a      	lsls	r2, r3, #5
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	4413      	add	r3, r2
 8007700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007704:	461a      	mov	r2, r3
 8007706:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800770a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	3301      	adds	r3, #1
 8007710:	613b      	str	r3, [r7, #16]
 8007712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007714:	693a      	ldr	r2, [r7, #16]
 8007716:	429a      	cmp	r2, r3
 8007718:	d3b7      	bcc.n	800768a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800771a:	2300      	movs	r3, #0
 800771c:	613b      	str	r3, [r7, #16]
 800771e:	e043      	b.n	80077a8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	015a      	lsls	r2, r3, #5
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	4413      	add	r3, r2
 8007728:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007732:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007736:	d118      	bne.n	800776a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d10a      	bne.n	8007754 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	015a      	lsls	r2, r3, #5
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	4413      	add	r3, r2
 8007746:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800774a:	461a      	mov	r2, r3
 800774c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007750:	6013      	str	r3, [r2, #0]
 8007752:	e013      	b.n	800777c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	015a      	lsls	r2, r3, #5
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	4413      	add	r3, r2
 800775c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007760:	461a      	mov	r2, r3
 8007762:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007766:	6013      	str	r3, [r2, #0]
 8007768:	e008      	b.n	800777c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	015a      	lsls	r2, r3, #5
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	4413      	add	r3, r2
 8007772:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007776:	461a      	mov	r2, r3
 8007778:	2300      	movs	r3, #0
 800777a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	015a      	lsls	r2, r3, #5
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	4413      	add	r3, r2
 8007784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007788:	461a      	mov	r2, r3
 800778a:	2300      	movs	r3, #0
 800778c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	015a      	lsls	r2, r3, #5
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	4413      	add	r3, r2
 8007796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800779a:	461a      	mov	r2, r3
 800779c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80077a0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	3301      	adds	r3, #1
 80077a6:	613b      	str	r3, [r7, #16]
 80077a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077aa:	693a      	ldr	r2, [r7, #16]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d3b7      	bcc.n	8007720 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077b6:	691b      	ldr	r3, [r3, #16]
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077c2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80077d0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80077d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d105      	bne.n	80077e4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	699b      	ldr	r3, [r3, #24]
 80077dc:	f043 0210 	orr.w	r2, r3, #16
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	699a      	ldr	r2, [r3, #24]
 80077e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007828 <USB_DevInit+0x2c4>)
 80077ea:	4313      	orrs	r3, r2
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80077f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d005      	beq.n	8007802 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	f043 0208 	orr.w	r2, r3, #8
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007802:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007804:	2b01      	cmp	r3, #1
 8007806:	d107      	bne.n	8007818 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	699b      	ldr	r3, [r3, #24]
 800780c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007810:	f043 0304 	orr.w	r3, r3, #4
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007818:	7dfb      	ldrb	r3, [r7, #23]
}
 800781a:	4618      	mov	r0, r3
 800781c:	3718      	adds	r7, #24
 800781e:	46bd      	mov	sp, r7
 8007820:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007824:	b004      	add	sp, #16
 8007826:	4770      	bx	lr
 8007828:	803c3800 	.word	0x803c3800

0800782c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007836:	2300      	movs	r3, #0
 8007838:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	3301      	adds	r3, #1
 800783e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	4a13      	ldr	r2, [pc, #76]	@ (8007890 <USB_FlushTxFifo+0x64>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d901      	bls.n	800784c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007848:	2303      	movs	r3, #3
 800784a:	e01b      	b.n	8007884 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	691b      	ldr	r3, [r3, #16]
 8007850:	2b00      	cmp	r3, #0
 8007852:	daf2      	bge.n	800783a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007854:	2300      	movs	r3, #0
 8007856:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	019b      	lsls	r3, r3, #6
 800785c:	f043 0220 	orr.w	r2, r3, #32
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	3301      	adds	r3, #1
 8007868:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	4a08      	ldr	r2, [pc, #32]	@ (8007890 <USB_FlushTxFifo+0x64>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d901      	bls.n	8007876 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007872:	2303      	movs	r3, #3
 8007874:	e006      	b.n	8007884 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	f003 0320 	and.w	r3, r3, #32
 800787e:	2b20      	cmp	r3, #32
 8007880:	d0f0      	beq.n	8007864 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007882:	2300      	movs	r3, #0
}
 8007884:	4618      	mov	r0, r3
 8007886:	3714      	adds	r7, #20
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr
 8007890:	00030d40 	.word	0x00030d40

08007894 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007894:	b480      	push	{r7}
 8007896:	b085      	sub	sp, #20
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800789c:	2300      	movs	r3, #0
 800789e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	3301      	adds	r3, #1
 80078a4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	4a11      	ldr	r2, [pc, #68]	@ (80078f0 <USB_FlushRxFifo+0x5c>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d901      	bls.n	80078b2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80078ae:	2303      	movs	r3, #3
 80078b0:	e018      	b.n	80078e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	daf2      	bge.n	80078a0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80078ba:	2300      	movs	r3, #0
 80078bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2210      	movs	r2, #16
 80078c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	3301      	adds	r3, #1
 80078c8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	4a08      	ldr	r2, [pc, #32]	@ (80078f0 <USB_FlushRxFifo+0x5c>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d901      	bls.n	80078d6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80078d2:	2303      	movs	r3, #3
 80078d4:	e006      	b.n	80078e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	691b      	ldr	r3, [r3, #16]
 80078da:	f003 0310 	and.w	r3, r3, #16
 80078de:	2b10      	cmp	r3, #16
 80078e0:	d0f0      	beq.n	80078c4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80078e2:	2300      	movs	r3, #0
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3714      	adds	r7, #20
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr
 80078f0:	00030d40 	.word	0x00030d40

080078f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b085      	sub	sp, #20
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	460b      	mov	r3, r1
 80078fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	78fb      	ldrb	r3, [r7, #3]
 800790e:	68f9      	ldr	r1, [r7, #12]
 8007910:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007914:	4313      	orrs	r3, r2
 8007916:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007918:	2300      	movs	r3, #0
}
 800791a:	4618      	mov	r0, r3
 800791c:	3714      	adds	r7, #20
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr

08007926 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007926:	b480      	push	{r7}
 8007928:	b087      	sub	sp, #28
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	f003 0306 	and.w	r3, r3, #6
 800793e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d102      	bne.n	800794c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007946:	2300      	movs	r3, #0
 8007948:	75fb      	strb	r3, [r7, #23]
 800794a:	e00a      	b.n	8007962 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2b02      	cmp	r3, #2
 8007950:	d002      	beq.n	8007958 <USB_GetDevSpeed+0x32>
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2b06      	cmp	r3, #6
 8007956:	d102      	bne.n	800795e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007958:	2302      	movs	r3, #2
 800795a:	75fb      	strb	r3, [r7, #23]
 800795c:	e001      	b.n	8007962 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800795e:	230f      	movs	r3, #15
 8007960:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007962:	7dfb      	ldrb	r3, [r7, #23]
}
 8007964:	4618      	mov	r0, r3
 8007966:	371c      	adds	r7, #28
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007970:	b480      	push	{r7}
 8007972:	b085      	sub	sp, #20
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	785b      	ldrb	r3, [r3, #1]
 8007988:	2b01      	cmp	r3, #1
 800798a:	d13a      	bne.n	8007a02 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007992:	69da      	ldr	r2, [r3, #28]
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	781b      	ldrb	r3, [r3, #0]
 8007998:	f003 030f 	and.w	r3, r3, #15
 800799c:	2101      	movs	r1, #1
 800799e:	fa01 f303 	lsl.w	r3, r1, r3
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	68f9      	ldr	r1, [r7, #12]
 80079a6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80079aa:	4313      	orrs	r3, r2
 80079ac:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	015a      	lsls	r2, r3, #5
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	4413      	add	r3, r2
 80079b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d155      	bne.n	8007a70 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	015a      	lsls	r2, r3, #5
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	4413      	add	r3, r2
 80079cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	791b      	ldrb	r3, [r3, #4]
 80079de:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80079e0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	059b      	lsls	r3, r3, #22
 80079e6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80079e8:	4313      	orrs	r3, r2
 80079ea:	68ba      	ldr	r2, [r7, #8]
 80079ec:	0151      	lsls	r1, r2, #5
 80079ee:	68fa      	ldr	r2, [r7, #12]
 80079f0:	440a      	add	r2, r1
 80079f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079fe:	6013      	str	r3, [r2, #0]
 8007a00:	e036      	b.n	8007a70 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a08:	69da      	ldr	r2, [r3, #28]
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	781b      	ldrb	r3, [r3, #0]
 8007a0e:	f003 030f 	and.w	r3, r3, #15
 8007a12:	2101      	movs	r1, #1
 8007a14:	fa01 f303 	lsl.w	r3, r1, r3
 8007a18:	041b      	lsls	r3, r3, #16
 8007a1a:	68f9      	ldr	r1, [r7, #12]
 8007a1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007a20:	4313      	orrs	r3, r2
 8007a22:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	015a      	lsls	r2, r3, #5
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	4413      	add	r3, r2
 8007a2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d11a      	bne.n	8007a70 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	015a      	lsls	r2, r3, #5
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	4413      	add	r3, r2
 8007a42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	68db      	ldr	r3, [r3, #12]
 8007a4c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	791b      	ldrb	r3, [r3, #4]
 8007a54:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007a56:	430b      	orrs	r3, r1
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	68ba      	ldr	r2, [r7, #8]
 8007a5c:	0151      	lsls	r1, r2, #5
 8007a5e:	68fa      	ldr	r2, [r7, #12]
 8007a60:	440a      	add	r2, r1
 8007a62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a6e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3714      	adds	r7, #20
 8007a76:	46bd      	mov	sp, r7
 8007a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7c:	4770      	bx	lr
	...

08007a80 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b085      	sub	sp, #20
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	785b      	ldrb	r3, [r3, #1]
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d161      	bne.n	8007b60 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	015a      	lsls	r2, r3, #5
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	4413      	add	r3, r2
 8007aa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007aae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ab2:	d11f      	bne.n	8007af4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	015a      	lsls	r2, r3, #5
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	4413      	add	r3, r2
 8007abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68ba      	ldr	r2, [r7, #8]
 8007ac4:	0151      	lsls	r1, r2, #5
 8007ac6:	68fa      	ldr	r2, [r7, #12]
 8007ac8:	440a      	add	r2, r1
 8007aca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ace:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007ad2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	015a      	lsls	r2, r3, #5
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	4413      	add	r3, r2
 8007adc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	68ba      	ldr	r2, [r7, #8]
 8007ae4:	0151      	lsls	r1, r2, #5
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	440a      	add	r2, r1
 8007aea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007aee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007af2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007afa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	f003 030f 	and.w	r3, r3, #15
 8007b04:	2101      	movs	r1, #1
 8007b06:	fa01 f303 	lsl.w	r3, r1, r3
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	43db      	mvns	r3, r3
 8007b0e:	68f9      	ldr	r1, [r7, #12]
 8007b10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b14:	4013      	ands	r3, r2
 8007b16:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b1e:	69da      	ldr	r2, [r3, #28]
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	f003 030f 	and.w	r3, r3, #15
 8007b28:	2101      	movs	r1, #1
 8007b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	43db      	mvns	r3, r3
 8007b32:	68f9      	ldr	r1, [r7, #12]
 8007b34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b38:	4013      	ands	r3, r2
 8007b3a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	015a      	lsls	r2, r3, #5
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	4413      	add	r3, r2
 8007b44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b48:	681a      	ldr	r2, [r3, #0]
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	0159      	lsls	r1, r3, #5
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	440b      	add	r3, r1
 8007b52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b56:	4619      	mov	r1, r3
 8007b58:	4b35      	ldr	r3, [pc, #212]	@ (8007c30 <USB_DeactivateEndpoint+0x1b0>)
 8007b5a:	4013      	ands	r3, r2
 8007b5c:	600b      	str	r3, [r1, #0]
 8007b5e:	e060      	b.n	8007c22 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	015a      	lsls	r2, r3, #5
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	4413      	add	r3, r2
 8007b68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b76:	d11f      	bne.n	8007bb8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	015a      	lsls	r2, r3, #5
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	4413      	add	r3, r2
 8007b80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	68ba      	ldr	r2, [r7, #8]
 8007b88:	0151      	lsls	r1, r2, #5
 8007b8a:	68fa      	ldr	r2, [r7, #12]
 8007b8c:	440a      	add	r2, r1
 8007b8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b92:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b96:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	015a      	lsls	r2, r3, #5
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	4413      	add	r3, r2
 8007ba0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68ba      	ldr	r2, [r7, #8]
 8007ba8:	0151      	lsls	r1, r2, #5
 8007baa:	68fa      	ldr	r2, [r7, #12]
 8007bac:	440a      	add	r2, r1
 8007bae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bb2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007bb6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bbe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	f003 030f 	and.w	r3, r3, #15
 8007bc8:	2101      	movs	r1, #1
 8007bca:	fa01 f303 	lsl.w	r3, r1, r3
 8007bce:	041b      	lsls	r3, r3, #16
 8007bd0:	43db      	mvns	r3, r3
 8007bd2:	68f9      	ldr	r1, [r7, #12]
 8007bd4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007bd8:	4013      	ands	r3, r2
 8007bda:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007be2:	69da      	ldr	r2, [r3, #28]
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	f003 030f 	and.w	r3, r3, #15
 8007bec:	2101      	movs	r1, #1
 8007bee:	fa01 f303 	lsl.w	r3, r1, r3
 8007bf2:	041b      	lsls	r3, r3, #16
 8007bf4:	43db      	mvns	r3, r3
 8007bf6:	68f9      	ldr	r1, [r7, #12]
 8007bf8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007bfc:	4013      	ands	r3, r2
 8007bfe:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	015a      	lsls	r2, r3, #5
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	4413      	add	r3, r2
 8007c08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	0159      	lsls	r1, r3, #5
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	440b      	add	r3, r1
 8007c16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	4b05      	ldr	r3, [pc, #20]	@ (8007c34 <USB_DeactivateEndpoint+0x1b4>)
 8007c1e:	4013      	ands	r3, r2
 8007c20:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007c22:	2300      	movs	r3, #0
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3714      	adds	r7, #20
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr
 8007c30:	ec337800 	.word	0xec337800
 8007c34:	eff37800 	.word	0xeff37800

08007c38 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b08a      	sub	sp, #40	@ 0x28
 8007c3c:	af02      	add	r7, sp, #8
 8007c3e:	60f8      	str	r0, [r7, #12]
 8007c40:	60b9      	str	r1, [r7, #8]
 8007c42:	4613      	mov	r3, r2
 8007c44:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	785b      	ldrb	r3, [r3, #1]
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	f040 815c 	bne.w	8007f12 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	699b      	ldr	r3, [r3, #24]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d132      	bne.n	8007cc8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c62:	69bb      	ldr	r3, [r7, #24]
 8007c64:	015a      	lsls	r2, r3, #5
 8007c66:	69fb      	ldr	r3, [r7, #28]
 8007c68:	4413      	add	r3, r2
 8007c6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c6e:	691b      	ldr	r3, [r3, #16]
 8007c70:	69ba      	ldr	r2, [r7, #24]
 8007c72:	0151      	lsls	r1, r2, #5
 8007c74:	69fa      	ldr	r2, [r7, #28]
 8007c76:	440a      	add	r2, r1
 8007c78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c7c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007c80:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007c84:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007c86:	69bb      	ldr	r3, [r7, #24]
 8007c88:	015a      	lsls	r2, r3, #5
 8007c8a:	69fb      	ldr	r3, [r7, #28]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	69ba      	ldr	r2, [r7, #24]
 8007c96:	0151      	lsls	r1, r2, #5
 8007c98:	69fa      	ldr	r2, [r7, #28]
 8007c9a:	440a      	add	r2, r1
 8007c9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ca0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ca4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	015a      	lsls	r2, r3, #5
 8007caa:	69fb      	ldr	r3, [r7, #28]
 8007cac:	4413      	add	r3, r2
 8007cae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cb2:	691b      	ldr	r3, [r3, #16]
 8007cb4:	69ba      	ldr	r2, [r7, #24]
 8007cb6:	0151      	lsls	r1, r2, #5
 8007cb8:	69fa      	ldr	r2, [r7, #28]
 8007cba:	440a      	add	r2, r1
 8007cbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cc0:	0cdb      	lsrs	r3, r3, #19
 8007cc2:	04db      	lsls	r3, r3, #19
 8007cc4:	6113      	str	r3, [r2, #16]
 8007cc6:	e074      	b.n	8007db2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007cc8:	69bb      	ldr	r3, [r7, #24]
 8007cca:	015a      	lsls	r2, r3, #5
 8007ccc:	69fb      	ldr	r3, [r7, #28]
 8007cce:	4413      	add	r3, r2
 8007cd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cd4:	691b      	ldr	r3, [r3, #16]
 8007cd6:	69ba      	ldr	r2, [r7, #24]
 8007cd8:	0151      	lsls	r1, r2, #5
 8007cda:	69fa      	ldr	r2, [r7, #28]
 8007cdc:	440a      	add	r2, r1
 8007cde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ce2:	0cdb      	lsrs	r3, r3, #19
 8007ce4:	04db      	lsls	r3, r3, #19
 8007ce6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	015a      	lsls	r2, r3, #5
 8007cec:	69fb      	ldr	r3, [r7, #28]
 8007cee:	4413      	add	r3, r2
 8007cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cf4:	691b      	ldr	r3, [r3, #16]
 8007cf6:	69ba      	ldr	r2, [r7, #24]
 8007cf8:	0151      	lsls	r1, r2, #5
 8007cfa:	69fa      	ldr	r2, [r7, #28]
 8007cfc:	440a      	add	r2, r1
 8007cfe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d02:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007d06:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007d0a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007d0c:	69bb      	ldr	r3, [r7, #24]
 8007d0e:	015a      	lsls	r2, r3, #5
 8007d10:	69fb      	ldr	r3, [r7, #28]
 8007d12:	4413      	add	r3, r2
 8007d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d18:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	6999      	ldr	r1, [r3, #24]
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	68db      	ldr	r3, [r3, #12]
 8007d22:	440b      	add	r3, r1
 8007d24:	1e59      	subs	r1, r3, #1
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	68db      	ldr	r3, [r3, #12]
 8007d2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8007d2e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007d30:	4b9d      	ldr	r3, [pc, #628]	@ (8007fa8 <USB_EPStartXfer+0x370>)
 8007d32:	400b      	ands	r3, r1
 8007d34:	69b9      	ldr	r1, [r7, #24]
 8007d36:	0148      	lsls	r0, r1, #5
 8007d38:	69f9      	ldr	r1, [r7, #28]
 8007d3a:	4401      	add	r1, r0
 8007d3c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007d40:	4313      	orrs	r3, r2
 8007d42:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007d44:	69bb      	ldr	r3, [r7, #24]
 8007d46:	015a      	lsls	r2, r3, #5
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d50:	691a      	ldr	r2, [r3, #16]
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	699b      	ldr	r3, [r3, #24]
 8007d56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d5a:	69b9      	ldr	r1, [r7, #24]
 8007d5c:	0148      	lsls	r0, r1, #5
 8007d5e:	69f9      	ldr	r1, [r7, #28]
 8007d60:	4401      	add	r1, r0
 8007d62:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007d66:	4313      	orrs	r3, r2
 8007d68:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	791b      	ldrb	r3, [r3, #4]
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d11f      	bne.n	8007db2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007d72:	69bb      	ldr	r3, [r7, #24]
 8007d74:	015a      	lsls	r2, r3, #5
 8007d76:	69fb      	ldr	r3, [r7, #28]
 8007d78:	4413      	add	r3, r2
 8007d7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d7e:	691b      	ldr	r3, [r3, #16]
 8007d80:	69ba      	ldr	r2, [r7, #24]
 8007d82:	0151      	lsls	r1, r2, #5
 8007d84:	69fa      	ldr	r2, [r7, #28]
 8007d86:	440a      	add	r2, r1
 8007d88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d8c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007d90:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	015a      	lsls	r2, r3, #5
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	4413      	add	r3, r2
 8007d9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d9e:	691b      	ldr	r3, [r3, #16]
 8007da0:	69ba      	ldr	r2, [r7, #24]
 8007da2:	0151      	lsls	r1, r2, #5
 8007da4:	69fa      	ldr	r2, [r7, #28]
 8007da6:	440a      	add	r2, r1
 8007da8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007db0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007db2:	79fb      	ldrb	r3, [r7, #7]
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d14b      	bne.n	8007e50 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	695b      	ldr	r3, [r3, #20]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d009      	beq.n	8007dd4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007dc0:	69bb      	ldr	r3, [r7, #24]
 8007dc2:	015a      	lsls	r2, r3, #5
 8007dc4:	69fb      	ldr	r3, [r7, #28]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dcc:	461a      	mov	r2, r3
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	695b      	ldr	r3, [r3, #20]
 8007dd2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	791b      	ldrb	r3, [r3, #4]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d128      	bne.n	8007e2e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d110      	bne.n	8007e0e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007dec:	69bb      	ldr	r3, [r7, #24]
 8007dee:	015a      	lsls	r2, r3, #5
 8007df0:	69fb      	ldr	r3, [r7, #28]
 8007df2:	4413      	add	r3, r2
 8007df4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	69ba      	ldr	r2, [r7, #24]
 8007dfc:	0151      	lsls	r1, r2, #5
 8007dfe:	69fa      	ldr	r2, [r7, #28]
 8007e00:	440a      	add	r2, r1
 8007e02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e06:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007e0a:	6013      	str	r3, [r2, #0]
 8007e0c:	e00f      	b.n	8007e2e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007e0e:	69bb      	ldr	r3, [r7, #24]
 8007e10:	015a      	lsls	r2, r3, #5
 8007e12:	69fb      	ldr	r3, [r7, #28]
 8007e14:	4413      	add	r3, r2
 8007e16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	69ba      	ldr	r2, [r7, #24]
 8007e1e:	0151      	lsls	r1, r2, #5
 8007e20:	69fa      	ldr	r2, [r7, #28]
 8007e22:	440a      	add	r2, r1
 8007e24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e2c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e2e:	69bb      	ldr	r3, [r7, #24]
 8007e30:	015a      	lsls	r2, r3, #5
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	4413      	add	r3, r2
 8007e36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	69ba      	ldr	r2, [r7, #24]
 8007e3e:	0151      	lsls	r1, r2, #5
 8007e40:	69fa      	ldr	r2, [r7, #28]
 8007e42:	440a      	add	r2, r1
 8007e44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e48:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007e4c:	6013      	str	r3, [r2, #0]
 8007e4e:	e133      	b.n	80080b8 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e50:	69bb      	ldr	r3, [r7, #24]
 8007e52:	015a      	lsls	r2, r3, #5
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	4413      	add	r3, r2
 8007e58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	69ba      	ldr	r2, [r7, #24]
 8007e60:	0151      	lsls	r1, r2, #5
 8007e62:	69fa      	ldr	r2, [r7, #28]
 8007e64:	440a      	add	r2, r1
 8007e66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e6a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007e6e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	791b      	ldrb	r3, [r3, #4]
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	d015      	beq.n	8007ea4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	699b      	ldr	r3, [r3, #24]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	f000 811b 	beq.w	80080b8 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007e82:	69fb      	ldr	r3, [r7, #28]
 8007e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	f003 030f 	and.w	r3, r3, #15
 8007e92:	2101      	movs	r1, #1
 8007e94:	fa01 f303 	lsl.w	r3, r1, r3
 8007e98:	69f9      	ldr	r1, [r7, #28]
 8007e9a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	634b      	str	r3, [r1, #52]	@ 0x34
 8007ea2:	e109      	b.n	80080b8 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007ea4:	69fb      	ldr	r3, [r7, #28]
 8007ea6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d110      	bne.n	8007ed6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007eb4:	69bb      	ldr	r3, [r7, #24]
 8007eb6:	015a      	lsls	r2, r3, #5
 8007eb8:	69fb      	ldr	r3, [r7, #28]
 8007eba:	4413      	add	r3, r2
 8007ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	69ba      	ldr	r2, [r7, #24]
 8007ec4:	0151      	lsls	r1, r2, #5
 8007ec6:	69fa      	ldr	r2, [r7, #28]
 8007ec8:	440a      	add	r2, r1
 8007eca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ece:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ed2:	6013      	str	r3, [r2, #0]
 8007ed4:	e00f      	b.n	8007ef6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007ed6:	69bb      	ldr	r3, [r7, #24]
 8007ed8:	015a      	lsls	r2, r3, #5
 8007eda:	69fb      	ldr	r3, [r7, #28]
 8007edc:	4413      	add	r3, r2
 8007ede:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	69ba      	ldr	r2, [r7, #24]
 8007ee6:	0151      	lsls	r1, r2, #5
 8007ee8:	69fa      	ldr	r2, [r7, #28]
 8007eea:	440a      	add	r2, r1
 8007eec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ef0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ef4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	6919      	ldr	r1, [r3, #16]
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	781a      	ldrb	r2, [r3, #0]
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	699b      	ldr	r3, [r3, #24]
 8007f02:	b298      	uxth	r0, r3
 8007f04:	79fb      	ldrb	r3, [r7, #7]
 8007f06:	9300      	str	r3, [sp, #0]
 8007f08:	4603      	mov	r3, r0
 8007f0a:	68f8      	ldr	r0, [r7, #12]
 8007f0c:	f000 fade 	bl	80084cc <USB_WritePacket>
 8007f10:	e0d2      	b.n	80080b8 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007f12:	69bb      	ldr	r3, [r7, #24]
 8007f14:	015a      	lsls	r2, r3, #5
 8007f16:	69fb      	ldr	r3, [r7, #28]
 8007f18:	4413      	add	r3, r2
 8007f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f1e:	691b      	ldr	r3, [r3, #16]
 8007f20:	69ba      	ldr	r2, [r7, #24]
 8007f22:	0151      	lsls	r1, r2, #5
 8007f24:	69fa      	ldr	r2, [r7, #28]
 8007f26:	440a      	add	r2, r1
 8007f28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f2c:	0cdb      	lsrs	r3, r3, #19
 8007f2e:	04db      	lsls	r3, r3, #19
 8007f30:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	015a      	lsls	r2, r3, #5
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	4413      	add	r3, r2
 8007f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f3e:	691b      	ldr	r3, [r3, #16]
 8007f40:	69ba      	ldr	r2, [r7, #24]
 8007f42:	0151      	lsls	r1, r2, #5
 8007f44:	69fa      	ldr	r2, [r7, #28]
 8007f46:	440a      	add	r2, r1
 8007f48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f4c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007f50:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007f54:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	699b      	ldr	r3, [r3, #24]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d126      	bne.n	8007fac <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007f5e:	69bb      	ldr	r3, [r7, #24]
 8007f60:	015a      	lsls	r2, r3, #5
 8007f62:	69fb      	ldr	r3, [r7, #28]
 8007f64:	4413      	add	r3, r2
 8007f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f6a:	691a      	ldr	r2, [r3, #16]
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	68db      	ldr	r3, [r3, #12]
 8007f70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f74:	69b9      	ldr	r1, [r7, #24]
 8007f76:	0148      	lsls	r0, r1, #5
 8007f78:	69f9      	ldr	r1, [r7, #28]
 8007f7a:	4401      	add	r1, r0
 8007f7c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007f80:	4313      	orrs	r3, r2
 8007f82:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007f84:	69bb      	ldr	r3, [r7, #24]
 8007f86:	015a      	lsls	r2, r3, #5
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	4413      	add	r3, r2
 8007f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f90:	691b      	ldr	r3, [r3, #16]
 8007f92:	69ba      	ldr	r2, [r7, #24]
 8007f94:	0151      	lsls	r1, r2, #5
 8007f96:	69fa      	ldr	r2, [r7, #28]
 8007f98:	440a      	add	r2, r1
 8007f9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f9e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007fa2:	6113      	str	r3, [r2, #16]
 8007fa4:	e03a      	b.n	800801c <USB_EPStartXfer+0x3e4>
 8007fa6:	bf00      	nop
 8007fa8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	699a      	ldr	r2, [r3, #24]
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	1e5a      	subs	r2, r3, #1
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fc0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	8afa      	ldrh	r2, [r7, #22]
 8007fc8:	fb03 f202 	mul.w	r2, r3, r2
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	015a      	lsls	r2, r3, #5
 8007fd4:	69fb      	ldr	r3, [r7, #28]
 8007fd6:	4413      	add	r3, r2
 8007fd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fdc:	691a      	ldr	r2, [r3, #16]
 8007fde:	8afb      	ldrh	r3, [r7, #22]
 8007fe0:	04d9      	lsls	r1, r3, #19
 8007fe2:	4b38      	ldr	r3, [pc, #224]	@ (80080c4 <USB_EPStartXfer+0x48c>)
 8007fe4:	400b      	ands	r3, r1
 8007fe6:	69b9      	ldr	r1, [r7, #24]
 8007fe8:	0148      	lsls	r0, r1, #5
 8007fea:	69f9      	ldr	r1, [r7, #28]
 8007fec:	4401      	add	r1, r0
 8007fee:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	015a      	lsls	r2, r3, #5
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008002:	691a      	ldr	r2, [r3, #16]
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	69db      	ldr	r3, [r3, #28]
 8008008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800800c:	69b9      	ldr	r1, [r7, #24]
 800800e:	0148      	lsls	r0, r1, #5
 8008010:	69f9      	ldr	r1, [r7, #28]
 8008012:	4401      	add	r1, r0
 8008014:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008018:	4313      	orrs	r3, r2
 800801a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800801c:	79fb      	ldrb	r3, [r7, #7]
 800801e:	2b01      	cmp	r3, #1
 8008020:	d10d      	bne.n	800803e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	691b      	ldr	r3, [r3, #16]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d009      	beq.n	800803e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	6919      	ldr	r1, [r3, #16]
 800802e:	69bb      	ldr	r3, [r7, #24]
 8008030:	015a      	lsls	r2, r3, #5
 8008032:	69fb      	ldr	r3, [r7, #28]
 8008034:	4413      	add	r3, r2
 8008036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800803a:	460a      	mov	r2, r1
 800803c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	791b      	ldrb	r3, [r3, #4]
 8008042:	2b01      	cmp	r3, #1
 8008044:	d128      	bne.n	8008098 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008046:	69fb      	ldr	r3, [r7, #28]
 8008048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800804c:	689b      	ldr	r3, [r3, #8]
 800804e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008052:	2b00      	cmp	r3, #0
 8008054:	d110      	bne.n	8008078 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008056:	69bb      	ldr	r3, [r7, #24]
 8008058:	015a      	lsls	r2, r3, #5
 800805a:	69fb      	ldr	r3, [r7, #28]
 800805c:	4413      	add	r3, r2
 800805e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	69ba      	ldr	r2, [r7, #24]
 8008066:	0151      	lsls	r1, r2, #5
 8008068:	69fa      	ldr	r2, [r7, #28]
 800806a:	440a      	add	r2, r1
 800806c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008070:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008074:	6013      	str	r3, [r2, #0]
 8008076:	e00f      	b.n	8008098 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008078:	69bb      	ldr	r3, [r7, #24]
 800807a:	015a      	lsls	r2, r3, #5
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	4413      	add	r3, r2
 8008080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	69ba      	ldr	r2, [r7, #24]
 8008088:	0151      	lsls	r1, r2, #5
 800808a:	69fa      	ldr	r2, [r7, #28]
 800808c:	440a      	add	r2, r1
 800808e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008092:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008096:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008098:	69bb      	ldr	r3, [r7, #24]
 800809a:	015a      	lsls	r2, r3, #5
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	4413      	add	r3, r2
 80080a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	69ba      	ldr	r2, [r7, #24]
 80080a8:	0151      	lsls	r1, r2, #5
 80080aa:	69fa      	ldr	r2, [r7, #28]
 80080ac:	440a      	add	r2, r1
 80080ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080b2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80080b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3720      	adds	r7, #32
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	1ff80000 	.word	0x1ff80000

080080c8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b087      	sub	sp, #28
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	4613      	mov	r3, r2
 80080d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	781b      	ldrb	r3, [r3, #0]
 80080de:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	785b      	ldrb	r3, [r3, #1]
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	f040 80ce 	bne.w	8008286 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	699b      	ldr	r3, [r3, #24]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d132      	bne.n	8008158 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	015a      	lsls	r2, r3, #5
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	4413      	add	r3, r2
 80080fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	693a      	ldr	r2, [r7, #16]
 8008102:	0151      	lsls	r1, r2, #5
 8008104:	697a      	ldr	r2, [r7, #20]
 8008106:	440a      	add	r2, r1
 8008108:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800810c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008110:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008114:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008116:	693b      	ldr	r3, [r7, #16]
 8008118:	015a      	lsls	r2, r3, #5
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	4413      	add	r3, r2
 800811e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008122:	691b      	ldr	r3, [r3, #16]
 8008124:	693a      	ldr	r2, [r7, #16]
 8008126:	0151      	lsls	r1, r2, #5
 8008128:	697a      	ldr	r2, [r7, #20]
 800812a:	440a      	add	r2, r1
 800812c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008130:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008134:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	015a      	lsls	r2, r3, #5
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	4413      	add	r3, r2
 800813e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008142:	691b      	ldr	r3, [r3, #16]
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	0151      	lsls	r1, r2, #5
 8008148:	697a      	ldr	r2, [r7, #20]
 800814a:	440a      	add	r2, r1
 800814c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008150:	0cdb      	lsrs	r3, r3, #19
 8008152:	04db      	lsls	r3, r3, #19
 8008154:	6113      	str	r3, [r2, #16]
 8008156:	e04e      	b.n	80081f6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	015a      	lsls	r2, r3, #5
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	4413      	add	r3, r2
 8008160:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008164:	691b      	ldr	r3, [r3, #16]
 8008166:	693a      	ldr	r2, [r7, #16]
 8008168:	0151      	lsls	r1, r2, #5
 800816a:	697a      	ldr	r2, [r7, #20]
 800816c:	440a      	add	r2, r1
 800816e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008172:	0cdb      	lsrs	r3, r3, #19
 8008174:	04db      	lsls	r3, r3, #19
 8008176:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	015a      	lsls	r2, r3, #5
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	4413      	add	r3, r2
 8008180:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008184:	691b      	ldr	r3, [r3, #16]
 8008186:	693a      	ldr	r2, [r7, #16]
 8008188:	0151      	lsls	r1, r2, #5
 800818a:	697a      	ldr	r2, [r7, #20]
 800818c:	440a      	add	r2, r1
 800818e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008192:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008196:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800819a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	699a      	ldr	r2, [r3, #24]
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d903      	bls.n	80081b0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	68da      	ldr	r2, [r3, #12]
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	015a      	lsls	r2, r3, #5
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	4413      	add	r3, r2
 80081b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081bc:	691b      	ldr	r3, [r3, #16]
 80081be:	693a      	ldr	r2, [r7, #16]
 80081c0:	0151      	lsls	r1, r2, #5
 80081c2:	697a      	ldr	r2, [r7, #20]
 80081c4:	440a      	add	r2, r1
 80081c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80081ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	015a      	lsls	r2, r3, #5
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	4413      	add	r3, r2
 80081d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081dc:	691a      	ldr	r2, [r3, #16]
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	699b      	ldr	r3, [r3, #24]
 80081e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081e6:	6939      	ldr	r1, [r7, #16]
 80081e8:	0148      	lsls	r0, r1, #5
 80081ea:	6979      	ldr	r1, [r7, #20]
 80081ec:	4401      	add	r1, r0
 80081ee:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80081f2:	4313      	orrs	r3, r2
 80081f4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80081f6:	79fb      	ldrb	r3, [r7, #7]
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d11e      	bne.n	800823a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	695b      	ldr	r3, [r3, #20]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d009      	beq.n	8008218 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	015a      	lsls	r2, r3, #5
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	4413      	add	r3, r2
 800820c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008210:	461a      	mov	r2, r3
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	695b      	ldr	r3, [r3, #20]
 8008216:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	015a      	lsls	r2, r3, #5
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	4413      	add	r3, r2
 8008220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	693a      	ldr	r2, [r7, #16]
 8008228:	0151      	lsls	r1, r2, #5
 800822a:	697a      	ldr	r2, [r7, #20]
 800822c:	440a      	add	r2, r1
 800822e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008232:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008236:	6013      	str	r3, [r2, #0]
 8008238:	e097      	b.n	800836a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	015a      	lsls	r2, r3, #5
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	4413      	add	r3, r2
 8008242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	693a      	ldr	r2, [r7, #16]
 800824a:	0151      	lsls	r1, r2, #5
 800824c:	697a      	ldr	r2, [r7, #20]
 800824e:	440a      	add	r2, r1
 8008250:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008254:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008258:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	699b      	ldr	r3, [r3, #24]
 800825e:	2b00      	cmp	r3, #0
 8008260:	f000 8083 	beq.w	800836a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800826a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	781b      	ldrb	r3, [r3, #0]
 8008270:	f003 030f 	and.w	r3, r3, #15
 8008274:	2101      	movs	r1, #1
 8008276:	fa01 f303 	lsl.w	r3, r1, r3
 800827a:	6979      	ldr	r1, [r7, #20]
 800827c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008280:	4313      	orrs	r3, r2
 8008282:	634b      	str	r3, [r1, #52]	@ 0x34
 8008284:	e071      	b.n	800836a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	015a      	lsls	r2, r3, #5
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	4413      	add	r3, r2
 800828e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008292:	691b      	ldr	r3, [r3, #16]
 8008294:	693a      	ldr	r2, [r7, #16]
 8008296:	0151      	lsls	r1, r2, #5
 8008298:	697a      	ldr	r2, [r7, #20]
 800829a:	440a      	add	r2, r1
 800829c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082a0:	0cdb      	lsrs	r3, r3, #19
 80082a2:	04db      	lsls	r3, r3, #19
 80082a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	015a      	lsls	r2, r3, #5
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	4413      	add	r3, r2
 80082ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082b2:	691b      	ldr	r3, [r3, #16]
 80082b4:	693a      	ldr	r2, [r7, #16]
 80082b6:	0151      	lsls	r1, r2, #5
 80082b8:	697a      	ldr	r2, [r7, #20]
 80082ba:	440a      	add	r2, r1
 80082bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082c0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80082c4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80082c8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d003      	beq.n	80082da <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	68da      	ldr	r2, [r3, #12]
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	68da      	ldr	r2, [r3, #12]
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	015a      	lsls	r2, r3, #5
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	4413      	add	r3, r2
 80082ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082ee:	691b      	ldr	r3, [r3, #16]
 80082f0:	693a      	ldr	r2, [r7, #16]
 80082f2:	0151      	lsls	r1, r2, #5
 80082f4:	697a      	ldr	r2, [r7, #20]
 80082f6:	440a      	add	r2, r1
 80082f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082fc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008300:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	015a      	lsls	r2, r3, #5
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	4413      	add	r3, r2
 800830a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800830e:	691a      	ldr	r2, [r3, #16]
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	69db      	ldr	r3, [r3, #28]
 8008314:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008318:	6939      	ldr	r1, [r7, #16]
 800831a:	0148      	lsls	r0, r1, #5
 800831c:	6979      	ldr	r1, [r7, #20]
 800831e:	4401      	add	r1, r0
 8008320:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008324:	4313      	orrs	r3, r2
 8008326:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008328:	79fb      	ldrb	r3, [r7, #7]
 800832a:	2b01      	cmp	r3, #1
 800832c:	d10d      	bne.n	800834a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	691b      	ldr	r3, [r3, #16]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d009      	beq.n	800834a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	6919      	ldr	r1, [r3, #16]
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	015a      	lsls	r2, r3, #5
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	4413      	add	r3, r2
 8008342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008346:	460a      	mov	r2, r1
 8008348:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	015a      	lsls	r2, r3, #5
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	4413      	add	r3, r2
 8008352:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	693a      	ldr	r2, [r7, #16]
 800835a:	0151      	lsls	r1, r2, #5
 800835c:	697a      	ldr	r2, [r7, #20]
 800835e:	440a      	add	r2, r1
 8008360:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008364:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008368:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800836a:	2300      	movs	r3, #0
}
 800836c:	4618      	mov	r0, r3
 800836e:	371c      	adds	r7, #28
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr

08008378 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008378:	b480      	push	{r7}
 800837a:	b087      	sub	sp, #28
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008382:	2300      	movs	r3, #0
 8008384:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008386:	2300      	movs	r3, #0
 8008388:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	785b      	ldrb	r3, [r3, #1]
 8008392:	2b01      	cmp	r3, #1
 8008394:	d14a      	bne.n	800842c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	015a      	lsls	r2, r3, #5
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	4413      	add	r3, r2
 80083a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083ae:	f040 8086 	bne.w	80084be <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	015a      	lsls	r2, r3, #5
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	4413      	add	r3, r2
 80083bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	683a      	ldr	r2, [r7, #0]
 80083c4:	7812      	ldrb	r2, [r2, #0]
 80083c6:	0151      	lsls	r1, r2, #5
 80083c8:	693a      	ldr	r2, [r7, #16]
 80083ca:	440a      	add	r2, r1
 80083cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083d0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80083d4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	015a      	lsls	r2, r3, #5
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	4413      	add	r3, r2
 80083e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	683a      	ldr	r2, [r7, #0]
 80083e8:	7812      	ldrb	r2, [r2, #0]
 80083ea:	0151      	lsls	r1, r2, #5
 80083ec:	693a      	ldr	r2, [r7, #16]
 80083ee:	440a      	add	r2, r1
 80083f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083f8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	3301      	adds	r3, #1
 80083fe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008406:	4293      	cmp	r3, r2
 8008408:	d902      	bls.n	8008410 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800840a:	2301      	movs	r3, #1
 800840c:	75fb      	strb	r3, [r7, #23]
          break;
 800840e:	e056      	b.n	80084be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	015a      	lsls	r2, r3, #5
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	4413      	add	r3, r2
 800841a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008424:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008428:	d0e7      	beq.n	80083fa <USB_EPStopXfer+0x82>
 800842a:	e048      	b.n	80084be <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	781b      	ldrb	r3, [r3, #0]
 8008430:	015a      	lsls	r2, r3, #5
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	4413      	add	r3, r2
 8008436:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008440:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008444:	d13b      	bne.n	80084be <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	015a      	lsls	r2, r3, #5
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	4413      	add	r3, r2
 8008450:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	683a      	ldr	r2, [r7, #0]
 8008458:	7812      	ldrb	r2, [r2, #0]
 800845a:	0151      	lsls	r1, r2, #5
 800845c:	693a      	ldr	r2, [r7, #16]
 800845e:	440a      	add	r2, r1
 8008460:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008464:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008468:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	015a      	lsls	r2, r3, #5
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	4413      	add	r3, r2
 8008474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	683a      	ldr	r2, [r7, #0]
 800847c:	7812      	ldrb	r2, [r2, #0]
 800847e:	0151      	lsls	r1, r2, #5
 8008480:	693a      	ldr	r2, [r7, #16]
 8008482:	440a      	add	r2, r1
 8008484:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008488:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800848c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	3301      	adds	r3, #1
 8008492:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f242 7210 	movw	r2, #10000	@ 0x2710
 800849a:	4293      	cmp	r3, r2
 800849c:	d902      	bls.n	80084a4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800849e:	2301      	movs	r3, #1
 80084a0:	75fb      	strb	r3, [r7, #23]
          break;
 80084a2:	e00c      	b.n	80084be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	781b      	ldrb	r3, [r3, #0]
 80084a8:	015a      	lsls	r2, r3, #5
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	4413      	add	r3, r2
 80084ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084bc:	d0e7      	beq.n	800848e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80084be:	7dfb      	ldrb	r3, [r7, #23]
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	371c      	adds	r7, #28
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr

080084cc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b089      	sub	sp, #36	@ 0x24
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	60b9      	str	r1, [r7, #8]
 80084d6:	4611      	mov	r1, r2
 80084d8:	461a      	mov	r2, r3
 80084da:	460b      	mov	r3, r1
 80084dc:	71fb      	strb	r3, [r7, #7]
 80084de:	4613      	mov	r3, r2
 80084e0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80084ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d123      	bne.n	800853a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80084f2:	88bb      	ldrh	r3, [r7, #4]
 80084f4:	3303      	adds	r3, #3
 80084f6:	089b      	lsrs	r3, r3, #2
 80084f8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80084fa:	2300      	movs	r3, #0
 80084fc:	61bb      	str	r3, [r7, #24]
 80084fe:	e018      	b.n	8008532 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008500:	79fb      	ldrb	r3, [r7, #7]
 8008502:	031a      	lsls	r2, r3, #12
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	4413      	add	r3, r2
 8008508:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800850c:	461a      	mov	r2, r3
 800850e:	69fb      	ldr	r3, [r7, #28]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	3301      	adds	r3, #1
 8008518:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800851a:	69fb      	ldr	r3, [r7, #28]
 800851c:	3301      	adds	r3, #1
 800851e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008520:	69fb      	ldr	r3, [r7, #28]
 8008522:	3301      	adds	r3, #1
 8008524:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008526:	69fb      	ldr	r3, [r7, #28]
 8008528:	3301      	adds	r3, #1
 800852a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800852c:	69bb      	ldr	r3, [r7, #24]
 800852e:	3301      	adds	r3, #1
 8008530:	61bb      	str	r3, [r7, #24]
 8008532:	69ba      	ldr	r2, [r7, #24]
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	429a      	cmp	r2, r3
 8008538:	d3e2      	bcc.n	8008500 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800853a:	2300      	movs	r3, #0
}
 800853c:	4618      	mov	r0, r3
 800853e:	3724      	adds	r7, #36	@ 0x24
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008548:	b480      	push	{r7}
 800854a:	b08b      	sub	sp, #44	@ 0x2c
 800854c:	af00      	add	r7, sp, #0
 800854e:	60f8      	str	r0, [r7, #12]
 8008550:	60b9      	str	r1, [r7, #8]
 8008552:	4613      	mov	r3, r2
 8008554:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800855e:	88fb      	ldrh	r3, [r7, #6]
 8008560:	089b      	lsrs	r3, r3, #2
 8008562:	b29b      	uxth	r3, r3
 8008564:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008566:	88fb      	ldrh	r3, [r7, #6]
 8008568:	f003 0303 	and.w	r3, r3, #3
 800856c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800856e:	2300      	movs	r3, #0
 8008570:	623b      	str	r3, [r7, #32]
 8008572:	e014      	b.n	800859e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857e:	601a      	str	r2, [r3, #0]
    pDest++;
 8008580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008582:	3301      	adds	r3, #1
 8008584:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008588:	3301      	adds	r3, #1
 800858a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800858c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858e:	3301      	adds	r3, #1
 8008590:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008594:	3301      	adds	r3, #1
 8008596:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008598:	6a3b      	ldr	r3, [r7, #32]
 800859a:	3301      	adds	r3, #1
 800859c:	623b      	str	r3, [r7, #32]
 800859e:	6a3a      	ldr	r2, [r7, #32]
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d3e6      	bcc.n	8008574 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80085a6:	8bfb      	ldrh	r3, [r7, #30]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d01e      	beq.n	80085ea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80085ac:	2300      	movs	r3, #0
 80085ae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80085b0:	69bb      	ldr	r3, [r7, #24]
 80085b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085b6:	461a      	mov	r2, r3
 80085b8:	f107 0310 	add.w	r3, r7, #16
 80085bc:	6812      	ldr	r2, [r2, #0]
 80085be:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80085c0:	693a      	ldr	r2, [r7, #16]
 80085c2:	6a3b      	ldr	r3, [r7, #32]
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	00db      	lsls	r3, r3, #3
 80085c8:	fa22 f303 	lsr.w	r3, r2, r3
 80085cc:	b2da      	uxtb	r2, r3
 80085ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d0:	701a      	strb	r2, [r3, #0]
      i++;
 80085d2:	6a3b      	ldr	r3, [r7, #32]
 80085d4:	3301      	adds	r3, #1
 80085d6:	623b      	str	r3, [r7, #32]
      pDest++;
 80085d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085da:	3301      	adds	r3, #1
 80085dc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80085de:	8bfb      	ldrh	r3, [r7, #30]
 80085e0:	3b01      	subs	r3, #1
 80085e2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80085e4:	8bfb      	ldrh	r3, [r7, #30]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d1ea      	bne.n	80085c0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80085ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	372c      	adds	r7, #44	@ 0x2c
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b085      	sub	sp, #20
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	785b      	ldrb	r3, [r3, #1]
 8008610:	2b01      	cmp	r3, #1
 8008612:	d12c      	bne.n	800866e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	015a      	lsls	r2, r3, #5
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	4413      	add	r3, r2
 800861c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	2b00      	cmp	r3, #0
 8008624:	db12      	blt.n	800864c <USB_EPSetStall+0x54>
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d00f      	beq.n	800864c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	015a      	lsls	r2, r3, #5
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	4413      	add	r3, r2
 8008634:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	68ba      	ldr	r2, [r7, #8]
 800863c:	0151      	lsls	r1, r2, #5
 800863e:	68fa      	ldr	r2, [r7, #12]
 8008640:	440a      	add	r2, r1
 8008642:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008646:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800864a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	015a      	lsls	r2, r3, #5
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	4413      	add	r3, r2
 8008654:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68ba      	ldr	r2, [r7, #8]
 800865c:	0151      	lsls	r1, r2, #5
 800865e:	68fa      	ldr	r2, [r7, #12]
 8008660:	440a      	add	r2, r1
 8008662:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008666:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800866a:	6013      	str	r3, [r2, #0]
 800866c:	e02b      	b.n	80086c6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	015a      	lsls	r2, r3, #5
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	4413      	add	r3, r2
 8008676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	2b00      	cmp	r3, #0
 800867e:	db12      	blt.n	80086a6 <USB_EPSetStall+0xae>
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d00f      	beq.n	80086a6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	015a      	lsls	r2, r3, #5
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	4413      	add	r3, r2
 800868e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	68ba      	ldr	r2, [r7, #8]
 8008696:	0151      	lsls	r1, r2, #5
 8008698:	68fa      	ldr	r2, [r7, #12]
 800869a:	440a      	add	r2, r1
 800869c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086a0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80086a4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	015a      	lsls	r2, r3, #5
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	4413      	add	r3, r2
 80086ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	68ba      	ldr	r2, [r7, #8]
 80086b6:	0151      	lsls	r1, r2, #5
 80086b8:	68fa      	ldr	r2, [r7, #12]
 80086ba:	440a      	add	r2, r1
 80086bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80086c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80086c4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80086c6:	2300      	movs	r3, #0
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3714      	adds	r7, #20
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	781b      	ldrb	r3, [r3, #0]
 80086e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	785b      	ldrb	r3, [r3, #1]
 80086ec:	2b01      	cmp	r3, #1
 80086ee:	d128      	bne.n	8008742 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	015a      	lsls	r2, r3, #5
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	4413      	add	r3, r2
 80086f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	68ba      	ldr	r2, [r7, #8]
 8008700:	0151      	lsls	r1, r2, #5
 8008702:	68fa      	ldr	r2, [r7, #12]
 8008704:	440a      	add	r2, r1
 8008706:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800870a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800870e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	791b      	ldrb	r3, [r3, #4]
 8008714:	2b03      	cmp	r3, #3
 8008716:	d003      	beq.n	8008720 <USB_EPClearStall+0x4c>
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	791b      	ldrb	r3, [r3, #4]
 800871c:	2b02      	cmp	r3, #2
 800871e:	d138      	bne.n	8008792 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	015a      	lsls	r2, r3, #5
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	4413      	add	r3, r2
 8008728:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	68ba      	ldr	r2, [r7, #8]
 8008730:	0151      	lsls	r1, r2, #5
 8008732:	68fa      	ldr	r2, [r7, #12]
 8008734:	440a      	add	r2, r1
 8008736:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800873a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800873e:	6013      	str	r3, [r2, #0]
 8008740:	e027      	b.n	8008792 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	015a      	lsls	r2, r3, #5
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	4413      	add	r3, r2
 800874a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	68ba      	ldr	r2, [r7, #8]
 8008752:	0151      	lsls	r1, r2, #5
 8008754:	68fa      	ldr	r2, [r7, #12]
 8008756:	440a      	add	r2, r1
 8008758:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800875c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008760:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	791b      	ldrb	r3, [r3, #4]
 8008766:	2b03      	cmp	r3, #3
 8008768:	d003      	beq.n	8008772 <USB_EPClearStall+0x9e>
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	791b      	ldrb	r3, [r3, #4]
 800876e:	2b02      	cmp	r3, #2
 8008770:	d10f      	bne.n	8008792 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	015a      	lsls	r2, r3, #5
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	4413      	add	r3, r2
 800877a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	68ba      	ldr	r2, [r7, #8]
 8008782:	0151      	lsls	r1, r2, #5
 8008784:	68fa      	ldr	r2, [r7, #12]
 8008786:	440a      	add	r2, r1
 8008788:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800878c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008790:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008792:	2300      	movs	r3, #0
}
 8008794:	4618      	mov	r0, r3
 8008796:	3714      	adds	r7, #20
 8008798:	46bd      	mov	sp, r7
 800879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879e:	4770      	bx	lr

080087a0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b085      	sub	sp, #20
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
 80087a8:	460b      	mov	r3, r1
 80087aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	68fa      	ldr	r2, [r7, #12]
 80087ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80087be:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80087c2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	78fb      	ldrb	r3, [r7, #3]
 80087ce:	011b      	lsls	r3, r3, #4
 80087d0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80087d4:	68f9      	ldr	r1, [r7, #12]
 80087d6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80087da:	4313      	orrs	r3, r2
 80087dc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80087de:	2300      	movs	r3, #0
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3714      	adds	r7, #20
 80087e4:	46bd      	mov	sp, r7
 80087e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ea:	4770      	bx	lr

080087ec <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b085      	sub	sp, #20
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	68fa      	ldr	r2, [r7, #12]
 8008802:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008806:	f023 0303 	bic.w	r3, r3, #3
 800880a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008812:	685b      	ldr	r3, [r3, #4]
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800881a:	f023 0302 	bic.w	r3, r3, #2
 800881e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008820:	2300      	movs	r3, #0
}
 8008822:	4618      	mov	r0, r3
 8008824:	3714      	adds	r7, #20
 8008826:	46bd      	mov	sp, r7
 8008828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882c:	4770      	bx	lr

0800882e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800882e:	b480      	push	{r7}
 8008830:	b085      	sub	sp, #20
 8008832:	af00      	add	r7, sp, #0
 8008834:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008848:	f023 0303 	bic.w	r3, r3, #3
 800884c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	68fa      	ldr	r2, [r7, #12]
 8008858:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800885c:	f043 0302 	orr.w	r3, r3, #2
 8008860:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008862:	2300      	movs	r3, #0
}
 8008864:	4618      	mov	r0, r3
 8008866:	3714      	adds	r7, #20
 8008868:	46bd      	mov	sp, r7
 800886a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886e:	4770      	bx	lr

08008870 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008870:	b480      	push	{r7}
 8008872:	b085      	sub	sp, #20
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	695b      	ldr	r3, [r3, #20]
 800887c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	699b      	ldr	r3, [r3, #24]
 8008882:	68fa      	ldr	r2, [r7, #12]
 8008884:	4013      	ands	r3, r2
 8008886:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008888:	68fb      	ldr	r3, [r7, #12]
}
 800888a:	4618      	mov	r0, r3
 800888c:	3714      	adds	r7, #20
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr

08008896 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008896:	b480      	push	{r7}
 8008898:	b085      	sub	sp, #20
 800889a:	af00      	add	r7, sp, #0
 800889c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088a8:	699b      	ldr	r3, [r3, #24]
 80088aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088b2:	69db      	ldr	r3, [r3, #28]
 80088b4:	68ba      	ldr	r2, [r7, #8]
 80088b6:	4013      	ands	r3, r2
 80088b8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	0c1b      	lsrs	r3, r3, #16
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3714      	adds	r7, #20
 80088c2:	46bd      	mov	sp, r7
 80088c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c8:	4770      	bx	lr

080088ca <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80088ca:	b480      	push	{r7}
 80088cc:	b085      	sub	sp, #20
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088dc:	699b      	ldr	r3, [r3, #24]
 80088de:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088e6:	69db      	ldr	r3, [r3, #28]
 80088e8:	68ba      	ldr	r2, [r7, #8]
 80088ea:	4013      	ands	r3, r2
 80088ec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	b29b      	uxth	r3, r3
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3714      	adds	r7, #20
 80088f6:	46bd      	mov	sp, r7
 80088f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fc:	4770      	bx	lr

080088fe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80088fe:	b480      	push	{r7}
 8008900:	b085      	sub	sp, #20
 8008902:	af00      	add	r7, sp, #0
 8008904:	6078      	str	r0, [r7, #4]
 8008906:	460b      	mov	r3, r1
 8008908:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800890e:	78fb      	ldrb	r3, [r7, #3]
 8008910:	015a      	lsls	r2, r3, #5
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	4413      	add	r3, r2
 8008916:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800891a:	689b      	ldr	r3, [r3, #8]
 800891c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008924:	695b      	ldr	r3, [r3, #20]
 8008926:	68ba      	ldr	r2, [r7, #8]
 8008928:	4013      	ands	r3, r2
 800892a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800892c:	68bb      	ldr	r3, [r7, #8]
}
 800892e:	4618      	mov	r0, r3
 8008930:	3714      	adds	r7, #20
 8008932:	46bd      	mov	sp, r7
 8008934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008938:	4770      	bx	lr

0800893a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800893a:	b480      	push	{r7}
 800893c:	b087      	sub	sp, #28
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
 8008942:	460b      	mov	r3, r1
 8008944:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800895a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800895c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800895e:	78fb      	ldrb	r3, [r7, #3]
 8008960:	f003 030f 	and.w	r3, r3, #15
 8008964:	68fa      	ldr	r2, [r7, #12]
 8008966:	fa22 f303 	lsr.w	r3, r2, r3
 800896a:	01db      	lsls	r3, r3, #7
 800896c:	b2db      	uxtb	r3, r3
 800896e:	693a      	ldr	r2, [r7, #16]
 8008970:	4313      	orrs	r3, r2
 8008972:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008974:	78fb      	ldrb	r3, [r7, #3]
 8008976:	015a      	lsls	r2, r3, #5
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	4413      	add	r3, r2
 800897c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	693a      	ldr	r2, [r7, #16]
 8008984:	4013      	ands	r3, r2
 8008986:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008988:	68bb      	ldr	r3, [r7, #8]
}
 800898a:	4618      	mov	r0, r3
 800898c:	371c      	adds	r7, #28
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr

08008996 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008996:	b480      	push	{r7}
 8008998:	b083      	sub	sp, #12
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	695b      	ldr	r3, [r3, #20]
 80089a2:	f003 0301 	and.w	r3, r3, #1
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	370c      	adds	r7, #12
 80089aa:	46bd      	mov	sp, r7
 80089ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b0:	4770      	bx	lr

080089b2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80089b2:	b480      	push	{r7}
 80089b4:	b085      	sub	sp, #20
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	68fa      	ldr	r2, [r7, #12]
 80089c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089cc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80089d0:	f023 0307 	bic.w	r3, r3, #7
 80089d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	68fa      	ldr	r2, [r7, #12]
 80089e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80089e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80089ea:	2300      	movs	r3, #0
}
 80089ec:	4618      	mov	r0, r3
 80089ee:	3714      	adds	r7, #20
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr

080089f8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b087      	sub	sp, #28
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	460b      	mov	r3, r1
 8008a02:	607a      	str	r2, [r7, #4]
 8008a04:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	333c      	adds	r3, #60	@ 0x3c
 8008a0e:	3304      	adds	r3, #4
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	4a26      	ldr	r2, [pc, #152]	@ (8008ab0 <USB_EP0_OutStart+0xb8>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d90a      	bls.n	8008a32 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a2c:	d101      	bne.n	8008a32 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	e037      	b.n	8008aa2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a38:	461a      	mov	r2, r3
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a44:	691b      	ldr	r3, [r3, #16]
 8008a46:	697a      	ldr	r2, [r7, #20]
 8008a48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a4c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008a50:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a58:	691b      	ldr	r3, [r3, #16]
 8008a5a:	697a      	ldr	r2, [r7, #20]
 8008a5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a60:	f043 0318 	orr.w	r3, r3, #24
 8008a64:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a6c:	691b      	ldr	r3, [r3, #16]
 8008a6e:	697a      	ldr	r2, [r7, #20]
 8008a70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a74:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008a78:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008a7a:	7afb      	ldrb	r3, [r7, #11]
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d10f      	bne.n	8008aa0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a86:	461a      	mov	r2, r3
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	697a      	ldr	r2, [r7, #20]
 8008a96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a9a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008a9e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008aa0:	2300      	movs	r3, #0
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	371c      	adds	r7, #28
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop
 8008ab0:	4f54300a 	.word	0x4f54300a

08008ab4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b085      	sub	sp, #20
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008abc:	2300      	movs	r3, #0
 8008abe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	4a13      	ldr	r2, [pc, #76]	@ (8008b18 <USB_CoreReset+0x64>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d901      	bls.n	8008ad2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008ace:	2303      	movs	r3, #3
 8008ad0:	e01b      	b.n	8008b0a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	daf2      	bge.n	8008ac0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008ada:	2300      	movs	r3, #0
 8008adc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	691b      	ldr	r3, [r3, #16]
 8008ae2:	f043 0201 	orr.w	r2, r3, #1
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	3301      	adds	r3, #1
 8008aee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	4a09      	ldr	r2, [pc, #36]	@ (8008b18 <USB_CoreReset+0x64>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d901      	bls.n	8008afc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008af8:	2303      	movs	r3, #3
 8008afa:	e006      	b.n	8008b0a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	691b      	ldr	r3, [r3, #16]
 8008b00:	f003 0301 	and.w	r3, r3, #1
 8008b04:	2b01      	cmp	r3, #1
 8008b06:	d0f0      	beq.n	8008aea <USB_CoreReset+0x36>

  return HAL_OK;
 8008b08:	2300      	movs	r3, #0
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3714      	adds	r7, #20
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b14:	4770      	bx	lr
 8008b16:	bf00      	nop
 8008b18:	00030d40 	.word	0x00030d40

08008b1c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b084      	sub	sp, #16
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
 8008b24:	460b      	mov	r3, r1
 8008b26:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008b28:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008b2c:	f002 fc34 	bl	800b398 <USBD_static_malloc>
 8008b30:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d109      	bne.n	8008b4c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	32b0      	adds	r2, #176	@ 0xb0
 8008b42:	2100      	movs	r1, #0
 8008b44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008b48:	2302      	movs	r3, #2
 8008b4a:	e0d4      	b.n	8008cf6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008b4c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008b50:	2100      	movs	r1, #0
 8008b52:	68f8      	ldr	r0, [r7, #12]
 8008b54:	f002 fc64 	bl	800b420 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	32b0      	adds	r2, #176	@ 0xb0
 8008b62:	68f9      	ldr	r1, [r7, #12]
 8008b64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	32b0      	adds	r2, #176	@ 0xb0
 8008b72:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	7c1b      	ldrb	r3, [r3, #16]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d138      	bne.n	8008bf6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008b84:	4b5e      	ldr	r3, [pc, #376]	@ (8008d00 <USBD_CDC_Init+0x1e4>)
 8008b86:	7819      	ldrb	r1, [r3, #0]
 8008b88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b8c:	2202      	movs	r2, #2
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f002 fadf 	bl	800b152 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008b94:	4b5a      	ldr	r3, [pc, #360]	@ (8008d00 <USBD_CDC_Init+0x1e4>)
 8008b96:	781b      	ldrb	r3, [r3, #0]
 8008b98:	f003 020f 	and.w	r2, r3, #15
 8008b9c:	6879      	ldr	r1, [r7, #4]
 8008b9e:	4613      	mov	r3, r2
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	4413      	add	r3, r2
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	440b      	add	r3, r1
 8008ba8:	3324      	adds	r3, #36	@ 0x24
 8008baa:	2201      	movs	r2, #1
 8008bac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008bae:	4b55      	ldr	r3, [pc, #340]	@ (8008d04 <USBD_CDC_Init+0x1e8>)
 8008bb0:	7819      	ldrb	r1, [r3, #0]
 8008bb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008bb6:	2202      	movs	r2, #2
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f002 faca 	bl	800b152 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008bbe:	4b51      	ldr	r3, [pc, #324]	@ (8008d04 <USBD_CDC_Init+0x1e8>)
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	f003 020f 	and.w	r2, r3, #15
 8008bc6:	6879      	ldr	r1, [r7, #4]
 8008bc8:	4613      	mov	r3, r2
 8008bca:	009b      	lsls	r3, r3, #2
 8008bcc:	4413      	add	r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	440b      	add	r3, r1
 8008bd2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008bda:	4b4b      	ldr	r3, [pc, #300]	@ (8008d08 <USBD_CDC_Init+0x1ec>)
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	f003 020f 	and.w	r2, r3, #15
 8008be2:	6879      	ldr	r1, [r7, #4]
 8008be4:	4613      	mov	r3, r2
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	4413      	add	r3, r2
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	440b      	add	r3, r1
 8008bee:	3326      	adds	r3, #38	@ 0x26
 8008bf0:	2210      	movs	r2, #16
 8008bf2:	801a      	strh	r2, [r3, #0]
 8008bf4:	e035      	b.n	8008c62 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008bf6:	4b42      	ldr	r3, [pc, #264]	@ (8008d00 <USBD_CDC_Init+0x1e4>)
 8008bf8:	7819      	ldrb	r1, [r3, #0]
 8008bfa:	2340      	movs	r3, #64	@ 0x40
 8008bfc:	2202      	movs	r2, #2
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f002 faa7 	bl	800b152 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008c04:	4b3e      	ldr	r3, [pc, #248]	@ (8008d00 <USBD_CDC_Init+0x1e4>)
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	f003 020f 	and.w	r2, r3, #15
 8008c0c:	6879      	ldr	r1, [r7, #4]
 8008c0e:	4613      	mov	r3, r2
 8008c10:	009b      	lsls	r3, r3, #2
 8008c12:	4413      	add	r3, r2
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	440b      	add	r3, r1
 8008c18:	3324      	adds	r3, #36	@ 0x24
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008c1e:	4b39      	ldr	r3, [pc, #228]	@ (8008d04 <USBD_CDC_Init+0x1e8>)
 8008c20:	7819      	ldrb	r1, [r3, #0]
 8008c22:	2340      	movs	r3, #64	@ 0x40
 8008c24:	2202      	movs	r2, #2
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f002 fa93 	bl	800b152 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008c2c:	4b35      	ldr	r3, [pc, #212]	@ (8008d04 <USBD_CDC_Init+0x1e8>)
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	f003 020f 	and.w	r2, r3, #15
 8008c34:	6879      	ldr	r1, [r7, #4]
 8008c36:	4613      	mov	r3, r2
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	4413      	add	r3, r2
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	440b      	add	r3, r1
 8008c40:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008c44:	2201      	movs	r2, #1
 8008c46:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008c48:	4b2f      	ldr	r3, [pc, #188]	@ (8008d08 <USBD_CDC_Init+0x1ec>)
 8008c4a:	781b      	ldrb	r3, [r3, #0]
 8008c4c:	f003 020f 	and.w	r2, r3, #15
 8008c50:	6879      	ldr	r1, [r7, #4]
 8008c52:	4613      	mov	r3, r2
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	4413      	add	r3, r2
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	440b      	add	r3, r1
 8008c5c:	3326      	adds	r3, #38	@ 0x26
 8008c5e:	2210      	movs	r2, #16
 8008c60:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008c62:	4b29      	ldr	r3, [pc, #164]	@ (8008d08 <USBD_CDC_Init+0x1ec>)
 8008c64:	7819      	ldrb	r1, [r3, #0]
 8008c66:	2308      	movs	r3, #8
 8008c68:	2203      	movs	r2, #3
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f002 fa71 	bl	800b152 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008c70:	4b25      	ldr	r3, [pc, #148]	@ (8008d08 <USBD_CDC_Init+0x1ec>)
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	f003 020f 	and.w	r2, r3, #15
 8008c78:	6879      	ldr	r1, [r7, #4]
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4413      	add	r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	440b      	add	r3, r1
 8008c84:	3324      	adds	r3, #36	@ 0x24
 8008c86:	2201      	movs	r2, #1
 8008c88:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c98:	687a      	ldr	r2, [r7, #4]
 8008c9a:	33b0      	adds	r3, #176	@ 0xb0
 8008c9c:	009b      	lsls	r3, r3, #2
 8008c9e:	4413      	add	r3, r2
 8008ca0:	685b      	ldr	r3, [r3, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d101      	bne.n	8008cc4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008cc0:	2302      	movs	r3, #2
 8008cc2:	e018      	b.n	8008cf6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	7c1b      	ldrb	r3, [r3, #16]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d10a      	bne.n	8008ce2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008ccc:	4b0d      	ldr	r3, [pc, #52]	@ (8008d04 <USBD_CDC_Init+0x1e8>)
 8008cce:	7819      	ldrb	r1, [r3, #0]
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008cd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f002 fb28 	bl	800b330 <USBD_LL_PrepareReceive>
 8008ce0:	e008      	b.n	8008cf4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008ce2:	4b08      	ldr	r3, [pc, #32]	@ (8008d04 <USBD_CDC_Init+0x1e8>)
 8008ce4:	7819      	ldrb	r1, [r3, #0]
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008cec:	2340      	movs	r3, #64	@ 0x40
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f002 fb1e 	bl	800b330 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008cf4:	2300      	movs	r3, #0
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3710      	adds	r7, #16
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}
 8008cfe:	bf00      	nop
 8008d00:	200000cb 	.word	0x200000cb
 8008d04:	200000cc 	.word	0x200000cc
 8008d08:	200000cd 	.word	0x200000cd

08008d0c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b082      	sub	sp, #8
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	460b      	mov	r3, r1
 8008d16:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008d18:	4b3a      	ldr	r3, [pc, #232]	@ (8008e04 <USBD_CDC_DeInit+0xf8>)
 8008d1a:	781b      	ldrb	r3, [r3, #0]
 8008d1c:	4619      	mov	r1, r3
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f002 fa3d 	bl	800b19e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008d24:	4b37      	ldr	r3, [pc, #220]	@ (8008e04 <USBD_CDC_DeInit+0xf8>)
 8008d26:	781b      	ldrb	r3, [r3, #0]
 8008d28:	f003 020f 	and.w	r2, r3, #15
 8008d2c:	6879      	ldr	r1, [r7, #4]
 8008d2e:	4613      	mov	r3, r2
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	4413      	add	r3, r2
 8008d34:	009b      	lsls	r3, r3, #2
 8008d36:	440b      	add	r3, r1
 8008d38:	3324      	adds	r3, #36	@ 0x24
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008d3e:	4b32      	ldr	r3, [pc, #200]	@ (8008e08 <USBD_CDC_DeInit+0xfc>)
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	4619      	mov	r1, r3
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f002 fa2a 	bl	800b19e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008d4a:	4b2f      	ldr	r3, [pc, #188]	@ (8008e08 <USBD_CDC_DeInit+0xfc>)
 8008d4c:	781b      	ldrb	r3, [r3, #0]
 8008d4e:	f003 020f 	and.w	r2, r3, #15
 8008d52:	6879      	ldr	r1, [r7, #4]
 8008d54:	4613      	mov	r3, r2
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	4413      	add	r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	440b      	add	r3, r1
 8008d5e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008d62:	2200      	movs	r2, #0
 8008d64:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008d66:	4b29      	ldr	r3, [pc, #164]	@ (8008e0c <USBD_CDC_DeInit+0x100>)
 8008d68:	781b      	ldrb	r3, [r3, #0]
 8008d6a:	4619      	mov	r1, r3
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f002 fa16 	bl	800b19e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008d72:	4b26      	ldr	r3, [pc, #152]	@ (8008e0c <USBD_CDC_DeInit+0x100>)
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	f003 020f 	and.w	r2, r3, #15
 8008d7a:	6879      	ldr	r1, [r7, #4]
 8008d7c:	4613      	mov	r3, r2
 8008d7e:	009b      	lsls	r3, r3, #2
 8008d80:	4413      	add	r3, r2
 8008d82:	009b      	lsls	r3, r3, #2
 8008d84:	440b      	add	r3, r1
 8008d86:	3324      	adds	r3, #36	@ 0x24
 8008d88:	2200      	movs	r2, #0
 8008d8a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008d8c:	4b1f      	ldr	r3, [pc, #124]	@ (8008e0c <USBD_CDC_DeInit+0x100>)
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	f003 020f 	and.w	r2, r3, #15
 8008d94:	6879      	ldr	r1, [r7, #4]
 8008d96:	4613      	mov	r3, r2
 8008d98:	009b      	lsls	r3, r3, #2
 8008d9a:	4413      	add	r3, r2
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	440b      	add	r3, r1
 8008da0:	3326      	adds	r3, #38	@ 0x26
 8008da2:	2200      	movs	r2, #0
 8008da4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	32b0      	adds	r2, #176	@ 0xb0
 8008db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d01f      	beq.n	8008df8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	33b0      	adds	r3, #176	@ 0xb0
 8008dc2:	009b      	lsls	r3, r3, #2
 8008dc4:	4413      	add	r3, r2
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	32b0      	adds	r2, #176	@ 0xb0
 8008dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f002 faea 	bl	800b3b4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	32b0      	adds	r2, #176	@ 0xb0
 8008dea:	2100      	movs	r1, #0
 8008dec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008df8:	2300      	movs	r3, #0
}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	3708      	adds	r7, #8
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}
 8008e02:	bf00      	nop
 8008e04:	200000cb 	.word	0x200000cb
 8008e08:	200000cc 	.word	0x200000cc
 8008e0c:	200000cd 	.word	0x200000cd

08008e10 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b086      	sub	sp, #24
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	32b0      	adds	r2, #176	@ 0xb0
 8008e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e28:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e32:	2300      	movs	r3, #0
 8008e34:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d101      	bne.n	8008e40 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008e3c:	2303      	movs	r3, #3
 8008e3e:	e0bf      	b.n	8008fc0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	781b      	ldrb	r3, [r3, #0]
 8008e44:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d050      	beq.n	8008eee <USBD_CDC_Setup+0xde>
 8008e4c:	2b20      	cmp	r3, #32
 8008e4e:	f040 80af 	bne.w	8008fb0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	88db      	ldrh	r3, [r3, #6]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d03a      	beq.n	8008ed0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	b25b      	sxtb	r3, r3
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	da1b      	bge.n	8008e9c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	33b0      	adds	r3, #176	@ 0xb0
 8008e6e:	009b      	lsls	r3, r3, #2
 8008e70:	4413      	add	r3, r2
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	689b      	ldr	r3, [r3, #8]
 8008e76:	683a      	ldr	r2, [r7, #0]
 8008e78:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008e7a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008e7c:	683a      	ldr	r2, [r7, #0]
 8008e7e:	88d2      	ldrh	r2, [r2, #6]
 8008e80:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	88db      	ldrh	r3, [r3, #6]
 8008e86:	2b07      	cmp	r3, #7
 8008e88:	bf28      	it	cs
 8008e8a:	2307      	movcs	r3, #7
 8008e8c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	89fa      	ldrh	r2, [r7, #14]
 8008e92:	4619      	mov	r1, r3
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	f001 fd41 	bl	800a91c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008e9a:	e090      	b.n	8008fbe <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	785a      	ldrb	r2, [r3, #1]
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	88db      	ldrh	r3, [r3, #6]
 8008eaa:	2b3f      	cmp	r3, #63	@ 0x3f
 8008eac:	d803      	bhi.n	8008eb6 <USBD_CDC_Setup+0xa6>
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	88db      	ldrh	r3, [r3, #6]
 8008eb2:	b2da      	uxtb	r2, r3
 8008eb4:	e000      	b.n	8008eb8 <USBD_CDC_Setup+0xa8>
 8008eb6:	2240      	movs	r2, #64	@ 0x40
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008ebe:	6939      	ldr	r1, [r7, #16]
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f001 fd53 	bl	800a974 <USBD_CtlPrepareRx>
      break;
 8008ece:	e076      	b.n	8008fbe <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	33b0      	adds	r3, #176	@ 0xb0
 8008eda:	009b      	lsls	r3, r3, #2
 8008edc:	4413      	add	r3, r2
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	689b      	ldr	r3, [r3, #8]
 8008ee2:	683a      	ldr	r2, [r7, #0]
 8008ee4:	7850      	ldrb	r0, [r2, #1]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	6839      	ldr	r1, [r7, #0]
 8008eea:	4798      	blx	r3
      break;
 8008eec:	e067      	b.n	8008fbe <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	785b      	ldrb	r3, [r3, #1]
 8008ef2:	2b0b      	cmp	r3, #11
 8008ef4:	d851      	bhi.n	8008f9a <USBD_CDC_Setup+0x18a>
 8008ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8008efc <USBD_CDC_Setup+0xec>)
 8008ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008efc:	08008f2d 	.word	0x08008f2d
 8008f00:	08008fa9 	.word	0x08008fa9
 8008f04:	08008f9b 	.word	0x08008f9b
 8008f08:	08008f9b 	.word	0x08008f9b
 8008f0c:	08008f9b 	.word	0x08008f9b
 8008f10:	08008f9b 	.word	0x08008f9b
 8008f14:	08008f9b 	.word	0x08008f9b
 8008f18:	08008f9b 	.word	0x08008f9b
 8008f1c:	08008f9b 	.word	0x08008f9b
 8008f20:	08008f9b 	.word	0x08008f9b
 8008f24:	08008f57 	.word	0x08008f57
 8008f28:	08008f81 	.word	0x08008f81
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	2b03      	cmp	r3, #3
 8008f36:	d107      	bne.n	8008f48 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008f38:	f107 030a 	add.w	r3, r7, #10
 8008f3c:	2202      	movs	r2, #2
 8008f3e:	4619      	mov	r1, r3
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f001 fceb 	bl	800a91c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008f46:	e032      	b.n	8008fae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008f48:	6839      	ldr	r1, [r7, #0]
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f001 fc75 	bl	800a83a <USBD_CtlError>
            ret = USBD_FAIL;
 8008f50:	2303      	movs	r3, #3
 8008f52:	75fb      	strb	r3, [r7, #23]
          break;
 8008f54:	e02b      	b.n	8008fae <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	2b03      	cmp	r3, #3
 8008f60:	d107      	bne.n	8008f72 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008f62:	f107 030d 	add.w	r3, r7, #13
 8008f66:	2201      	movs	r2, #1
 8008f68:	4619      	mov	r1, r3
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f001 fcd6 	bl	800a91c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008f70:	e01d      	b.n	8008fae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008f72:	6839      	ldr	r1, [r7, #0]
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f001 fc60 	bl	800a83a <USBD_CtlError>
            ret = USBD_FAIL;
 8008f7a:	2303      	movs	r3, #3
 8008f7c:	75fb      	strb	r3, [r7, #23]
          break;
 8008f7e:	e016      	b.n	8008fae <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	2b03      	cmp	r3, #3
 8008f8a:	d00f      	beq.n	8008fac <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008f8c:	6839      	ldr	r1, [r7, #0]
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f001 fc53 	bl	800a83a <USBD_CtlError>
            ret = USBD_FAIL;
 8008f94:	2303      	movs	r3, #3
 8008f96:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008f98:	e008      	b.n	8008fac <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008f9a:	6839      	ldr	r1, [r7, #0]
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f001 fc4c 	bl	800a83a <USBD_CtlError>
          ret = USBD_FAIL;
 8008fa2:	2303      	movs	r3, #3
 8008fa4:	75fb      	strb	r3, [r7, #23]
          break;
 8008fa6:	e002      	b.n	8008fae <USBD_CDC_Setup+0x19e>
          break;
 8008fa8:	bf00      	nop
 8008faa:	e008      	b.n	8008fbe <USBD_CDC_Setup+0x1ae>
          break;
 8008fac:	bf00      	nop
      }
      break;
 8008fae:	e006      	b.n	8008fbe <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008fb0:	6839      	ldr	r1, [r7, #0]
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f001 fc41 	bl	800a83a <USBD_CtlError>
      ret = USBD_FAIL;
 8008fb8:	2303      	movs	r3, #3
 8008fba:	75fb      	strb	r3, [r7, #23]
      break;
 8008fbc:	bf00      	nop
  }

  return (uint8_t)ret;
 8008fbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3718      	adds	r7, #24
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b084      	sub	sp, #16
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
 8008fd0:	460b      	mov	r3, r1
 8008fd2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008fda:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	32b0      	adds	r2, #176	@ 0xb0
 8008fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d101      	bne.n	8008ff2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008fee:	2303      	movs	r3, #3
 8008ff0:	e065      	b.n	80090be <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	32b0      	adds	r2, #176	@ 0xb0
 8008ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009000:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009002:	78fb      	ldrb	r3, [r7, #3]
 8009004:	f003 020f 	and.w	r2, r3, #15
 8009008:	6879      	ldr	r1, [r7, #4]
 800900a:	4613      	mov	r3, r2
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	4413      	add	r3, r2
 8009010:	009b      	lsls	r3, r3, #2
 8009012:	440b      	add	r3, r1
 8009014:	3318      	adds	r3, #24
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d02f      	beq.n	800907c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800901c:	78fb      	ldrb	r3, [r7, #3]
 800901e:	f003 020f 	and.w	r2, r3, #15
 8009022:	6879      	ldr	r1, [r7, #4]
 8009024:	4613      	mov	r3, r2
 8009026:	009b      	lsls	r3, r3, #2
 8009028:	4413      	add	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	440b      	add	r3, r1
 800902e:	3318      	adds	r3, #24
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	78fb      	ldrb	r3, [r7, #3]
 8009034:	f003 010f 	and.w	r1, r3, #15
 8009038:	68f8      	ldr	r0, [r7, #12]
 800903a:	460b      	mov	r3, r1
 800903c:	00db      	lsls	r3, r3, #3
 800903e:	440b      	add	r3, r1
 8009040:	009b      	lsls	r3, r3, #2
 8009042:	4403      	add	r3, r0
 8009044:	3348      	adds	r3, #72	@ 0x48
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	fbb2 f1f3 	udiv	r1, r2, r3
 800904c:	fb01 f303 	mul.w	r3, r1, r3
 8009050:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009052:	2b00      	cmp	r3, #0
 8009054:	d112      	bne.n	800907c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009056:	78fb      	ldrb	r3, [r7, #3]
 8009058:	f003 020f 	and.w	r2, r3, #15
 800905c:	6879      	ldr	r1, [r7, #4]
 800905e:	4613      	mov	r3, r2
 8009060:	009b      	lsls	r3, r3, #2
 8009062:	4413      	add	r3, r2
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	440b      	add	r3, r1
 8009068:	3318      	adds	r3, #24
 800906a:	2200      	movs	r2, #0
 800906c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800906e:	78f9      	ldrb	r1, [r7, #3]
 8009070:	2300      	movs	r3, #0
 8009072:	2200      	movs	r2, #0
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f002 f93a 	bl	800b2ee <USBD_LL_Transmit>
 800907a:	e01f      	b.n	80090bc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	2200      	movs	r2, #0
 8009080:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800908a:	687a      	ldr	r2, [r7, #4]
 800908c:	33b0      	adds	r3, #176	@ 0xb0
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	4413      	add	r3, r2
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	691b      	ldr	r3, [r3, #16]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d010      	beq.n	80090bc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80090a0:	687a      	ldr	r2, [r7, #4]
 80090a2:	33b0      	adds	r3, #176	@ 0xb0
 80090a4:	009b      	lsls	r3, r3, #2
 80090a6:	4413      	add	r3, r2
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	691b      	ldr	r3, [r3, #16]
 80090ac:	68ba      	ldr	r2, [r7, #8]
 80090ae:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80090b2:	68ba      	ldr	r2, [r7, #8]
 80090b4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80090b8:	78fa      	ldrb	r2, [r7, #3]
 80090ba:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3710      	adds	r7, #16
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}

080090c6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80090c6:	b580      	push	{r7, lr}
 80090c8:	b084      	sub	sp, #16
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	6078      	str	r0, [r7, #4]
 80090ce:	460b      	mov	r3, r1
 80090d0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	32b0      	adds	r2, #176	@ 0xb0
 80090dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090e0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	32b0      	adds	r2, #176	@ 0xb0
 80090ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d101      	bne.n	80090f8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80090f4:	2303      	movs	r3, #3
 80090f6:	e01a      	b.n	800912e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80090f8:	78fb      	ldrb	r3, [r7, #3]
 80090fa:	4619      	mov	r1, r3
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f002 f938 	bl	800b372 <USBD_LL_GetRxDataSize>
 8009102:	4602      	mov	r2, r0
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	33b0      	adds	r3, #176	@ 0xb0
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	4413      	add	r3, r2
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009122:	68fa      	ldr	r2, [r7, #12]
 8009124:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009128:	4611      	mov	r1, r2
 800912a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800912c:	2300      	movs	r3, #0
}
 800912e:	4618      	mov	r0, r3
 8009130:	3710      	adds	r7, #16
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}

08009136 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009136:	b580      	push	{r7, lr}
 8009138:	b084      	sub	sp, #16
 800913a:	af00      	add	r7, sp, #0
 800913c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	32b0      	adds	r2, #176	@ 0xb0
 8009148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800914c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d101      	bne.n	8009158 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009154:	2303      	movs	r3, #3
 8009156:	e024      	b.n	80091a2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800915e:	687a      	ldr	r2, [r7, #4]
 8009160:	33b0      	adds	r3, #176	@ 0xb0
 8009162:	009b      	lsls	r3, r3, #2
 8009164:	4413      	add	r3, r2
 8009166:	685b      	ldr	r3, [r3, #4]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d019      	beq.n	80091a0 <USBD_CDC_EP0_RxReady+0x6a>
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009172:	2bff      	cmp	r3, #255	@ 0xff
 8009174:	d014      	beq.n	80091a0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800917c:	687a      	ldr	r2, [r7, #4]
 800917e:	33b0      	adds	r3, #176	@ 0xb0
 8009180:	009b      	lsls	r3, r3, #2
 8009182:	4413      	add	r3, r2
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	689b      	ldr	r3, [r3, #8]
 8009188:	68fa      	ldr	r2, [r7, #12]
 800918a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800918e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009190:	68fa      	ldr	r2, [r7, #12]
 8009192:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009196:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	22ff      	movs	r2, #255	@ 0xff
 800919c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80091a0:	2300      	movs	r3, #0
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
	...

080091ac <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b086      	sub	sp, #24
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80091b4:	2182      	movs	r1, #130	@ 0x82
 80091b6:	4818      	ldr	r0, [pc, #96]	@ (8009218 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80091b8:	f000 fd09 	bl	8009bce <USBD_GetEpDesc>
 80091bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80091be:	2101      	movs	r1, #1
 80091c0:	4815      	ldr	r0, [pc, #84]	@ (8009218 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80091c2:	f000 fd04 	bl	8009bce <USBD_GetEpDesc>
 80091c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80091c8:	2181      	movs	r1, #129	@ 0x81
 80091ca:	4813      	ldr	r0, [pc, #76]	@ (8009218 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80091cc:	f000 fcff 	bl	8009bce <USBD_GetEpDesc>
 80091d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d002      	beq.n	80091de <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	2210      	movs	r2, #16
 80091dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d006      	beq.n	80091f2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	2200      	movs	r2, #0
 80091e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80091ec:	711a      	strb	r2, [r3, #4]
 80091ee:	2200      	movs	r2, #0
 80091f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d006      	beq.n	8009206 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2200      	movs	r2, #0
 80091fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009200:	711a      	strb	r2, [r3, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2243      	movs	r2, #67	@ 0x43
 800920a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800920c:	4b02      	ldr	r3, [pc, #8]	@ (8009218 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800920e:	4618      	mov	r0, r3
 8009210:	3718      	adds	r7, #24
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
 8009216:	bf00      	nop
 8009218:	20000088 	.word	0x20000088

0800921c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b086      	sub	sp, #24
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009224:	2182      	movs	r1, #130	@ 0x82
 8009226:	4818      	ldr	r0, [pc, #96]	@ (8009288 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009228:	f000 fcd1 	bl	8009bce <USBD_GetEpDesc>
 800922c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800922e:	2101      	movs	r1, #1
 8009230:	4815      	ldr	r0, [pc, #84]	@ (8009288 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009232:	f000 fccc 	bl	8009bce <USBD_GetEpDesc>
 8009236:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009238:	2181      	movs	r1, #129	@ 0x81
 800923a:	4813      	ldr	r0, [pc, #76]	@ (8009288 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800923c:	f000 fcc7 	bl	8009bce <USBD_GetEpDesc>
 8009240:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d002      	beq.n	800924e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	2210      	movs	r2, #16
 800924c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d006      	beq.n	8009262 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	2200      	movs	r2, #0
 8009258:	711a      	strb	r2, [r3, #4]
 800925a:	2200      	movs	r2, #0
 800925c:	f042 0202 	orr.w	r2, r2, #2
 8009260:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d006      	beq.n	8009276 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	2200      	movs	r2, #0
 800926c:	711a      	strb	r2, [r3, #4]
 800926e:	2200      	movs	r2, #0
 8009270:	f042 0202 	orr.w	r2, r2, #2
 8009274:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2243      	movs	r2, #67	@ 0x43
 800927a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800927c:	4b02      	ldr	r3, [pc, #8]	@ (8009288 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800927e:	4618      	mov	r0, r3
 8009280:	3718      	adds	r7, #24
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	20000088 	.word	0x20000088

0800928c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b086      	sub	sp, #24
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009294:	2182      	movs	r1, #130	@ 0x82
 8009296:	4818      	ldr	r0, [pc, #96]	@ (80092f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009298:	f000 fc99 	bl	8009bce <USBD_GetEpDesc>
 800929c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800929e:	2101      	movs	r1, #1
 80092a0:	4815      	ldr	r0, [pc, #84]	@ (80092f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80092a2:	f000 fc94 	bl	8009bce <USBD_GetEpDesc>
 80092a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80092a8:	2181      	movs	r1, #129	@ 0x81
 80092aa:	4813      	ldr	r0, [pc, #76]	@ (80092f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80092ac:	f000 fc8f 	bl	8009bce <USBD_GetEpDesc>
 80092b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d002      	beq.n	80092be <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	2210      	movs	r2, #16
 80092bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d006      	beq.n	80092d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80092c4:	693b      	ldr	r3, [r7, #16]
 80092c6:	2200      	movs	r2, #0
 80092c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80092cc:	711a      	strb	r2, [r3, #4]
 80092ce:	2200      	movs	r2, #0
 80092d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d006      	beq.n	80092e6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2200      	movs	r2, #0
 80092dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80092e0:	711a      	strb	r2, [r3, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2243      	movs	r2, #67	@ 0x43
 80092ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80092ec:	4b02      	ldr	r3, [pc, #8]	@ (80092f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3718      	adds	r7, #24
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	bf00      	nop
 80092f8:	20000088 	.word	0x20000088

080092fc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	220a      	movs	r2, #10
 8009308:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800930a:	4b03      	ldr	r3, [pc, #12]	@ (8009318 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800930c:	4618      	mov	r0, r3
 800930e:	370c      	adds	r7, #12
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr
 8009318:	20000044 	.word	0x20000044

0800931c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800931c:	b480      	push	{r7}
 800931e:	b083      	sub	sp, #12
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d101      	bne.n	8009330 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800932c:	2303      	movs	r3, #3
 800932e:	e009      	b.n	8009344 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009336:	687a      	ldr	r2, [r7, #4]
 8009338:	33b0      	adds	r3, #176	@ 0xb0
 800933a:	009b      	lsls	r3, r3, #2
 800933c:	4413      	add	r3, r2
 800933e:	683a      	ldr	r2, [r7, #0]
 8009340:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009342:	2300      	movs	r3, #0
}
 8009344:	4618      	mov	r0, r3
 8009346:	370c      	adds	r7, #12
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr

08009350 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009350:	b480      	push	{r7}
 8009352:	b087      	sub	sp, #28
 8009354:	af00      	add	r7, sp, #0
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	60b9      	str	r1, [r7, #8]
 800935a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	32b0      	adds	r2, #176	@ 0xb0
 8009366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800936a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d101      	bne.n	8009376 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009372:	2303      	movs	r3, #3
 8009374:	e008      	b.n	8009388 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	68ba      	ldr	r2, [r7, #8]
 800937a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	687a      	ldr	r2, [r7, #4]
 8009382:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009386:	2300      	movs	r3, #0
}
 8009388:	4618      	mov	r0, r3
 800938a:	371c      	adds	r7, #28
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr

08009394 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009394:	b480      	push	{r7}
 8009396:	b085      	sub	sp, #20
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	32b0      	adds	r2, #176	@ 0xb0
 80093a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093ac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d101      	bne.n	80093b8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80093b4:	2303      	movs	r3, #3
 80093b6:	e004      	b.n	80093c2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	683a      	ldr	r2, [r7, #0]
 80093bc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80093c0:	2300      	movs	r3, #0
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3714      	adds	r7, #20
 80093c6:	46bd      	mov	sp, r7
 80093c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093cc:	4770      	bx	lr
	...

080093d0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b084      	sub	sp, #16
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	32b0      	adds	r2, #176	@ 0xb0
 80093e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093e6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	32b0      	adds	r2, #176	@ 0xb0
 80093f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d101      	bne.n	80093fe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80093fa:	2303      	movs	r3, #3
 80093fc:	e018      	b.n	8009430 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	7c1b      	ldrb	r3, [r3, #16]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d10a      	bne.n	800941c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009406:	4b0c      	ldr	r3, [pc, #48]	@ (8009438 <USBD_CDC_ReceivePacket+0x68>)
 8009408:	7819      	ldrb	r1, [r3, #0]
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009410:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f001 ff8b 	bl	800b330 <USBD_LL_PrepareReceive>
 800941a:	e008      	b.n	800942e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800941c:	4b06      	ldr	r3, [pc, #24]	@ (8009438 <USBD_CDC_ReceivePacket+0x68>)
 800941e:	7819      	ldrb	r1, [r3, #0]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009426:	2340      	movs	r3, #64	@ 0x40
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f001 ff81 	bl	800b330 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800942e:	2300      	movs	r3, #0
}
 8009430:	4618      	mov	r0, r3
 8009432:	3710      	adds	r7, #16
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}
 8009438:	200000cc 	.word	0x200000cc

0800943c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b086      	sub	sp, #24
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	4613      	mov	r3, r2
 8009448:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d101      	bne.n	8009454 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009450:	2303      	movs	r3, #3
 8009452:	e01f      	b.n	8009494 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	2200      	movs	r2, #0
 8009458:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	2200      	movs	r2, #0
 8009460:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	2200      	movs	r2, #0
 8009468:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d003      	beq.n	800947a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	68ba      	ldr	r2, [r7, #8]
 8009476:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2201      	movs	r2, #1
 800947e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	79fa      	ldrb	r2, [r7, #7]
 8009486:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009488:	68f8      	ldr	r0, [r7, #12]
 800948a:	f001 fdfb 	bl	800b084 <USBD_LL_Init>
 800948e:	4603      	mov	r3, r0
 8009490:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009492:	7dfb      	ldrb	r3, [r7, #23]
}
 8009494:	4618      	mov	r0, r3
 8009496:	3718      	adds	r7, #24
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}

0800949c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b084      	sub	sp, #16
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80094a6:	2300      	movs	r3, #0
 80094a8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d101      	bne.n	80094b4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80094b0:	2303      	movs	r3, #3
 80094b2:	e025      	b.n	8009500 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	683a      	ldr	r2, [r7, #0]
 80094b8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	32ae      	adds	r2, #174	@ 0xae
 80094c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d00f      	beq.n	80094f0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	32ae      	adds	r2, #174	@ 0xae
 80094da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094e0:	f107 020e 	add.w	r2, r7, #14
 80094e4:	4610      	mov	r0, r2
 80094e6:	4798      	blx	r3
 80094e8:	4602      	mov	r2, r0
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80094f6:	1c5a      	adds	r2, r3, #1
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80094fe:	2300      	movs	r3, #0
}
 8009500:	4618      	mov	r0, r3
 8009502:	3710      	adds	r7, #16
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}

08009508 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b082      	sub	sp, #8
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f001 fe03 	bl	800b11c <USBD_LL_Start>
 8009516:	4603      	mov	r3, r0
}
 8009518:	4618      	mov	r0, r3
 800951a:	3708      	adds	r7, #8
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}

08009520 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009520:	b480      	push	{r7}
 8009522:	b083      	sub	sp, #12
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009528:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800952a:	4618      	mov	r0, r3
 800952c:	370c      	adds	r7, #12
 800952e:	46bd      	mov	sp, r7
 8009530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009534:	4770      	bx	lr

08009536 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009536:	b580      	push	{r7, lr}
 8009538:	b084      	sub	sp, #16
 800953a:	af00      	add	r7, sp, #0
 800953c:	6078      	str	r0, [r7, #4]
 800953e:	460b      	mov	r3, r1
 8009540:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009542:	2300      	movs	r3, #0
 8009544:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800954c:	2b00      	cmp	r3, #0
 800954e:	d009      	beq.n	8009564 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	78fa      	ldrb	r2, [r7, #3]
 800955a:	4611      	mov	r1, r2
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	4798      	blx	r3
 8009560:	4603      	mov	r3, r0
 8009562:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009564:	7bfb      	ldrb	r3, [r7, #15]
}
 8009566:	4618      	mov	r0, r3
 8009568:	3710      	adds	r7, #16
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}

0800956e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800956e:	b580      	push	{r7, lr}
 8009570:	b084      	sub	sp, #16
 8009572:	af00      	add	r7, sp, #0
 8009574:	6078      	str	r0, [r7, #4]
 8009576:	460b      	mov	r3, r1
 8009578:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800957a:	2300      	movs	r3, #0
 800957c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009584:	685b      	ldr	r3, [r3, #4]
 8009586:	78fa      	ldrb	r2, [r7, #3]
 8009588:	4611      	mov	r1, r2
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	4798      	blx	r3
 800958e:	4603      	mov	r3, r0
 8009590:	2b00      	cmp	r3, #0
 8009592:	d001      	beq.n	8009598 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009594:	2303      	movs	r3, #3
 8009596:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009598:	7bfb      	ldrb	r3, [r7, #15]
}
 800959a:	4618      	mov	r0, r3
 800959c:	3710      	adds	r7, #16
 800959e:	46bd      	mov	sp, r7
 80095a0:	bd80      	pop	{r7, pc}

080095a2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80095a2:	b580      	push	{r7, lr}
 80095a4:	b084      	sub	sp, #16
 80095a6:	af00      	add	r7, sp, #0
 80095a8:	6078      	str	r0, [r7, #4]
 80095aa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80095b2:	6839      	ldr	r1, [r7, #0]
 80095b4:	4618      	mov	r0, r3
 80095b6:	f001 f906 	bl	800a7c6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2201      	movs	r2, #1
 80095be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80095c8:	461a      	mov	r2, r3
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80095d6:	f003 031f 	and.w	r3, r3, #31
 80095da:	2b02      	cmp	r3, #2
 80095dc:	d01a      	beq.n	8009614 <USBD_LL_SetupStage+0x72>
 80095de:	2b02      	cmp	r3, #2
 80095e0:	d822      	bhi.n	8009628 <USBD_LL_SetupStage+0x86>
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d002      	beq.n	80095ec <USBD_LL_SetupStage+0x4a>
 80095e6:	2b01      	cmp	r3, #1
 80095e8:	d00a      	beq.n	8009600 <USBD_LL_SetupStage+0x5e>
 80095ea:	e01d      	b.n	8009628 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80095f2:	4619      	mov	r1, r3
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f000 fb5d 	bl	8009cb4 <USBD_StdDevReq>
 80095fa:	4603      	mov	r3, r0
 80095fc:	73fb      	strb	r3, [r7, #15]
      break;
 80095fe:	e020      	b.n	8009642 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009606:	4619      	mov	r1, r3
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f000 fbc5 	bl	8009d98 <USBD_StdItfReq>
 800960e:	4603      	mov	r3, r0
 8009610:	73fb      	strb	r3, [r7, #15]
      break;
 8009612:	e016      	b.n	8009642 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800961a:	4619      	mov	r1, r3
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 fc27 	bl	8009e70 <USBD_StdEPReq>
 8009622:	4603      	mov	r3, r0
 8009624:	73fb      	strb	r3, [r7, #15]
      break;
 8009626:	e00c      	b.n	8009642 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800962e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009632:	b2db      	uxtb	r3, r3
 8009634:	4619      	mov	r1, r3
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f001 fdd0 	bl	800b1dc <USBD_LL_StallEP>
 800963c:	4603      	mov	r3, r0
 800963e:	73fb      	strb	r3, [r7, #15]
      break;
 8009640:	bf00      	nop
  }

  return ret;
 8009642:	7bfb      	ldrb	r3, [r7, #15]
}
 8009644:	4618      	mov	r0, r3
 8009646:	3710      	adds	r7, #16
 8009648:	46bd      	mov	sp, r7
 800964a:	bd80      	pop	{r7, pc}

0800964c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b086      	sub	sp, #24
 8009650:	af00      	add	r7, sp, #0
 8009652:	60f8      	str	r0, [r7, #12]
 8009654:	460b      	mov	r3, r1
 8009656:	607a      	str	r2, [r7, #4]
 8009658:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800965a:	2300      	movs	r3, #0
 800965c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800965e:	7afb      	ldrb	r3, [r7, #11]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d16e      	bne.n	8009742 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800966a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009672:	2b03      	cmp	r3, #3
 8009674:	f040 8098 	bne.w	80097a8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	689a      	ldr	r2, [r3, #8]
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	68db      	ldr	r3, [r3, #12]
 8009680:	429a      	cmp	r2, r3
 8009682:	d913      	bls.n	80096ac <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	689a      	ldr	r2, [r3, #8]
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	68db      	ldr	r3, [r3, #12]
 800968c:	1ad2      	subs	r2, r2, r3
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	68da      	ldr	r2, [r3, #12]
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	689b      	ldr	r3, [r3, #8]
 800969a:	4293      	cmp	r3, r2
 800969c:	bf28      	it	cs
 800969e:	4613      	movcs	r3, r2
 80096a0:	461a      	mov	r2, r3
 80096a2:	6879      	ldr	r1, [r7, #4]
 80096a4:	68f8      	ldr	r0, [r7, #12]
 80096a6:	f001 f982 	bl	800a9ae <USBD_CtlContinueRx>
 80096aa:	e07d      	b.n	80097a8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80096b2:	f003 031f 	and.w	r3, r3, #31
 80096b6:	2b02      	cmp	r3, #2
 80096b8:	d014      	beq.n	80096e4 <USBD_LL_DataOutStage+0x98>
 80096ba:	2b02      	cmp	r3, #2
 80096bc:	d81d      	bhi.n	80096fa <USBD_LL_DataOutStage+0xae>
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d002      	beq.n	80096c8 <USBD_LL_DataOutStage+0x7c>
 80096c2:	2b01      	cmp	r3, #1
 80096c4:	d003      	beq.n	80096ce <USBD_LL_DataOutStage+0x82>
 80096c6:	e018      	b.n	80096fa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80096c8:	2300      	movs	r3, #0
 80096ca:	75bb      	strb	r3, [r7, #22]
            break;
 80096cc:	e018      	b.n	8009700 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80096d4:	b2db      	uxtb	r3, r3
 80096d6:	4619      	mov	r1, r3
 80096d8:	68f8      	ldr	r0, [r7, #12]
 80096da:	f000 fa5e 	bl	8009b9a <USBD_CoreFindIF>
 80096de:	4603      	mov	r3, r0
 80096e0:	75bb      	strb	r3, [r7, #22]
            break;
 80096e2:	e00d      	b.n	8009700 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	4619      	mov	r1, r3
 80096ee:	68f8      	ldr	r0, [r7, #12]
 80096f0:	f000 fa60 	bl	8009bb4 <USBD_CoreFindEP>
 80096f4:	4603      	mov	r3, r0
 80096f6:	75bb      	strb	r3, [r7, #22]
            break;
 80096f8:	e002      	b.n	8009700 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80096fa:	2300      	movs	r3, #0
 80096fc:	75bb      	strb	r3, [r7, #22]
            break;
 80096fe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009700:	7dbb      	ldrb	r3, [r7, #22]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d119      	bne.n	800973a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800970c:	b2db      	uxtb	r3, r3
 800970e:	2b03      	cmp	r3, #3
 8009710:	d113      	bne.n	800973a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009712:	7dba      	ldrb	r2, [r7, #22]
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	32ae      	adds	r2, #174	@ 0xae
 8009718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800971c:	691b      	ldr	r3, [r3, #16]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d00b      	beq.n	800973a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009722:	7dba      	ldrb	r2, [r7, #22]
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800972a:	7dba      	ldrb	r2, [r7, #22]
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	32ae      	adds	r2, #174	@ 0xae
 8009730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009734:	691b      	ldr	r3, [r3, #16]
 8009736:	68f8      	ldr	r0, [r7, #12]
 8009738:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800973a:	68f8      	ldr	r0, [r7, #12]
 800973c:	f001 f948 	bl	800a9d0 <USBD_CtlSendStatus>
 8009740:	e032      	b.n	80097a8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009742:	7afb      	ldrb	r3, [r7, #11]
 8009744:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009748:	b2db      	uxtb	r3, r3
 800974a:	4619      	mov	r1, r3
 800974c:	68f8      	ldr	r0, [r7, #12]
 800974e:	f000 fa31 	bl	8009bb4 <USBD_CoreFindEP>
 8009752:	4603      	mov	r3, r0
 8009754:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009756:	7dbb      	ldrb	r3, [r7, #22]
 8009758:	2bff      	cmp	r3, #255	@ 0xff
 800975a:	d025      	beq.n	80097a8 <USBD_LL_DataOutStage+0x15c>
 800975c:	7dbb      	ldrb	r3, [r7, #22]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d122      	bne.n	80097a8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009768:	b2db      	uxtb	r3, r3
 800976a:	2b03      	cmp	r3, #3
 800976c:	d117      	bne.n	800979e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800976e:	7dba      	ldrb	r2, [r7, #22]
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	32ae      	adds	r2, #174	@ 0xae
 8009774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009778:	699b      	ldr	r3, [r3, #24]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d00f      	beq.n	800979e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800977e:	7dba      	ldrb	r2, [r7, #22]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009786:	7dba      	ldrb	r2, [r7, #22]
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	32ae      	adds	r2, #174	@ 0xae
 800978c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009790:	699b      	ldr	r3, [r3, #24]
 8009792:	7afa      	ldrb	r2, [r7, #11]
 8009794:	4611      	mov	r1, r2
 8009796:	68f8      	ldr	r0, [r7, #12]
 8009798:	4798      	blx	r3
 800979a:	4603      	mov	r3, r0
 800979c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800979e:	7dfb      	ldrb	r3, [r7, #23]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d001      	beq.n	80097a8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80097a4:	7dfb      	ldrb	r3, [r7, #23]
 80097a6:	e000      	b.n	80097aa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80097a8:	2300      	movs	r3, #0
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	3718      	adds	r7, #24
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}

080097b2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80097b2:	b580      	push	{r7, lr}
 80097b4:	b086      	sub	sp, #24
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	60f8      	str	r0, [r7, #12]
 80097ba:	460b      	mov	r3, r1
 80097bc:	607a      	str	r2, [r7, #4]
 80097be:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80097c0:	7afb      	ldrb	r3, [r7, #11]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d16f      	bne.n	80098a6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	3314      	adds	r3, #20
 80097ca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80097d2:	2b02      	cmp	r3, #2
 80097d4:	d15a      	bne.n	800988c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	689a      	ldr	r2, [r3, #8]
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	68db      	ldr	r3, [r3, #12]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d914      	bls.n	800980c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80097e2:	693b      	ldr	r3, [r7, #16]
 80097e4:	689a      	ldr	r2, [r3, #8]
 80097e6:	693b      	ldr	r3, [r7, #16]
 80097e8:	68db      	ldr	r3, [r3, #12]
 80097ea:	1ad2      	subs	r2, r2, r3
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	461a      	mov	r2, r3
 80097f6:	6879      	ldr	r1, [r7, #4]
 80097f8:	68f8      	ldr	r0, [r7, #12]
 80097fa:	f001 f8aa 	bl	800a952 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80097fe:	2300      	movs	r3, #0
 8009800:	2200      	movs	r2, #0
 8009802:	2100      	movs	r1, #0
 8009804:	68f8      	ldr	r0, [r7, #12]
 8009806:	f001 fd93 	bl	800b330 <USBD_LL_PrepareReceive>
 800980a:	e03f      	b.n	800988c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	68da      	ldr	r2, [r3, #12]
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	429a      	cmp	r2, r3
 8009816:	d11c      	bne.n	8009852 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	685a      	ldr	r2, [r3, #4]
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009820:	429a      	cmp	r2, r3
 8009822:	d316      	bcc.n	8009852 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	685a      	ldr	r2, [r3, #4]
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800982e:	429a      	cmp	r2, r3
 8009830:	d20f      	bcs.n	8009852 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009832:	2200      	movs	r2, #0
 8009834:	2100      	movs	r1, #0
 8009836:	68f8      	ldr	r0, [r7, #12]
 8009838:	f001 f88b 	bl	800a952 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	2200      	movs	r2, #0
 8009840:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009844:	2300      	movs	r3, #0
 8009846:	2200      	movs	r2, #0
 8009848:	2100      	movs	r1, #0
 800984a:	68f8      	ldr	r0, [r7, #12]
 800984c:	f001 fd70 	bl	800b330 <USBD_LL_PrepareReceive>
 8009850:	e01c      	b.n	800988c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009858:	b2db      	uxtb	r3, r3
 800985a:	2b03      	cmp	r3, #3
 800985c:	d10f      	bne.n	800987e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009864:	68db      	ldr	r3, [r3, #12]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d009      	beq.n	800987e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	2200      	movs	r2, #0
 800986e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009878:	68db      	ldr	r3, [r3, #12]
 800987a:	68f8      	ldr	r0, [r7, #12]
 800987c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800987e:	2180      	movs	r1, #128	@ 0x80
 8009880:	68f8      	ldr	r0, [r7, #12]
 8009882:	f001 fcab 	bl	800b1dc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009886:	68f8      	ldr	r0, [r7, #12]
 8009888:	f001 f8b5 	bl	800a9f6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009892:	2b00      	cmp	r3, #0
 8009894:	d03a      	beq.n	800990c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009896:	68f8      	ldr	r0, [r7, #12]
 8009898:	f7ff fe42 	bl	8009520 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2200      	movs	r2, #0
 80098a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80098a4:	e032      	b.n	800990c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80098a6:	7afb      	ldrb	r3, [r7, #11]
 80098a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	4619      	mov	r1, r3
 80098b0:	68f8      	ldr	r0, [r7, #12]
 80098b2:	f000 f97f 	bl	8009bb4 <USBD_CoreFindEP>
 80098b6:	4603      	mov	r3, r0
 80098b8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80098ba:	7dfb      	ldrb	r3, [r7, #23]
 80098bc:	2bff      	cmp	r3, #255	@ 0xff
 80098be:	d025      	beq.n	800990c <USBD_LL_DataInStage+0x15a>
 80098c0:	7dfb      	ldrb	r3, [r7, #23]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d122      	bne.n	800990c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098cc:	b2db      	uxtb	r3, r3
 80098ce:	2b03      	cmp	r3, #3
 80098d0:	d11c      	bne.n	800990c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80098d2:	7dfa      	ldrb	r2, [r7, #23]
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	32ae      	adds	r2, #174	@ 0xae
 80098d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098dc:	695b      	ldr	r3, [r3, #20]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d014      	beq.n	800990c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80098e2:	7dfa      	ldrb	r2, [r7, #23]
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80098ea:	7dfa      	ldrb	r2, [r7, #23]
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	32ae      	adds	r2, #174	@ 0xae
 80098f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098f4:	695b      	ldr	r3, [r3, #20]
 80098f6:	7afa      	ldrb	r2, [r7, #11]
 80098f8:	4611      	mov	r1, r2
 80098fa:	68f8      	ldr	r0, [r7, #12]
 80098fc:	4798      	blx	r3
 80098fe:	4603      	mov	r3, r0
 8009900:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009902:	7dbb      	ldrb	r3, [r7, #22]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d001      	beq.n	800990c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009908:	7dbb      	ldrb	r3, [r7, #22]
 800990a:	e000      	b.n	800990e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800990c:	2300      	movs	r3, #0
}
 800990e:	4618      	mov	r0, r3
 8009910:	3718      	adds	r7, #24
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}

08009916 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009916:	b580      	push	{r7, lr}
 8009918:	b084      	sub	sp, #16
 800991a:	af00      	add	r7, sp, #0
 800991c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800991e:	2300      	movs	r3, #0
 8009920:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2201      	movs	r2, #1
 8009926:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2200      	movs	r2, #0
 800992e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2200      	movs	r2, #0
 8009936:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2200      	movs	r2, #0
 800993c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2200      	movs	r2, #0
 8009944:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800994e:	2b00      	cmp	r3, #0
 8009950:	d014      	beq.n	800997c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d00e      	beq.n	800997c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	687a      	ldr	r2, [r7, #4]
 8009968:	6852      	ldr	r2, [r2, #4]
 800996a:	b2d2      	uxtb	r2, r2
 800996c:	4611      	mov	r1, r2
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	4798      	blx	r3
 8009972:	4603      	mov	r3, r0
 8009974:	2b00      	cmp	r3, #0
 8009976:	d001      	beq.n	800997c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009978:	2303      	movs	r3, #3
 800997a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800997c:	2340      	movs	r3, #64	@ 0x40
 800997e:	2200      	movs	r2, #0
 8009980:	2100      	movs	r1, #0
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f001 fbe5 	bl	800b152 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2201      	movs	r2, #1
 800998c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2240      	movs	r2, #64	@ 0x40
 8009994:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009998:	2340      	movs	r3, #64	@ 0x40
 800999a:	2200      	movs	r2, #0
 800999c:	2180      	movs	r1, #128	@ 0x80
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f001 fbd7 	bl	800b152 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2201      	movs	r2, #1
 80099a8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2240      	movs	r2, #64	@ 0x40
 80099ae:	621a      	str	r2, [r3, #32]

  return ret;
 80099b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3710      	adds	r7, #16
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}

080099ba <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80099ba:	b480      	push	{r7}
 80099bc:	b083      	sub	sp, #12
 80099be:	af00      	add	r7, sp, #0
 80099c0:	6078      	str	r0, [r7, #4]
 80099c2:	460b      	mov	r3, r1
 80099c4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	78fa      	ldrb	r2, [r7, #3]
 80099ca:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80099cc:	2300      	movs	r3, #0
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	370c      	adds	r7, #12
 80099d2:	46bd      	mov	sp, r7
 80099d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d8:	4770      	bx	lr

080099da <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80099da:	b480      	push	{r7}
 80099dc:	b083      	sub	sp, #12
 80099de:	af00      	add	r7, sp, #0
 80099e0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099e8:	b2da      	uxtb	r2, r3
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2204      	movs	r2, #4
 80099f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80099f8:	2300      	movs	r3, #0
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	370c      	adds	r7, #12
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr

08009a06 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009a06:	b480      	push	{r7}
 8009a08:	b083      	sub	sp, #12
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	2b04      	cmp	r3, #4
 8009a18:	d106      	bne.n	8009a28 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009a20:	b2da      	uxtb	r2, r3
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009a28:	2300      	movs	r3, #0
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	370c      	adds	r7, #12
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a34:	4770      	bx	lr

08009a36 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b082      	sub	sp, #8
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a44:	b2db      	uxtb	r3, r3
 8009a46:	2b03      	cmp	r3, #3
 8009a48:	d110      	bne.n	8009a6c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d00b      	beq.n	8009a6c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a5a:	69db      	ldr	r3, [r3, #28]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d005      	beq.n	8009a6c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a66:	69db      	ldr	r3, [r3, #28]
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009a6c:	2300      	movs	r3, #0
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3708      	adds	r7, #8
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}

08009a76 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009a76:	b580      	push	{r7, lr}
 8009a78:	b082      	sub	sp, #8
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
 8009a7e:	460b      	mov	r3, r1
 8009a80:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	32ae      	adds	r2, #174	@ 0xae
 8009a8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d101      	bne.n	8009a98 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009a94:	2303      	movs	r3, #3
 8009a96:	e01c      	b.n	8009ad2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a9e:	b2db      	uxtb	r3, r3
 8009aa0:	2b03      	cmp	r3, #3
 8009aa2:	d115      	bne.n	8009ad0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	32ae      	adds	r2, #174	@ 0xae
 8009aae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ab2:	6a1b      	ldr	r3, [r3, #32]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d00b      	beq.n	8009ad0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	32ae      	adds	r2, #174	@ 0xae
 8009ac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ac6:	6a1b      	ldr	r3, [r3, #32]
 8009ac8:	78fa      	ldrb	r2, [r7, #3]
 8009aca:	4611      	mov	r1, r2
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009ad0:	2300      	movs	r3, #0
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3708      	adds	r7, #8
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}

08009ada <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009ada:	b580      	push	{r7, lr}
 8009adc:	b082      	sub	sp, #8
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	6078      	str	r0, [r7, #4]
 8009ae2:	460b      	mov	r3, r1
 8009ae4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	32ae      	adds	r2, #174	@ 0xae
 8009af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d101      	bne.n	8009afc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009af8:	2303      	movs	r3, #3
 8009afa:	e01c      	b.n	8009b36 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	2b03      	cmp	r3, #3
 8009b06:	d115      	bne.n	8009b34 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	32ae      	adds	r2, #174	@ 0xae
 8009b12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d00b      	beq.n	8009b34 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	32ae      	adds	r2, #174	@ 0xae
 8009b26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b2c:	78fa      	ldrb	r2, [r7, #3]
 8009b2e:	4611      	mov	r1, r2
 8009b30:	6878      	ldr	r0, [r7, #4]
 8009b32:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009b34:	2300      	movs	r3, #0
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3708      	adds	r7, #8
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}

08009b3e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009b3e:	b480      	push	{r7}
 8009b40:	b083      	sub	sp, #12
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009b46:	2300      	movs	r3, #0
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	370c      	adds	r7, #12
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr

08009b54 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b084      	sub	sp, #16
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2201      	movs	r2, #1
 8009b64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d00e      	beq.n	8009b90 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b78:	685b      	ldr	r3, [r3, #4]
 8009b7a:	687a      	ldr	r2, [r7, #4]
 8009b7c:	6852      	ldr	r2, [r2, #4]
 8009b7e:	b2d2      	uxtb	r2, r2
 8009b80:	4611      	mov	r1, r2
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	4798      	blx	r3
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d001      	beq.n	8009b90 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009b8c:	2303      	movs	r3, #3
 8009b8e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3710      	adds	r7, #16
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}

08009b9a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009b9a:	b480      	push	{r7}
 8009b9c:	b083      	sub	sp, #12
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009ba6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	370c      	adds	r7, #12
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr

08009bb4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	b083      	sub	sp, #12
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
 8009bbc:	460b      	mov	r3, r1
 8009bbe:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009bc0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	370c      	adds	r7, #12
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bcc:	4770      	bx	lr

08009bce <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009bce:	b580      	push	{r7, lr}
 8009bd0:	b086      	sub	sp, #24
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009be2:	2300      	movs	r3, #0
 8009be4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	885b      	ldrh	r3, [r3, #2]
 8009bea:	b29b      	uxth	r3, r3
 8009bec:	68fa      	ldr	r2, [r7, #12]
 8009bee:	7812      	ldrb	r2, [r2, #0]
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d91f      	bls.n	8009c34 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009bfa:	e013      	b.n	8009c24 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009bfc:	f107 030a 	add.w	r3, r7, #10
 8009c00:	4619      	mov	r1, r3
 8009c02:	6978      	ldr	r0, [r7, #20]
 8009c04:	f000 f81b 	bl	8009c3e <USBD_GetNextDesc>
 8009c08:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009c0a:	697b      	ldr	r3, [r7, #20]
 8009c0c:	785b      	ldrb	r3, [r3, #1]
 8009c0e:	2b05      	cmp	r3, #5
 8009c10:	d108      	bne.n	8009c24 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	789b      	ldrb	r3, [r3, #2]
 8009c1a:	78fa      	ldrb	r2, [r7, #3]
 8009c1c:	429a      	cmp	r2, r3
 8009c1e:	d008      	beq.n	8009c32 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009c20:	2300      	movs	r3, #0
 8009c22:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	885b      	ldrh	r3, [r3, #2]
 8009c28:	b29a      	uxth	r2, r3
 8009c2a:	897b      	ldrh	r3, [r7, #10]
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	d8e5      	bhi.n	8009bfc <USBD_GetEpDesc+0x2e>
 8009c30:	e000      	b.n	8009c34 <USBD_GetEpDesc+0x66>
          break;
 8009c32:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009c34:	693b      	ldr	r3, [r7, #16]
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3718      	adds	r7, #24
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}

08009c3e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009c3e:	b480      	push	{r7}
 8009c40:	b085      	sub	sp, #20
 8009c42:	af00      	add	r7, sp, #0
 8009c44:	6078      	str	r0, [r7, #4]
 8009c46:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	881b      	ldrh	r3, [r3, #0]
 8009c50:	68fa      	ldr	r2, [r7, #12]
 8009c52:	7812      	ldrb	r2, [r2, #0]
 8009c54:	4413      	add	r3, r2
 8009c56:	b29a      	uxth	r2, r3
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	781b      	ldrb	r3, [r3, #0]
 8009c60:	461a      	mov	r2, r3
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	4413      	add	r3, r2
 8009c66:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009c68:	68fb      	ldr	r3, [r7, #12]
}
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3714      	adds	r7, #20
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c74:	4770      	bx	lr

08009c76 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009c76:	b480      	push	{r7}
 8009c78:	b087      	sub	sp, #28
 8009c7a:	af00      	add	r7, sp, #0
 8009c7c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	3301      	adds	r3, #1
 8009c8c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009c94:	8a3b      	ldrh	r3, [r7, #16]
 8009c96:	021b      	lsls	r3, r3, #8
 8009c98:	b21a      	sxth	r2, r3
 8009c9a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	b21b      	sxth	r3, r3
 8009ca2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009ca4:	89fb      	ldrh	r3, [r7, #14]
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	371c      	adds	r7, #28
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr
	...

08009cb4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b084      	sub	sp, #16
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009cca:	2b40      	cmp	r3, #64	@ 0x40
 8009ccc:	d005      	beq.n	8009cda <USBD_StdDevReq+0x26>
 8009cce:	2b40      	cmp	r3, #64	@ 0x40
 8009cd0:	d857      	bhi.n	8009d82 <USBD_StdDevReq+0xce>
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d00f      	beq.n	8009cf6 <USBD_StdDevReq+0x42>
 8009cd6:	2b20      	cmp	r3, #32
 8009cd8:	d153      	bne.n	8009d82 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	32ae      	adds	r2, #174	@ 0xae
 8009ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ce8:	689b      	ldr	r3, [r3, #8]
 8009cea:	6839      	ldr	r1, [r7, #0]
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	4798      	blx	r3
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	73fb      	strb	r3, [r7, #15]
      break;
 8009cf4:	e04a      	b.n	8009d8c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	785b      	ldrb	r3, [r3, #1]
 8009cfa:	2b09      	cmp	r3, #9
 8009cfc:	d83b      	bhi.n	8009d76 <USBD_StdDevReq+0xc2>
 8009cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8009d04 <USBD_StdDevReq+0x50>)
 8009d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d04:	08009d59 	.word	0x08009d59
 8009d08:	08009d6d 	.word	0x08009d6d
 8009d0c:	08009d77 	.word	0x08009d77
 8009d10:	08009d63 	.word	0x08009d63
 8009d14:	08009d77 	.word	0x08009d77
 8009d18:	08009d37 	.word	0x08009d37
 8009d1c:	08009d2d 	.word	0x08009d2d
 8009d20:	08009d77 	.word	0x08009d77
 8009d24:	08009d4f 	.word	0x08009d4f
 8009d28:	08009d41 	.word	0x08009d41
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009d2c:	6839      	ldr	r1, [r7, #0]
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f000 fa3c 	bl	800a1ac <USBD_GetDescriptor>
          break;
 8009d34:	e024      	b.n	8009d80 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009d36:	6839      	ldr	r1, [r7, #0]
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 fba1 	bl	800a480 <USBD_SetAddress>
          break;
 8009d3e:	e01f      	b.n	8009d80 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009d40:	6839      	ldr	r1, [r7, #0]
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 fbe0 	bl	800a508 <USBD_SetConfig>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	73fb      	strb	r3, [r7, #15]
          break;
 8009d4c:	e018      	b.n	8009d80 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009d4e:	6839      	ldr	r1, [r7, #0]
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f000 fc83 	bl	800a65c <USBD_GetConfig>
          break;
 8009d56:	e013      	b.n	8009d80 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009d58:	6839      	ldr	r1, [r7, #0]
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 fcb4 	bl	800a6c8 <USBD_GetStatus>
          break;
 8009d60:	e00e      	b.n	8009d80 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009d62:	6839      	ldr	r1, [r7, #0]
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	f000 fce3 	bl	800a730 <USBD_SetFeature>
          break;
 8009d6a:	e009      	b.n	8009d80 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009d6c:	6839      	ldr	r1, [r7, #0]
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 fd07 	bl	800a782 <USBD_ClrFeature>
          break;
 8009d74:	e004      	b.n	8009d80 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009d76:	6839      	ldr	r1, [r7, #0]
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f000 fd5e 	bl	800a83a <USBD_CtlError>
          break;
 8009d7e:	bf00      	nop
      }
      break;
 8009d80:	e004      	b.n	8009d8c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009d82:	6839      	ldr	r1, [r7, #0]
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f000 fd58 	bl	800a83a <USBD_CtlError>
      break;
 8009d8a:	bf00      	nop
  }

  return ret;
 8009d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3710      	adds	r7, #16
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}
 8009d96:	bf00      	nop

08009d98 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
 8009da0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009da2:	2300      	movs	r3, #0
 8009da4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009dae:	2b40      	cmp	r3, #64	@ 0x40
 8009db0:	d005      	beq.n	8009dbe <USBD_StdItfReq+0x26>
 8009db2:	2b40      	cmp	r3, #64	@ 0x40
 8009db4:	d852      	bhi.n	8009e5c <USBD_StdItfReq+0xc4>
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d001      	beq.n	8009dbe <USBD_StdItfReq+0x26>
 8009dba:	2b20      	cmp	r3, #32
 8009dbc:	d14e      	bne.n	8009e5c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dc4:	b2db      	uxtb	r3, r3
 8009dc6:	3b01      	subs	r3, #1
 8009dc8:	2b02      	cmp	r3, #2
 8009dca:	d840      	bhi.n	8009e4e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	889b      	ldrh	r3, [r3, #4]
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	2b01      	cmp	r3, #1
 8009dd4:	d836      	bhi.n	8009e44 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	889b      	ldrh	r3, [r3, #4]
 8009dda:	b2db      	uxtb	r3, r3
 8009ddc:	4619      	mov	r1, r3
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f7ff fedb 	bl	8009b9a <USBD_CoreFindIF>
 8009de4:	4603      	mov	r3, r0
 8009de6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009de8:	7bbb      	ldrb	r3, [r7, #14]
 8009dea:	2bff      	cmp	r3, #255	@ 0xff
 8009dec:	d01d      	beq.n	8009e2a <USBD_StdItfReq+0x92>
 8009dee:	7bbb      	ldrb	r3, [r7, #14]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d11a      	bne.n	8009e2a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009df4:	7bba      	ldrb	r2, [r7, #14]
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	32ae      	adds	r2, #174	@ 0xae
 8009dfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dfe:	689b      	ldr	r3, [r3, #8]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d00f      	beq.n	8009e24 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009e04:	7bba      	ldrb	r2, [r7, #14]
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009e0c:	7bba      	ldrb	r2, [r7, #14]
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	32ae      	adds	r2, #174	@ 0xae
 8009e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e16:	689b      	ldr	r3, [r3, #8]
 8009e18:	6839      	ldr	r1, [r7, #0]
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	4798      	blx	r3
 8009e1e:	4603      	mov	r3, r0
 8009e20:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009e22:	e004      	b.n	8009e2e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009e24:	2303      	movs	r3, #3
 8009e26:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009e28:	e001      	b.n	8009e2e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009e2a:	2303      	movs	r3, #3
 8009e2c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	88db      	ldrh	r3, [r3, #6]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d110      	bne.n	8009e58 <USBD_StdItfReq+0xc0>
 8009e36:	7bfb      	ldrb	r3, [r7, #15]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d10d      	bne.n	8009e58 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	f000 fdc7 	bl	800a9d0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009e42:	e009      	b.n	8009e58 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009e44:	6839      	ldr	r1, [r7, #0]
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f000 fcf7 	bl	800a83a <USBD_CtlError>
          break;
 8009e4c:	e004      	b.n	8009e58 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009e4e:	6839      	ldr	r1, [r7, #0]
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 fcf2 	bl	800a83a <USBD_CtlError>
          break;
 8009e56:	e000      	b.n	8009e5a <USBD_StdItfReq+0xc2>
          break;
 8009e58:	bf00      	nop
      }
      break;
 8009e5a:	e004      	b.n	8009e66 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009e5c:	6839      	ldr	r1, [r7, #0]
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f000 fceb 	bl	800a83a <USBD_CtlError>
      break;
 8009e64:	bf00      	nop
  }

  return ret;
 8009e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e68:	4618      	mov	r0, r3
 8009e6a:	3710      	adds	r7, #16
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}

08009e70 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b084      	sub	sp, #16
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
 8009e78:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	889b      	ldrh	r3, [r3, #4]
 8009e82:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	781b      	ldrb	r3, [r3, #0]
 8009e88:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009e8c:	2b40      	cmp	r3, #64	@ 0x40
 8009e8e:	d007      	beq.n	8009ea0 <USBD_StdEPReq+0x30>
 8009e90:	2b40      	cmp	r3, #64	@ 0x40
 8009e92:	f200 817f 	bhi.w	800a194 <USBD_StdEPReq+0x324>
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d02a      	beq.n	8009ef0 <USBD_StdEPReq+0x80>
 8009e9a:	2b20      	cmp	r3, #32
 8009e9c:	f040 817a 	bne.w	800a194 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009ea0:	7bbb      	ldrb	r3, [r7, #14]
 8009ea2:	4619      	mov	r1, r3
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f7ff fe85 	bl	8009bb4 <USBD_CoreFindEP>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009eae:	7b7b      	ldrb	r3, [r7, #13]
 8009eb0:	2bff      	cmp	r3, #255	@ 0xff
 8009eb2:	f000 8174 	beq.w	800a19e <USBD_StdEPReq+0x32e>
 8009eb6:	7b7b      	ldrb	r3, [r7, #13]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	f040 8170 	bne.w	800a19e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009ebe:	7b7a      	ldrb	r2, [r7, #13]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009ec6:	7b7a      	ldrb	r2, [r7, #13]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	32ae      	adds	r2, #174	@ 0xae
 8009ecc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ed0:	689b      	ldr	r3, [r3, #8]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	f000 8163 	beq.w	800a19e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009ed8:	7b7a      	ldrb	r2, [r7, #13]
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	32ae      	adds	r2, #174	@ 0xae
 8009ede:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ee2:	689b      	ldr	r3, [r3, #8]
 8009ee4:	6839      	ldr	r1, [r7, #0]
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	4798      	blx	r3
 8009eea:	4603      	mov	r3, r0
 8009eec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009eee:	e156      	b.n	800a19e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	785b      	ldrb	r3, [r3, #1]
 8009ef4:	2b03      	cmp	r3, #3
 8009ef6:	d008      	beq.n	8009f0a <USBD_StdEPReq+0x9a>
 8009ef8:	2b03      	cmp	r3, #3
 8009efa:	f300 8145 	bgt.w	800a188 <USBD_StdEPReq+0x318>
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	f000 809b 	beq.w	800a03a <USBD_StdEPReq+0x1ca>
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d03c      	beq.n	8009f82 <USBD_StdEPReq+0x112>
 8009f08:	e13e      	b.n	800a188 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f10:	b2db      	uxtb	r3, r3
 8009f12:	2b02      	cmp	r3, #2
 8009f14:	d002      	beq.n	8009f1c <USBD_StdEPReq+0xac>
 8009f16:	2b03      	cmp	r3, #3
 8009f18:	d016      	beq.n	8009f48 <USBD_StdEPReq+0xd8>
 8009f1a:	e02c      	b.n	8009f76 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f1c:	7bbb      	ldrb	r3, [r7, #14]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d00d      	beq.n	8009f3e <USBD_StdEPReq+0xce>
 8009f22:	7bbb      	ldrb	r3, [r7, #14]
 8009f24:	2b80      	cmp	r3, #128	@ 0x80
 8009f26:	d00a      	beq.n	8009f3e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009f28:	7bbb      	ldrb	r3, [r7, #14]
 8009f2a:	4619      	mov	r1, r3
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	f001 f955 	bl	800b1dc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f32:	2180      	movs	r1, #128	@ 0x80
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f001 f951 	bl	800b1dc <USBD_LL_StallEP>
 8009f3a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009f3c:	e020      	b.n	8009f80 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009f3e:	6839      	ldr	r1, [r7, #0]
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 fc7a 	bl	800a83a <USBD_CtlError>
              break;
 8009f46:	e01b      	b.n	8009f80 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	885b      	ldrh	r3, [r3, #2]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d10e      	bne.n	8009f6e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009f50:	7bbb      	ldrb	r3, [r7, #14]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d00b      	beq.n	8009f6e <USBD_StdEPReq+0xfe>
 8009f56:	7bbb      	ldrb	r3, [r7, #14]
 8009f58:	2b80      	cmp	r3, #128	@ 0x80
 8009f5a:	d008      	beq.n	8009f6e <USBD_StdEPReq+0xfe>
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	88db      	ldrh	r3, [r3, #6]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d104      	bne.n	8009f6e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009f64:	7bbb      	ldrb	r3, [r7, #14]
 8009f66:	4619      	mov	r1, r3
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	f001 f937 	bl	800b1dc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f000 fd2e 	bl	800a9d0 <USBD_CtlSendStatus>

              break;
 8009f74:	e004      	b.n	8009f80 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009f76:	6839      	ldr	r1, [r7, #0]
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 fc5e 	bl	800a83a <USBD_CtlError>
              break;
 8009f7e:	bf00      	nop
          }
          break;
 8009f80:	e107      	b.n	800a192 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	2b02      	cmp	r3, #2
 8009f8c:	d002      	beq.n	8009f94 <USBD_StdEPReq+0x124>
 8009f8e:	2b03      	cmp	r3, #3
 8009f90:	d016      	beq.n	8009fc0 <USBD_StdEPReq+0x150>
 8009f92:	e04b      	b.n	800a02c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f94:	7bbb      	ldrb	r3, [r7, #14]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d00d      	beq.n	8009fb6 <USBD_StdEPReq+0x146>
 8009f9a:	7bbb      	ldrb	r3, [r7, #14]
 8009f9c:	2b80      	cmp	r3, #128	@ 0x80
 8009f9e:	d00a      	beq.n	8009fb6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009fa0:	7bbb      	ldrb	r3, [r7, #14]
 8009fa2:	4619      	mov	r1, r3
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f001 f919 	bl	800b1dc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009faa:	2180      	movs	r1, #128	@ 0x80
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f001 f915 	bl	800b1dc <USBD_LL_StallEP>
 8009fb2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009fb4:	e040      	b.n	800a038 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009fb6:	6839      	ldr	r1, [r7, #0]
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f000 fc3e 	bl	800a83a <USBD_CtlError>
              break;
 8009fbe:	e03b      	b.n	800a038 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	885b      	ldrh	r3, [r3, #2]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d136      	bne.n	800a036 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009fc8:	7bbb      	ldrb	r3, [r7, #14]
 8009fca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d004      	beq.n	8009fdc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009fd2:	7bbb      	ldrb	r3, [r7, #14]
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	6878      	ldr	r0, [r7, #4]
 8009fd8:	f001 f91f 	bl	800b21a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009fdc:	6878      	ldr	r0, [r7, #4]
 8009fde:	f000 fcf7 	bl	800a9d0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009fe2:	7bbb      	ldrb	r3, [r7, #14]
 8009fe4:	4619      	mov	r1, r3
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f7ff fde4 	bl	8009bb4 <USBD_CoreFindEP>
 8009fec:	4603      	mov	r3, r0
 8009fee:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009ff0:	7b7b      	ldrb	r3, [r7, #13]
 8009ff2:	2bff      	cmp	r3, #255	@ 0xff
 8009ff4:	d01f      	beq.n	800a036 <USBD_StdEPReq+0x1c6>
 8009ff6:	7b7b      	ldrb	r3, [r7, #13]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d11c      	bne.n	800a036 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009ffc:	7b7a      	ldrb	r2, [r7, #13]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a004:	7b7a      	ldrb	r2, [r7, #13]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	32ae      	adds	r2, #174	@ 0xae
 800a00a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a00e:	689b      	ldr	r3, [r3, #8]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d010      	beq.n	800a036 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a014:	7b7a      	ldrb	r2, [r7, #13]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	32ae      	adds	r2, #174	@ 0xae
 800a01a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a01e:	689b      	ldr	r3, [r3, #8]
 800a020:	6839      	ldr	r1, [r7, #0]
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	4798      	blx	r3
 800a026:	4603      	mov	r3, r0
 800a028:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a02a:	e004      	b.n	800a036 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a02c:	6839      	ldr	r1, [r7, #0]
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	f000 fc03 	bl	800a83a <USBD_CtlError>
              break;
 800a034:	e000      	b.n	800a038 <USBD_StdEPReq+0x1c8>
              break;
 800a036:	bf00      	nop
          }
          break;
 800a038:	e0ab      	b.n	800a192 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a040:	b2db      	uxtb	r3, r3
 800a042:	2b02      	cmp	r3, #2
 800a044:	d002      	beq.n	800a04c <USBD_StdEPReq+0x1dc>
 800a046:	2b03      	cmp	r3, #3
 800a048:	d032      	beq.n	800a0b0 <USBD_StdEPReq+0x240>
 800a04a:	e097      	b.n	800a17c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a04c:	7bbb      	ldrb	r3, [r7, #14]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d007      	beq.n	800a062 <USBD_StdEPReq+0x1f2>
 800a052:	7bbb      	ldrb	r3, [r7, #14]
 800a054:	2b80      	cmp	r3, #128	@ 0x80
 800a056:	d004      	beq.n	800a062 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a058:	6839      	ldr	r1, [r7, #0]
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f000 fbed 	bl	800a83a <USBD_CtlError>
                break;
 800a060:	e091      	b.n	800a186 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a062:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a066:	2b00      	cmp	r3, #0
 800a068:	da0b      	bge.n	800a082 <USBD_StdEPReq+0x212>
 800a06a:	7bbb      	ldrb	r3, [r7, #14]
 800a06c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a070:	4613      	mov	r3, r2
 800a072:	009b      	lsls	r3, r3, #2
 800a074:	4413      	add	r3, r2
 800a076:	009b      	lsls	r3, r3, #2
 800a078:	3310      	adds	r3, #16
 800a07a:	687a      	ldr	r2, [r7, #4]
 800a07c:	4413      	add	r3, r2
 800a07e:	3304      	adds	r3, #4
 800a080:	e00b      	b.n	800a09a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a082:	7bbb      	ldrb	r3, [r7, #14]
 800a084:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a088:	4613      	mov	r3, r2
 800a08a:	009b      	lsls	r3, r3, #2
 800a08c:	4413      	add	r3, r2
 800a08e:	009b      	lsls	r3, r3, #2
 800a090:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a094:	687a      	ldr	r2, [r7, #4]
 800a096:	4413      	add	r3, r2
 800a098:	3304      	adds	r3, #4
 800a09a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	2202      	movs	r2, #2
 800a0a6:	4619      	mov	r1, r3
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f000 fc37 	bl	800a91c <USBD_CtlSendData>
              break;
 800a0ae:	e06a      	b.n	800a186 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a0b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	da11      	bge.n	800a0dc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a0b8:	7bbb      	ldrb	r3, [r7, #14]
 800a0ba:	f003 020f 	and.w	r2, r3, #15
 800a0be:	6879      	ldr	r1, [r7, #4]
 800a0c0:	4613      	mov	r3, r2
 800a0c2:	009b      	lsls	r3, r3, #2
 800a0c4:	4413      	add	r3, r2
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	440b      	add	r3, r1
 800a0ca:	3324      	adds	r3, #36	@ 0x24
 800a0cc:	881b      	ldrh	r3, [r3, #0]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d117      	bne.n	800a102 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a0d2:	6839      	ldr	r1, [r7, #0]
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f000 fbb0 	bl	800a83a <USBD_CtlError>
                  break;
 800a0da:	e054      	b.n	800a186 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a0dc:	7bbb      	ldrb	r3, [r7, #14]
 800a0de:	f003 020f 	and.w	r2, r3, #15
 800a0e2:	6879      	ldr	r1, [r7, #4]
 800a0e4:	4613      	mov	r3, r2
 800a0e6:	009b      	lsls	r3, r3, #2
 800a0e8:	4413      	add	r3, r2
 800a0ea:	009b      	lsls	r3, r3, #2
 800a0ec:	440b      	add	r3, r1
 800a0ee:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a0f2:	881b      	ldrh	r3, [r3, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d104      	bne.n	800a102 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a0f8:	6839      	ldr	r1, [r7, #0]
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f000 fb9d 	bl	800a83a <USBD_CtlError>
                  break;
 800a100:	e041      	b.n	800a186 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a102:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a106:	2b00      	cmp	r3, #0
 800a108:	da0b      	bge.n	800a122 <USBD_StdEPReq+0x2b2>
 800a10a:	7bbb      	ldrb	r3, [r7, #14]
 800a10c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a110:	4613      	mov	r3, r2
 800a112:	009b      	lsls	r3, r3, #2
 800a114:	4413      	add	r3, r2
 800a116:	009b      	lsls	r3, r3, #2
 800a118:	3310      	adds	r3, #16
 800a11a:	687a      	ldr	r2, [r7, #4]
 800a11c:	4413      	add	r3, r2
 800a11e:	3304      	adds	r3, #4
 800a120:	e00b      	b.n	800a13a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a122:	7bbb      	ldrb	r3, [r7, #14]
 800a124:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a128:	4613      	mov	r3, r2
 800a12a:	009b      	lsls	r3, r3, #2
 800a12c:	4413      	add	r3, r2
 800a12e:	009b      	lsls	r3, r3, #2
 800a130:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	4413      	add	r3, r2
 800a138:	3304      	adds	r3, #4
 800a13a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a13c:	7bbb      	ldrb	r3, [r7, #14]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d002      	beq.n	800a148 <USBD_StdEPReq+0x2d8>
 800a142:	7bbb      	ldrb	r3, [r7, #14]
 800a144:	2b80      	cmp	r3, #128	@ 0x80
 800a146:	d103      	bne.n	800a150 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	2200      	movs	r2, #0
 800a14c:	601a      	str	r2, [r3, #0]
 800a14e:	e00e      	b.n	800a16e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a150:	7bbb      	ldrb	r3, [r7, #14]
 800a152:	4619      	mov	r1, r3
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f001 f87f 	bl	800b258 <USBD_LL_IsStallEP>
 800a15a:	4603      	mov	r3, r0
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d003      	beq.n	800a168 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	2201      	movs	r2, #1
 800a164:	601a      	str	r2, [r3, #0]
 800a166:	e002      	b.n	800a16e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	2200      	movs	r2, #0
 800a16c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	2202      	movs	r2, #2
 800a172:	4619      	mov	r1, r3
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f000 fbd1 	bl	800a91c <USBD_CtlSendData>
              break;
 800a17a:	e004      	b.n	800a186 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a17c:	6839      	ldr	r1, [r7, #0]
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 fb5b 	bl	800a83a <USBD_CtlError>
              break;
 800a184:	bf00      	nop
          }
          break;
 800a186:	e004      	b.n	800a192 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a188:	6839      	ldr	r1, [r7, #0]
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f000 fb55 	bl	800a83a <USBD_CtlError>
          break;
 800a190:	bf00      	nop
      }
      break;
 800a192:	e005      	b.n	800a1a0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a194:	6839      	ldr	r1, [r7, #0]
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f000 fb4f 	bl	800a83a <USBD_CtlError>
      break;
 800a19c:	e000      	b.n	800a1a0 <USBD_StdEPReq+0x330>
      break;
 800a19e:	bf00      	nop
  }

  return ret;
 800a1a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3710      	adds	r7, #16
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}
	...

0800a1ac <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	885b      	ldrh	r3, [r3, #2]
 800a1c6:	0a1b      	lsrs	r3, r3, #8
 800a1c8:	b29b      	uxth	r3, r3
 800a1ca:	3b01      	subs	r3, #1
 800a1cc:	2b06      	cmp	r3, #6
 800a1ce:	f200 8128 	bhi.w	800a422 <USBD_GetDescriptor+0x276>
 800a1d2:	a201      	add	r2, pc, #4	@ (adr r2, 800a1d8 <USBD_GetDescriptor+0x2c>)
 800a1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1d8:	0800a1f5 	.word	0x0800a1f5
 800a1dc:	0800a20d 	.word	0x0800a20d
 800a1e0:	0800a24d 	.word	0x0800a24d
 800a1e4:	0800a423 	.word	0x0800a423
 800a1e8:	0800a423 	.word	0x0800a423
 800a1ec:	0800a3c3 	.word	0x0800a3c3
 800a1f0:	0800a3ef 	.word	0x0800a3ef
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	7c12      	ldrb	r2, [r2, #16]
 800a200:	f107 0108 	add.w	r1, r7, #8
 800a204:	4610      	mov	r0, r2
 800a206:	4798      	blx	r3
 800a208:	60f8      	str	r0, [r7, #12]
      break;
 800a20a:	e112      	b.n	800a432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	7c1b      	ldrb	r3, [r3, #16]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d10d      	bne.n	800a230 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a21a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a21c:	f107 0208 	add.w	r2, r7, #8
 800a220:	4610      	mov	r0, r2
 800a222:	4798      	blx	r3
 800a224:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	3301      	adds	r3, #1
 800a22a:	2202      	movs	r2, #2
 800a22c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a22e:	e100      	b.n	800a432 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a238:	f107 0208 	add.w	r2, r7, #8
 800a23c:	4610      	mov	r0, r2
 800a23e:	4798      	blx	r3
 800a240:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	3301      	adds	r3, #1
 800a246:	2202      	movs	r2, #2
 800a248:	701a      	strb	r2, [r3, #0]
      break;
 800a24a:	e0f2      	b.n	800a432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	885b      	ldrh	r3, [r3, #2]
 800a250:	b2db      	uxtb	r3, r3
 800a252:	2b05      	cmp	r3, #5
 800a254:	f200 80ac 	bhi.w	800a3b0 <USBD_GetDescriptor+0x204>
 800a258:	a201      	add	r2, pc, #4	@ (adr r2, 800a260 <USBD_GetDescriptor+0xb4>)
 800a25a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a25e:	bf00      	nop
 800a260:	0800a279 	.word	0x0800a279
 800a264:	0800a2ad 	.word	0x0800a2ad
 800a268:	0800a2e1 	.word	0x0800a2e1
 800a26c:	0800a315 	.word	0x0800a315
 800a270:	0800a349 	.word	0x0800a349
 800a274:	0800a37d 	.word	0x0800a37d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d00b      	beq.n	800a29c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a28a:	685b      	ldr	r3, [r3, #4]
 800a28c:	687a      	ldr	r2, [r7, #4]
 800a28e:	7c12      	ldrb	r2, [r2, #16]
 800a290:	f107 0108 	add.w	r1, r7, #8
 800a294:	4610      	mov	r0, r2
 800a296:	4798      	blx	r3
 800a298:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a29a:	e091      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a29c:	6839      	ldr	r1, [r7, #0]
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	f000 facb 	bl	800a83a <USBD_CtlError>
            err++;
 800a2a4:	7afb      	ldrb	r3, [r7, #11]
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	72fb      	strb	r3, [r7, #11]
          break;
 800a2aa:	e089      	b.n	800a3c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d00b      	beq.n	800a2d0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2be:	689b      	ldr	r3, [r3, #8]
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	7c12      	ldrb	r2, [r2, #16]
 800a2c4:	f107 0108 	add.w	r1, r7, #8
 800a2c8:	4610      	mov	r0, r2
 800a2ca:	4798      	blx	r3
 800a2cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a2ce:	e077      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a2d0:	6839      	ldr	r1, [r7, #0]
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 fab1 	bl	800a83a <USBD_CtlError>
            err++;
 800a2d8:	7afb      	ldrb	r3, [r7, #11]
 800a2da:	3301      	adds	r3, #1
 800a2dc:	72fb      	strb	r3, [r7, #11]
          break;
 800a2de:	e06f      	b.n	800a3c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2e6:	68db      	ldr	r3, [r3, #12]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d00b      	beq.n	800a304 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2f2:	68db      	ldr	r3, [r3, #12]
 800a2f4:	687a      	ldr	r2, [r7, #4]
 800a2f6:	7c12      	ldrb	r2, [r2, #16]
 800a2f8:	f107 0108 	add.w	r1, r7, #8
 800a2fc:	4610      	mov	r0, r2
 800a2fe:	4798      	blx	r3
 800a300:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a302:	e05d      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a304:	6839      	ldr	r1, [r7, #0]
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f000 fa97 	bl	800a83a <USBD_CtlError>
            err++;
 800a30c:	7afb      	ldrb	r3, [r7, #11]
 800a30e:	3301      	adds	r3, #1
 800a310:	72fb      	strb	r3, [r7, #11]
          break;
 800a312:	e055      	b.n	800a3c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a31a:	691b      	ldr	r3, [r3, #16]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d00b      	beq.n	800a338 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a326:	691b      	ldr	r3, [r3, #16]
 800a328:	687a      	ldr	r2, [r7, #4]
 800a32a:	7c12      	ldrb	r2, [r2, #16]
 800a32c:	f107 0108 	add.w	r1, r7, #8
 800a330:	4610      	mov	r0, r2
 800a332:	4798      	blx	r3
 800a334:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a336:	e043      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a338:	6839      	ldr	r1, [r7, #0]
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f000 fa7d 	bl	800a83a <USBD_CtlError>
            err++;
 800a340:	7afb      	ldrb	r3, [r7, #11]
 800a342:	3301      	adds	r3, #1
 800a344:	72fb      	strb	r3, [r7, #11]
          break;
 800a346:	e03b      	b.n	800a3c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a34e:	695b      	ldr	r3, [r3, #20]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d00b      	beq.n	800a36c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a35a:	695b      	ldr	r3, [r3, #20]
 800a35c:	687a      	ldr	r2, [r7, #4]
 800a35e:	7c12      	ldrb	r2, [r2, #16]
 800a360:	f107 0108 	add.w	r1, r7, #8
 800a364:	4610      	mov	r0, r2
 800a366:	4798      	blx	r3
 800a368:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a36a:	e029      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a36c:	6839      	ldr	r1, [r7, #0]
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f000 fa63 	bl	800a83a <USBD_CtlError>
            err++;
 800a374:	7afb      	ldrb	r3, [r7, #11]
 800a376:	3301      	adds	r3, #1
 800a378:	72fb      	strb	r3, [r7, #11]
          break;
 800a37a:	e021      	b.n	800a3c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a382:	699b      	ldr	r3, [r3, #24]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d00b      	beq.n	800a3a0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a38e:	699b      	ldr	r3, [r3, #24]
 800a390:	687a      	ldr	r2, [r7, #4]
 800a392:	7c12      	ldrb	r2, [r2, #16]
 800a394:	f107 0108 	add.w	r1, r7, #8
 800a398:	4610      	mov	r0, r2
 800a39a:	4798      	blx	r3
 800a39c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a39e:	e00f      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3a0:	6839      	ldr	r1, [r7, #0]
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f000 fa49 	bl	800a83a <USBD_CtlError>
            err++;
 800a3a8:	7afb      	ldrb	r3, [r7, #11]
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	72fb      	strb	r3, [r7, #11]
          break;
 800a3ae:	e007      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a3b0:	6839      	ldr	r1, [r7, #0]
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 fa41 	bl	800a83a <USBD_CtlError>
          err++;
 800a3b8:	7afb      	ldrb	r3, [r7, #11]
 800a3ba:	3301      	adds	r3, #1
 800a3bc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a3be:	bf00      	nop
      }
      break;
 800a3c0:	e037      	b.n	800a432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	7c1b      	ldrb	r3, [r3, #16]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d109      	bne.n	800a3de <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3d2:	f107 0208 	add.w	r2, r7, #8
 800a3d6:	4610      	mov	r0, r2
 800a3d8:	4798      	blx	r3
 800a3da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a3dc:	e029      	b.n	800a432 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a3de:	6839      	ldr	r1, [r7, #0]
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f000 fa2a 	bl	800a83a <USBD_CtlError>
        err++;
 800a3e6:	7afb      	ldrb	r3, [r7, #11]
 800a3e8:	3301      	adds	r3, #1
 800a3ea:	72fb      	strb	r3, [r7, #11]
      break;
 800a3ec:	e021      	b.n	800a432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	7c1b      	ldrb	r3, [r3, #16]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d10d      	bne.n	800a412 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3fe:	f107 0208 	add.w	r2, r7, #8
 800a402:	4610      	mov	r0, r2
 800a404:	4798      	blx	r3
 800a406:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	3301      	adds	r3, #1
 800a40c:	2207      	movs	r2, #7
 800a40e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a410:	e00f      	b.n	800a432 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a412:	6839      	ldr	r1, [r7, #0]
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f000 fa10 	bl	800a83a <USBD_CtlError>
        err++;
 800a41a:	7afb      	ldrb	r3, [r7, #11]
 800a41c:	3301      	adds	r3, #1
 800a41e:	72fb      	strb	r3, [r7, #11]
      break;
 800a420:	e007      	b.n	800a432 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a422:	6839      	ldr	r1, [r7, #0]
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f000 fa08 	bl	800a83a <USBD_CtlError>
      err++;
 800a42a:	7afb      	ldrb	r3, [r7, #11]
 800a42c:	3301      	adds	r3, #1
 800a42e:	72fb      	strb	r3, [r7, #11]
      break;
 800a430:	bf00      	nop
  }

  if (err != 0U)
 800a432:	7afb      	ldrb	r3, [r7, #11]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d11e      	bne.n	800a476 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	88db      	ldrh	r3, [r3, #6]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d016      	beq.n	800a46e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a440:	893b      	ldrh	r3, [r7, #8]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d00e      	beq.n	800a464 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	88da      	ldrh	r2, [r3, #6]
 800a44a:	893b      	ldrh	r3, [r7, #8]
 800a44c:	4293      	cmp	r3, r2
 800a44e:	bf28      	it	cs
 800a450:	4613      	movcs	r3, r2
 800a452:	b29b      	uxth	r3, r3
 800a454:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a456:	893b      	ldrh	r3, [r7, #8]
 800a458:	461a      	mov	r2, r3
 800a45a:	68f9      	ldr	r1, [r7, #12]
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f000 fa5d 	bl	800a91c <USBD_CtlSendData>
 800a462:	e009      	b.n	800a478 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a464:	6839      	ldr	r1, [r7, #0]
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f000 f9e7 	bl	800a83a <USBD_CtlError>
 800a46c:	e004      	b.n	800a478 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f000 faae 	bl	800a9d0 <USBD_CtlSendStatus>
 800a474:	e000      	b.n	800a478 <USBD_GetDescriptor+0x2cc>
    return;
 800a476:	bf00      	nop
  }
}
 800a478:	3710      	adds	r7, #16
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}
 800a47e:	bf00      	nop

0800a480 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b084      	sub	sp, #16
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
 800a488:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a48a:	683b      	ldr	r3, [r7, #0]
 800a48c:	889b      	ldrh	r3, [r3, #4]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d131      	bne.n	800a4f6 <USBD_SetAddress+0x76>
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	88db      	ldrh	r3, [r3, #6]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d12d      	bne.n	800a4f6 <USBD_SetAddress+0x76>
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	885b      	ldrh	r3, [r3, #2]
 800a49e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a4a0:	d829      	bhi.n	800a4f6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	885b      	ldrh	r3, [r3, #2]
 800a4a6:	b2db      	uxtb	r3, r3
 800a4a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4ac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4b4:	b2db      	uxtb	r3, r3
 800a4b6:	2b03      	cmp	r3, #3
 800a4b8:	d104      	bne.n	800a4c4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a4ba:	6839      	ldr	r1, [r7, #0]
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f000 f9bc 	bl	800a83a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4c2:	e01d      	b.n	800a500 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	7bfa      	ldrb	r2, [r7, #15]
 800a4c8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a4cc:	7bfb      	ldrb	r3, [r7, #15]
 800a4ce:	4619      	mov	r1, r3
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	f000 feed 	bl	800b2b0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f000 fa7a 	bl	800a9d0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a4dc:	7bfb      	ldrb	r3, [r7, #15]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d004      	beq.n	800a4ec <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2202      	movs	r2, #2
 800a4e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4ea:	e009      	b.n	800a500 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4f4:	e004      	b.n	800a500 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a4f6:	6839      	ldr	r1, [r7, #0]
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f000 f99e 	bl	800a83a <USBD_CtlError>
  }
}
 800a4fe:	bf00      	nop
 800a500:	bf00      	nop
 800a502:	3710      	adds	r7, #16
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}

0800a508 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b084      	sub	sp, #16
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
 800a510:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a512:	2300      	movs	r3, #0
 800a514:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	885b      	ldrh	r3, [r3, #2]
 800a51a:	b2da      	uxtb	r2, r3
 800a51c:	4b4e      	ldr	r3, [pc, #312]	@ (800a658 <USBD_SetConfig+0x150>)
 800a51e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a520:	4b4d      	ldr	r3, [pc, #308]	@ (800a658 <USBD_SetConfig+0x150>)
 800a522:	781b      	ldrb	r3, [r3, #0]
 800a524:	2b01      	cmp	r3, #1
 800a526:	d905      	bls.n	800a534 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a528:	6839      	ldr	r1, [r7, #0]
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f000 f985 	bl	800a83a <USBD_CtlError>
    return USBD_FAIL;
 800a530:	2303      	movs	r3, #3
 800a532:	e08c      	b.n	800a64e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a53a:	b2db      	uxtb	r3, r3
 800a53c:	2b02      	cmp	r3, #2
 800a53e:	d002      	beq.n	800a546 <USBD_SetConfig+0x3e>
 800a540:	2b03      	cmp	r3, #3
 800a542:	d029      	beq.n	800a598 <USBD_SetConfig+0x90>
 800a544:	e075      	b.n	800a632 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a546:	4b44      	ldr	r3, [pc, #272]	@ (800a658 <USBD_SetConfig+0x150>)
 800a548:	781b      	ldrb	r3, [r3, #0]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d020      	beq.n	800a590 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a54e:	4b42      	ldr	r3, [pc, #264]	@ (800a658 <USBD_SetConfig+0x150>)
 800a550:	781b      	ldrb	r3, [r3, #0]
 800a552:	461a      	mov	r2, r3
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a558:	4b3f      	ldr	r3, [pc, #252]	@ (800a658 <USBD_SetConfig+0x150>)
 800a55a:	781b      	ldrb	r3, [r3, #0]
 800a55c:	4619      	mov	r1, r3
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f7fe ffe9 	bl	8009536 <USBD_SetClassConfig>
 800a564:	4603      	mov	r3, r0
 800a566:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a568:	7bfb      	ldrb	r3, [r7, #15]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d008      	beq.n	800a580 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a56e:	6839      	ldr	r1, [r7, #0]
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f000 f962 	bl	800a83a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2202      	movs	r2, #2
 800a57a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a57e:	e065      	b.n	800a64c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 fa25 	bl	800a9d0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2203      	movs	r2, #3
 800a58a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a58e:	e05d      	b.n	800a64c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f000 fa1d 	bl	800a9d0 <USBD_CtlSendStatus>
      break;
 800a596:	e059      	b.n	800a64c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a598:	4b2f      	ldr	r3, [pc, #188]	@ (800a658 <USBD_SetConfig+0x150>)
 800a59a:	781b      	ldrb	r3, [r3, #0]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d112      	bne.n	800a5c6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2202      	movs	r2, #2
 800a5a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a5a8:	4b2b      	ldr	r3, [pc, #172]	@ (800a658 <USBD_SetConfig+0x150>)
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a5b2:	4b29      	ldr	r3, [pc, #164]	@ (800a658 <USBD_SetConfig+0x150>)
 800a5b4:	781b      	ldrb	r3, [r3, #0]
 800a5b6:	4619      	mov	r1, r3
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f7fe ffd8 	bl	800956e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f000 fa06 	bl	800a9d0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a5c4:	e042      	b.n	800a64c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a5c6:	4b24      	ldr	r3, [pc, #144]	@ (800a658 <USBD_SetConfig+0x150>)
 800a5c8:	781b      	ldrb	r3, [r3, #0]
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	685b      	ldr	r3, [r3, #4]
 800a5d0:	429a      	cmp	r2, r3
 800a5d2:	d02a      	beq.n	800a62a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	685b      	ldr	r3, [r3, #4]
 800a5d8:	b2db      	uxtb	r3, r3
 800a5da:	4619      	mov	r1, r3
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f7fe ffc6 	bl	800956e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a5e2:	4b1d      	ldr	r3, [pc, #116]	@ (800a658 <USBD_SetConfig+0x150>)
 800a5e4:	781b      	ldrb	r3, [r3, #0]
 800a5e6:	461a      	mov	r2, r3
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a5ec:	4b1a      	ldr	r3, [pc, #104]	@ (800a658 <USBD_SetConfig+0x150>)
 800a5ee:	781b      	ldrb	r3, [r3, #0]
 800a5f0:	4619      	mov	r1, r3
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f7fe ff9f 	bl	8009536 <USBD_SetClassConfig>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a5fc:	7bfb      	ldrb	r3, [r7, #15]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d00f      	beq.n	800a622 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a602:	6839      	ldr	r1, [r7, #0]
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f000 f918 	bl	800a83a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	685b      	ldr	r3, [r3, #4]
 800a60e:	b2db      	uxtb	r3, r3
 800a610:	4619      	mov	r1, r3
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f7fe ffab 	bl	800956e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2202      	movs	r2, #2
 800a61c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a620:	e014      	b.n	800a64c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f000 f9d4 	bl	800a9d0 <USBD_CtlSendStatus>
      break;
 800a628:	e010      	b.n	800a64c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	f000 f9d0 	bl	800a9d0 <USBD_CtlSendStatus>
      break;
 800a630:	e00c      	b.n	800a64c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a632:	6839      	ldr	r1, [r7, #0]
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f000 f900 	bl	800a83a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a63a:	4b07      	ldr	r3, [pc, #28]	@ (800a658 <USBD_SetConfig+0x150>)
 800a63c:	781b      	ldrb	r3, [r3, #0]
 800a63e:	4619      	mov	r1, r3
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f7fe ff94 	bl	800956e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a646:	2303      	movs	r3, #3
 800a648:	73fb      	strb	r3, [r7, #15]
      break;
 800a64a:	bf00      	nop
  }

  return ret;
 800a64c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3710      	adds	r7, #16
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}
 800a656:	bf00      	nop
 800a658:	200004ac 	.word	0x200004ac

0800a65c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	88db      	ldrh	r3, [r3, #6]
 800a66a:	2b01      	cmp	r3, #1
 800a66c:	d004      	beq.n	800a678 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a66e:	6839      	ldr	r1, [r7, #0]
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f000 f8e2 	bl	800a83a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a676:	e023      	b.n	800a6c0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a67e:	b2db      	uxtb	r3, r3
 800a680:	2b02      	cmp	r3, #2
 800a682:	dc02      	bgt.n	800a68a <USBD_GetConfig+0x2e>
 800a684:	2b00      	cmp	r3, #0
 800a686:	dc03      	bgt.n	800a690 <USBD_GetConfig+0x34>
 800a688:	e015      	b.n	800a6b6 <USBD_GetConfig+0x5a>
 800a68a:	2b03      	cmp	r3, #3
 800a68c:	d00b      	beq.n	800a6a6 <USBD_GetConfig+0x4a>
 800a68e:	e012      	b.n	800a6b6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2200      	movs	r2, #0
 800a694:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	3308      	adds	r3, #8
 800a69a:	2201      	movs	r2, #1
 800a69c:	4619      	mov	r1, r3
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f000 f93c 	bl	800a91c <USBD_CtlSendData>
        break;
 800a6a4:	e00c      	b.n	800a6c0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	3304      	adds	r3, #4
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	4619      	mov	r1, r3
 800a6ae:	6878      	ldr	r0, [r7, #4]
 800a6b0:	f000 f934 	bl	800a91c <USBD_CtlSendData>
        break;
 800a6b4:	e004      	b.n	800a6c0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a6b6:	6839      	ldr	r1, [r7, #0]
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f000 f8be 	bl	800a83a <USBD_CtlError>
        break;
 800a6be:	bf00      	nop
}
 800a6c0:	bf00      	nop
 800a6c2:	3708      	adds	r7, #8
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}

0800a6c8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b082      	sub	sp, #8
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
 800a6d0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6d8:	b2db      	uxtb	r3, r3
 800a6da:	3b01      	subs	r3, #1
 800a6dc:	2b02      	cmp	r3, #2
 800a6de:	d81e      	bhi.n	800a71e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	88db      	ldrh	r3, [r3, #6]
 800a6e4:	2b02      	cmp	r3, #2
 800a6e6:	d004      	beq.n	800a6f2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a6e8:	6839      	ldr	r1, [r7, #0]
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f000 f8a5 	bl	800a83a <USBD_CtlError>
        break;
 800a6f0:	e01a      	b.n	800a728 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2201      	movs	r2, #1
 800a6f6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d005      	beq.n	800a70e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	68db      	ldr	r3, [r3, #12]
 800a706:	f043 0202 	orr.w	r2, r3, #2
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	330c      	adds	r3, #12
 800a712:	2202      	movs	r2, #2
 800a714:	4619      	mov	r1, r3
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f000 f900 	bl	800a91c <USBD_CtlSendData>
      break;
 800a71c:	e004      	b.n	800a728 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a71e:	6839      	ldr	r1, [r7, #0]
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f000 f88a 	bl	800a83a <USBD_CtlError>
      break;
 800a726:	bf00      	nop
  }
}
 800a728:	bf00      	nop
 800a72a:	3708      	adds	r7, #8
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
 800a738:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	885b      	ldrh	r3, [r3, #2]
 800a73e:	2b01      	cmp	r3, #1
 800a740:	d107      	bne.n	800a752 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2201      	movs	r2, #1
 800a746:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f000 f940 	bl	800a9d0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a750:	e013      	b.n	800a77a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	885b      	ldrh	r3, [r3, #2]
 800a756:	2b02      	cmp	r3, #2
 800a758:	d10b      	bne.n	800a772 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	889b      	ldrh	r3, [r3, #4]
 800a75e:	0a1b      	lsrs	r3, r3, #8
 800a760:	b29b      	uxth	r3, r3
 800a762:	b2da      	uxtb	r2, r3
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f000 f930 	bl	800a9d0 <USBD_CtlSendStatus>
}
 800a770:	e003      	b.n	800a77a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a772:	6839      	ldr	r1, [r7, #0]
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f000 f860 	bl	800a83a <USBD_CtlError>
}
 800a77a:	bf00      	nop
 800a77c:	3708      	adds	r7, #8
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a782:	b580      	push	{r7, lr}
 800a784:	b082      	sub	sp, #8
 800a786:	af00      	add	r7, sp, #0
 800a788:	6078      	str	r0, [r7, #4]
 800a78a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a792:	b2db      	uxtb	r3, r3
 800a794:	3b01      	subs	r3, #1
 800a796:	2b02      	cmp	r3, #2
 800a798:	d80b      	bhi.n	800a7b2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	885b      	ldrh	r3, [r3, #2]
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	d10c      	bne.n	800a7bc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f000 f910 	bl	800a9d0 <USBD_CtlSendStatus>
      }
      break;
 800a7b0:	e004      	b.n	800a7bc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a7b2:	6839      	ldr	r1, [r7, #0]
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f000 f840 	bl	800a83a <USBD_CtlError>
      break;
 800a7ba:	e000      	b.n	800a7be <USBD_ClrFeature+0x3c>
      break;
 800a7bc:	bf00      	nop
  }
}
 800a7be:	bf00      	nop
 800a7c0:	3708      	adds	r7, #8
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}

0800a7c6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a7c6:	b580      	push	{r7, lr}
 800a7c8:	b084      	sub	sp, #16
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]
 800a7ce:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	781a      	ldrb	r2, [r3, #0]
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	3301      	adds	r3, #1
 800a7e0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	781a      	ldrb	r2, [r3, #0]
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	3301      	adds	r3, #1
 800a7ee:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a7f0:	68f8      	ldr	r0, [r7, #12]
 800a7f2:	f7ff fa40 	bl	8009c76 <SWAPBYTE>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	3301      	adds	r3, #1
 800a802:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	3301      	adds	r3, #1
 800a808:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a80a:	68f8      	ldr	r0, [r7, #12]
 800a80c:	f7ff fa33 	bl	8009c76 <SWAPBYTE>
 800a810:	4603      	mov	r3, r0
 800a812:	461a      	mov	r2, r3
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	3301      	adds	r3, #1
 800a81c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	3301      	adds	r3, #1
 800a822:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a824:	68f8      	ldr	r0, [r7, #12]
 800a826:	f7ff fa26 	bl	8009c76 <SWAPBYTE>
 800a82a:	4603      	mov	r3, r0
 800a82c:	461a      	mov	r2, r3
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	80da      	strh	r2, [r3, #6]
}
 800a832:	bf00      	nop
 800a834:	3710      	adds	r7, #16
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}

0800a83a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a83a:	b580      	push	{r7, lr}
 800a83c:	b082      	sub	sp, #8
 800a83e:	af00      	add	r7, sp, #0
 800a840:	6078      	str	r0, [r7, #4]
 800a842:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a844:	2180      	movs	r1, #128	@ 0x80
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f000 fcc8 	bl	800b1dc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a84c:	2100      	movs	r1, #0
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 fcc4 	bl	800b1dc <USBD_LL_StallEP>
}
 800a854:	bf00      	nop
 800a856:	3708      	adds	r7, #8
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}

0800a85c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b086      	sub	sp, #24
 800a860:	af00      	add	r7, sp, #0
 800a862:	60f8      	str	r0, [r7, #12]
 800a864:	60b9      	str	r1, [r7, #8]
 800a866:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a868:	2300      	movs	r3, #0
 800a86a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d036      	beq.n	800a8e0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a876:	6938      	ldr	r0, [r7, #16]
 800a878:	f000 f836 	bl	800a8e8 <USBD_GetLen>
 800a87c:	4603      	mov	r3, r0
 800a87e:	3301      	adds	r3, #1
 800a880:	b29b      	uxth	r3, r3
 800a882:	005b      	lsls	r3, r3, #1
 800a884:	b29a      	uxth	r2, r3
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a88a:	7dfb      	ldrb	r3, [r7, #23]
 800a88c:	68ba      	ldr	r2, [r7, #8]
 800a88e:	4413      	add	r3, r2
 800a890:	687a      	ldr	r2, [r7, #4]
 800a892:	7812      	ldrb	r2, [r2, #0]
 800a894:	701a      	strb	r2, [r3, #0]
  idx++;
 800a896:	7dfb      	ldrb	r3, [r7, #23]
 800a898:	3301      	adds	r3, #1
 800a89a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a89c:	7dfb      	ldrb	r3, [r7, #23]
 800a89e:	68ba      	ldr	r2, [r7, #8]
 800a8a0:	4413      	add	r3, r2
 800a8a2:	2203      	movs	r2, #3
 800a8a4:	701a      	strb	r2, [r3, #0]
  idx++;
 800a8a6:	7dfb      	ldrb	r3, [r7, #23]
 800a8a8:	3301      	adds	r3, #1
 800a8aa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a8ac:	e013      	b.n	800a8d6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a8ae:	7dfb      	ldrb	r3, [r7, #23]
 800a8b0:	68ba      	ldr	r2, [r7, #8]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	693a      	ldr	r2, [r7, #16]
 800a8b6:	7812      	ldrb	r2, [r2, #0]
 800a8b8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a8ba:	693b      	ldr	r3, [r7, #16]
 800a8bc:	3301      	adds	r3, #1
 800a8be:	613b      	str	r3, [r7, #16]
    idx++;
 800a8c0:	7dfb      	ldrb	r3, [r7, #23]
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a8c6:	7dfb      	ldrb	r3, [r7, #23]
 800a8c8:	68ba      	ldr	r2, [r7, #8]
 800a8ca:	4413      	add	r3, r2
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	701a      	strb	r2, [r3, #0]
    idx++;
 800a8d0:	7dfb      	ldrb	r3, [r7, #23]
 800a8d2:	3301      	adds	r3, #1
 800a8d4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	781b      	ldrb	r3, [r3, #0]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d1e7      	bne.n	800a8ae <USBD_GetString+0x52>
 800a8de:	e000      	b.n	800a8e2 <USBD_GetString+0x86>
    return;
 800a8e0:	bf00      	nop
  }
}
 800a8e2:	3718      	adds	r7, #24
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	b085      	sub	sp, #20
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a8f8:	e005      	b.n	800a906 <USBD_GetLen+0x1e>
  {
    len++;
 800a8fa:	7bfb      	ldrb	r3, [r7, #15]
 800a8fc:	3301      	adds	r3, #1
 800a8fe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	3301      	adds	r3, #1
 800a904:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a906:	68bb      	ldr	r3, [r7, #8]
 800a908:	781b      	ldrb	r3, [r3, #0]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d1f5      	bne.n	800a8fa <USBD_GetLen+0x12>
  }

  return len;
 800a90e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a910:	4618      	mov	r0, r3
 800a912:	3714      	adds	r7, #20
 800a914:	46bd      	mov	sp, r7
 800a916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91a:	4770      	bx	lr

0800a91c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b084      	sub	sp, #16
 800a920:	af00      	add	r7, sp, #0
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	60b9      	str	r1, [r7, #8]
 800a926:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	2202      	movs	r2, #2
 800a92c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	687a      	ldr	r2, [r7, #4]
 800a934:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	687a      	ldr	r2, [r7, #4]
 800a93a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	68ba      	ldr	r2, [r7, #8]
 800a940:	2100      	movs	r1, #0
 800a942:	68f8      	ldr	r0, [r7, #12]
 800a944:	f000 fcd3 	bl	800b2ee <USBD_LL_Transmit>

  return USBD_OK;
 800a948:	2300      	movs	r3, #0
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3710      	adds	r7, #16
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}

0800a952 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a952:	b580      	push	{r7, lr}
 800a954:	b084      	sub	sp, #16
 800a956:	af00      	add	r7, sp, #0
 800a958:	60f8      	str	r0, [r7, #12]
 800a95a:	60b9      	str	r1, [r7, #8]
 800a95c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	68ba      	ldr	r2, [r7, #8]
 800a962:	2100      	movs	r1, #0
 800a964:	68f8      	ldr	r0, [r7, #12]
 800a966:	f000 fcc2 	bl	800b2ee <USBD_LL_Transmit>

  return USBD_OK;
 800a96a:	2300      	movs	r3, #0
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	3710      	adds	r7, #16
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}

0800a974 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b084      	sub	sp, #16
 800a978:	af00      	add	r7, sp, #0
 800a97a:	60f8      	str	r0, [r7, #12]
 800a97c:	60b9      	str	r1, [r7, #8]
 800a97e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2203      	movs	r2, #3
 800a984:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	687a      	ldr	r2, [r7, #4]
 800a98c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	68ba      	ldr	r2, [r7, #8]
 800a99c:	2100      	movs	r1, #0
 800a99e:	68f8      	ldr	r0, [r7, #12]
 800a9a0:	f000 fcc6 	bl	800b330 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a9a4:	2300      	movs	r3, #0
}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	3710      	adds	r7, #16
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}

0800a9ae <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b084      	sub	sp, #16
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	60f8      	str	r0, [r7, #12]
 800a9b6:	60b9      	str	r1, [r7, #8]
 800a9b8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	68ba      	ldr	r2, [r7, #8]
 800a9be:	2100      	movs	r1, #0
 800a9c0:	68f8      	ldr	r0, [r7, #12]
 800a9c2:	f000 fcb5 	bl	800b330 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a9c6:	2300      	movs	r3, #0
}
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	3710      	adds	r7, #16
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}

0800a9d0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b082      	sub	sp, #8
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2204      	movs	r2, #4
 800a9dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	2100      	movs	r1, #0
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 fc81 	bl	800b2ee <USBD_LL_Transmit>

  return USBD_OK;
 800a9ec:	2300      	movs	r3, #0
}
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3708      	adds	r7, #8
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}

0800a9f6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a9f6:	b580      	push	{r7, lr}
 800a9f8:	b082      	sub	sp, #8
 800a9fa:	af00      	add	r7, sp, #0
 800a9fc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2205      	movs	r2, #5
 800aa02:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa06:	2300      	movs	r3, #0
 800aa08:	2200      	movs	r2, #0
 800aa0a:	2100      	movs	r1, #0
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f000 fc8f 	bl	800b330 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa12:	2300      	movs	r3, #0
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	3708      	adds	r7, #8
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800aa20:	2200      	movs	r2, #0
 800aa22:	4912      	ldr	r1, [pc, #72]	@ (800aa6c <MX_USB_DEVICE_Init+0x50>)
 800aa24:	4812      	ldr	r0, [pc, #72]	@ (800aa70 <MX_USB_DEVICE_Init+0x54>)
 800aa26:	f7fe fd09 	bl	800943c <USBD_Init>
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d001      	beq.n	800aa34 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800aa30:	f7f6 fc90 	bl	8001354 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800aa34:	490f      	ldr	r1, [pc, #60]	@ (800aa74 <MX_USB_DEVICE_Init+0x58>)
 800aa36:	480e      	ldr	r0, [pc, #56]	@ (800aa70 <MX_USB_DEVICE_Init+0x54>)
 800aa38:	f7fe fd30 	bl	800949c <USBD_RegisterClass>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d001      	beq.n	800aa46 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800aa42:	f7f6 fc87 	bl	8001354 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800aa46:	490c      	ldr	r1, [pc, #48]	@ (800aa78 <MX_USB_DEVICE_Init+0x5c>)
 800aa48:	4809      	ldr	r0, [pc, #36]	@ (800aa70 <MX_USB_DEVICE_Init+0x54>)
 800aa4a:	f7fe fc67 	bl	800931c <USBD_CDC_RegisterInterface>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d001      	beq.n	800aa58 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800aa54:	f7f6 fc7e 	bl	8001354 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800aa58:	4805      	ldr	r0, [pc, #20]	@ (800aa70 <MX_USB_DEVICE_Init+0x54>)
 800aa5a:	f7fe fd55 	bl	8009508 <USBD_Start>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d001      	beq.n	800aa68 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800aa64:	f7f6 fc76 	bl	8001354 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800aa68:	bf00      	nop
 800aa6a:	bd80      	pop	{r7, pc}
 800aa6c:	200000e4 	.word	0x200000e4
 800aa70:	200004b0 	.word	0x200004b0
 800aa74:	20000050 	.word	0x20000050
 800aa78:	200000d0 	.word	0x200000d0

0800aa7c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aa80:	2200      	movs	r2, #0
 800aa82:	4905      	ldr	r1, [pc, #20]	@ (800aa98 <CDC_Init_FS+0x1c>)
 800aa84:	4805      	ldr	r0, [pc, #20]	@ (800aa9c <CDC_Init_FS+0x20>)
 800aa86:	f7fe fc63 	bl	8009350 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aa8a:	4905      	ldr	r1, [pc, #20]	@ (800aaa0 <CDC_Init_FS+0x24>)
 800aa8c:	4803      	ldr	r0, [pc, #12]	@ (800aa9c <CDC_Init_FS+0x20>)
 800aa8e:	f7fe fc81 	bl	8009394 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aa92:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	bd80      	pop	{r7, pc}
 800aa98:	20000f8c 	.word	0x20000f8c
 800aa9c:	200004b0 	.word	0x200004b0
 800aaa0:	2000078c 	.word	0x2000078c

0800aaa4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aaa8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	46bd      	mov	sp, r7
 800aaae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab2:	4770      	bx	lr

0800aab4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	4603      	mov	r3, r0
 800aabc:	6039      	str	r1, [r7, #0]
 800aabe:	71fb      	strb	r3, [r7, #7]
 800aac0:	4613      	mov	r3, r2
 800aac2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800aac4:	79fb      	ldrb	r3, [r7, #7]
 800aac6:	2b23      	cmp	r3, #35	@ 0x23
 800aac8:	d84a      	bhi.n	800ab60 <CDC_Control_FS+0xac>
 800aaca:	a201      	add	r2, pc, #4	@ (adr r2, 800aad0 <CDC_Control_FS+0x1c>)
 800aacc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aad0:	0800ab61 	.word	0x0800ab61
 800aad4:	0800ab61 	.word	0x0800ab61
 800aad8:	0800ab61 	.word	0x0800ab61
 800aadc:	0800ab61 	.word	0x0800ab61
 800aae0:	0800ab61 	.word	0x0800ab61
 800aae4:	0800ab61 	.word	0x0800ab61
 800aae8:	0800ab61 	.word	0x0800ab61
 800aaec:	0800ab61 	.word	0x0800ab61
 800aaf0:	0800ab61 	.word	0x0800ab61
 800aaf4:	0800ab61 	.word	0x0800ab61
 800aaf8:	0800ab61 	.word	0x0800ab61
 800aafc:	0800ab61 	.word	0x0800ab61
 800ab00:	0800ab61 	.word	0x0800ab61
 800ab04:	0800ab61 	.word	0x0800ab61
 800ab08:	0800ab61 	.word	0x0800ab61
 800ab0c:	0800ab61 	.word	0x0800ab61
 800ab10:	0800ab61 	.word	0x0800ab61
 800ab14:	0800ab61 	.word	0x0800ab61
 800ab18:	0800ab61 	.word	0x0800ab61
 800ab1c:	0800ab61 	.word	0x0800ab61
 800ab20:	0800ab61 	.word	0x0800ab61
 800ab24:	0800ab61 	.word	0x0800ab61
 800ab28:	0800ab61 	.word	0x0800ab61
 800ab2c:	0800ab61 	.word	0x0800ab61
 800ab30:	0800ab61 	.word	0x0800ab61
 800ab34:	0800ab61 	.word	0x0800ab61
 800ab38:	0800ab61 	.word	0x0800ab61
 800ab3c:	0800ab61 	.word	0x0800ab61
 800ab40:	0800ab61 	.word	0x0800ab61
 800ab44:	0800ab61 	.word	0x0800ab61
 800ab48:	0800ab61 	.word	0x0800ab61
 800ab4c:	0800ab61 	.word	0x0800ab61
 800ab50:	0800ab61 	.word	0x0800ab61
 800ab54:	0800ab61 	.word	0x0800ab61
 800ab58:	0800ab61 	.word	0x0800ab61
 800ab5c:	0800ab61 	.word	0x0800ab61
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ab60:	bf00      	nop
  }

  return (USBD_OK);
 800ab62:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	370c      	adds	r7, #12
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6e:	4770      	bx	lr

0800ab70 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b082      	sub	sp, #8
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ab7a:	6879      	ldr	r1, [r7, #4]
 800ab7c:	4805      	ldr	r0, [pc, #20]	@ (800ab94 <CDC_Receive_FS+0x24>)
 800ab7e:	f7fe fc09 	bl	8009394 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ab82:	4804      	ldr	r0, [pc, #16]	@ (800ab94 <CDC_Receive_FS+0x24>)
 800ab84:	f7fe fc24 	bl	80093d0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ab88:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3708      	adds	r7, #8
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}
 800ab92:	bf00      	nop
 800ab94:	200004b0 	.word	0x200004b0

0800ab98 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b087      	sub	sp, #28
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	60f8      	str	r0, [r7, #12]
 800aba0:	60b9      	str	r1, [r7, #8]
 800aba2:	4613      	mov	r3, r2
 800aba4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800aba6:	2300      	movs	r3, #0
 800aba8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800abaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800abae:	4618      	mov	r0, r3
 800abb0:	371c      	adds	r7, #28
 800abb2:	46bd      	mov	sp, r7
 800abb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb8:	4770      	bx	lr
	...

0800abbc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b083      	sub	sp, #12
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	4603      	mov	r3, r0
 800abc4:	6039      	str	r1, [r7, #0]
 800abc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	2212      	movs	r2, #18
 800abcc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800abce:	4b03      	ldr	r3, [pc, #12]	@ (800abdc <USBD_FS_DeviceDescriptor+0x20>)
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	370c      	adds	r7, #12
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr
 800abdc:	20000100 	.word	0x20000100

0800abe0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abe0:	b480      	push	{r7}
 800abe2:	b083      	sub	sp, #12
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	4603      	mov	r3, r0
 800abe8:	6039      	str	r1, [r7, #0]
 800abea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	2204      	movs	r2, #4
 800abf0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800abf2:	4b03      	ldr	r3, [pc, #12]	@ (800ac00 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	370c      	adds	r7, #12
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr
 800ac00:	20000114 	.word	0x20000114

0800ac04 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b082      	sub	sp, #8
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	6039      	str	r1, [r7, #0]
 800ac0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ac10:	79fb      	ldrb	r3, [r7, #7]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d105      	bne.n	800ac22 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac16:	683a      	ldr	r2, [r7, #0]
 800ac18:	4907      	ldr	r1, [pc, #28]	@ (800ac38 <USBD_FS_ProductStrDescriptor+0x34>)
 800ac1a:	4808      	ldr	r0, [pc, #32]	@ (800ac3c <USBD_FS_ProductStrDescriptor+0x38>)
 800ac1c:	f7ff fe1e 	bl	800a85c <USBD_GetString>
 800ac20:	e004      	b.n	800ac2c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac22:	683a      	ldr	r2, [r7, #0]
 800ac24:	4904      	ldr	r1, [pc, #16]	@ (800ac38 <USBD_FS_ProductStrDescriptor+0x34>)
 800ac26:	4805      	ldr	r0, [pc, #20]	@ (800ac3c <USBD_FS_ProductStrDescriptor+0x38>)
 800ac28:	f7ff fe18 	bl	800a85c <USBD_GetString>
  }
  return USBD_StrDesc;
 800ac2c:	4b02      	ldr	r3, [pc, #8]	@ (800ac38 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3708      	adds	r7, #8
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
 800ac36:	bf00      	nop
 800ac38:	2000178c 	.word	0x2000178c
 800ac3c:	0800c4f0 	.word	0x0800c4f0

0800ac40 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b082      	sub	sp, #8
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	4603      	mov	r3, r0
 800ac48:	6039      	str	r1, [r7, #0]
 800ac4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ac4c:	683a      	ldr	r2, [r7, #0]
 800ac4e:	4904      	ldr	r1, [pc, #16]	@ (800ac60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ac50:	4804      	ldr	r0, [pc, #16]	@ (800ac64 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ac52:	f7ff fe03 	bl	800a85c <USBD_GetString>
  return USBD_StrDesc;
 800ac56:	4b02      	ldr	r3, [pc, #8]	@ (800ac60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3708      	adds	r7, #8
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}
 800ac60:	2000178c 	.word	0x2000178c
 800ac64:	0800c508 	.word	0x0800c508

0800ac68 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b082      	sub	sp, #8
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	4603      	mov	r3, r0
 800ac70:	6039      	str	r1, [r7, #0]
 800ac72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	221a      	movs	r2, #26
 800ac78:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ac7a:	f000 f843 	bl	800ad04 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ac7e:	4b02      	ldr	r3, [pc, #8]	@ (800ac88 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	3708      	adds	r7, #8
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd80      	pop	{r7, pc}
 800ac88:	20000118 	.word	0x20000118

0800ac8c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b082      	sub	sp, #8
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	4603      	mov	r3, r0
 800ac94:	6039      	str	r1, [r7, #0]
 800ac96:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ac98:	79fb      	ldrb	r3, [r7, #7]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d105      	bne.n	800acaa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ac9e:	683a      	ldr	r2, [r7, #0]
 800aca0:	4907      	ldr	r1, [pc, #28]	@ (800acc0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800aca2:	4808      	ldr	r0, [pc, #32]	@ (800acc4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800aca4:	f7ff fdda 	bl	800a85c <USBD_GetString>
 800aca8:	e004      	b.n	800acb4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800acaa:	683a      	ldr	r2, [r7, #0]
 800acac:	4904      	ldr	r1, [pc, #16]	@ (800acc0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800acae:	4805      	ldr	r0, [pc, #20]	@ (800acc4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800acb0:	f7ff fdd4 	bl	800a85c <USBD_GetString>
  }
  return USBD_StrDesc;
 800acb4:	4b02      	ldr	r3, [pc, #8]	@ (800acc0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800acb6:	4618      	mov	r0, r3
 800acb8:	3708      	adds	r7, #8
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}
 800acbe:	bf00      	nop
 800acc0:	2000178c 	.word	0x2000178c
 800acc4:	0800c51c 	.word	0x0800c51c

0800acc8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b082      	sub	sp, #8
 800accc:	af00      	add	r7, sp, #0
 800acce:	4603      	mov	r3, r0
 800acd0:	6039      	str	r1, [r7, #0]
 800acd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800acd4:	79fb      	ldrb	r3, [r7, #7]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d105      	bne.n	800ace6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800acda:	683a      	ldr	r2, [r7, #0]
 800acdc:	4907      	ldr	r1, [pc, #28]	@ (800acfc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800acde:	4808      	ldr	r0, [pc, #32]	@ (800ad00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ace0:	f7ff fdbc 	bl	800a85c <USBD_GetString>
 800ace4:	e004      	b.n	800acf0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ace6:	683a      	ldr	r2, [r7, #0]
 800ace8:	4904      	ldr	r1, [pc, #16]	@ (800acfc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800acea:	4805      	ldr	r0, [pc, #20]	@ (800ad00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800acec:	f7ff fdb6 	bl	800a85c <USBD_GetString>
  }
  return USBD_StrDesc;
 800acf0:	4b02      	ldr	r3, [pc, #8]	@ (800acfc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3708      	adds	r7, #8
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	2000178c 	.word	0x2000178c
 800ad00:	0800c528 	.word	0x0800c528

0800ad04 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b084      	sub	sp, #16
 800ad08:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ad0a:	4b0f      	ldr	r3, [pc, #60]	@ (800ad48 <Get_SerialNum+0x44>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ad10:	4b0e      	ldr	r3, [pc, #56]	@ (800ad4c <Get_SerialNum+0x48>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ad16:	4b0e      	ldr	r3, [pc, #56]	@ (800ad50 <Get_SerialNum+0x4c>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ad1c:	68fa      	ldr	r2, [r7, #12]
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	4413      	add	r3, r2
 800ad22:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d009      	beq.n	800ad3e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ad2a:	2208      	movs	r2, #8
 800ad2c:	4909      	ldr	r1, [pc, #36]	@ (800ad54 <Get_SerialNum+0x50>)
 800ad2e:	68f8      	ldr	r0, [r7, #12]
 800ad30:	f000 f814 	bl	800ad5c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ad34:	2204      	movs	r2, #4
 800ad36:	4908      	ldr	r1, [pc, #32]	@ (800ad58 <Get_SerialNum+0x54>)
 800ad38:	68b8      	ldr	r0, [r7, #8]
 800ad3a:	f000 f80f 	bl	800ad5c <IntToUnicode>
  }
}
 800ad3e:	bf00      	nop
 800ad40:	3710      	adds	r7, #16
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}
 800ad46:	bf00      	nop
 800ad48:	1fff7a10 	.word	0x1fff7a10
 800ad4c:	1fff7a14 	.word	0x1fff7a14
 800ad50:	1fff7a18 	.word	0x1fff7a18
 800ad54:	2000011a 	.word	0x2000011a
 800ad58:	2000012a 	.word	0x2000012a

0800ad5c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b087      	sub	sp, #28
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	60f8      	str	r0, [r7, #12]
 800ad64:	60b9      	str	r1, [r7, #8]
 800ad66:	4613      	mov	r3, r2
 800ad68:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ad6e:	2300      	movs	r3, #0
 800ad70:	75fb      	strb	r3, [r7, #23]
 800ad72:	e027      	b.n	800adc4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	0f1b      	lsrs	r3, r3, #28
 800ad78:	2b09      	cmp	r3, #9
 800ad7a:	d80b      	bhi.n	800ad94 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	0f1b      	lsrs	r3, r3, #28
 800ad80:	b2da      	uxtb	r2, r3
 800ad82:	7dfb      	ldrb	r3, [r7, #23]
 800ad84:	005b      	lsls	r3, r3, #1
 800ad86:	4619      	mov	r1, r3
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	440b      	add	r3, r1
 800ad8c:	3230      	adds	r2, #48	@ 0x30
 800ad8e:	b2d2      	uxtb	r2, r2
 800ad90:	701a      	strb	r2, [r3, #0]
 800ad92:	e00a      	b.n	800adaa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	0f1b      	lsrs	r3, r3, #28
 800ad98:	b2da      	uxtb	r2, r3
 800ad9a:	7dfb      	ldrb	r3, [r7, #23]
 800ad9c:	005b      	lsls	r3, r3, #1
 800ad9e:	4619      	mov	r1, r3
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	440b      	add	r3, r1
 800ada4:	3237      	adds	r2, #55	@ 0x37
 800ada6:	b2d2      	uxtb	r2, r2
 800ada8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	011b      	lsls	r3, r3, #4
 800adae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800adb0:	7dfb      	ldrb	r3, [r7, #23]
 800adb2:	005b      	lsls	r3, r3, #1
 800adb4:	3301      	adds	r3, #1
 800adb6:	68ba      	ldr	r2, [r7, #8]
 800adb8:	4413      	add	r3, r2
 800adba:	2200      	movs	r2, #0
 800adbc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800adbe:	7dfb      	ldrb	r3, [r7, #23]
 800adc0:	3301      	adds	r3, #1
 800adc2:	75fb      	strb	r3, [r7, #23]
 800adc4:	7dfa      	ldrb	r2, [r7, #23]
 800adc6:	79fb      	ldrb	r3, [r7, #7]
 800adc8:	429a      	cmp	r2, r3
 800adca:	d3d3      	bcc.n	800ad74 <IntToUnicode+0x18>
  }
}
 800adcc:	bf00      	nop
 800adce:	bf00      	nop
 800add0:	371c      	adds	r7, #28
 800add2:	46bd      	mov	sp, r7
 800add4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add8:	4770      	bx	lr
	...

0800addc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b08a      	sub	sp, #40	@ 0x28
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ade4:	f107 0314 	add.w	r3, r7, #20
 800ade8:	2200      	movs	r2, #0
 800adea:	601a      	str	r2, [r3, #0]
 800adec:	605a      	str	r2, [r3, #4]
 800adee:	609a      	str	r2, [r3, #8]
 800adf0:	60da      	str	r2, [r3, #12]
 800adf2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800adfc:	d147      	bne.n	800ae8e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800adfe:	2300      	movs	r3, #0
 800ae00:	613b      	str	r3, [r7, #16]
 800ae02:	4b25      	ldr	r3, [pc, #148]	@ (800ae98 <HAL_PCD_MspInit+0xbc>)
 800ae04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae06:	4a24      	ldr	r2, [pc, #144]	@ (800ae98 <HAL_PCD_MspInit+0xbc>)
 800ae08:	f043 0301 	orr.w	r3, r3, #1
 800ae0c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ae0e:	4b22      	ldr	r3, [pc, #136]	@ (800ae98 <HAL_PCD_MspInit+0xbc>)
 800ae10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae12:	f003 0301 	and.w	r3, r3, #1
 800ae16:	613b      	str	r3, [r7, #16]
 800ae18:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800ae1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ae1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ae20:	2300      	movs	r3, #0
 800ae22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae24:	2300      	movs	r3, #0
 800ae26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800ae28:	f107 0314 	add.w	r3, r7, #20
 800ae2c:	4619      	mov	r1, r3
 800ae2e:	481b      	ldr	r0, [pc, #108]	@ (800ae9c <HAL_PCD_MspInit+0xc0>)
 800ae30:	f7f8 f8da 	bl	8002fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800ae34:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800ae38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae3a:	2302      	movs	r3, #2
 800ae3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae3e:	2300      	movs	r3, #0
 800ae40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ae42:	2300      	movs	r3, #0
 800ae44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ae46:	230a      	movs	r3, #10
 800ae48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ae4a:	f107 0314 	add.w	r3, r7, #20
 800ae4e:	4619      	mov	r1, r3
 800ae50:	4812      	ldr	r0, [pc, #72]	@ (800ae9c <HAL_PCD_MspInit+0xc0>)
 800ae52:	f7f8 f8c9 	bl	8002fe8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ae56:	4b10      	ldr	r3, [pc, #64]	@ (800ae98 <HAL_PCD_MspInit+0xbc>)
 800ae58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae5a:	4a0f      	ldr	r2, [pc, #60]	@ (800ae98 <HAL_PCD_MspInit+0xbc>)
 800ae5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae60:	6353      	str	r3, [r2, #52]	@ 0x34
 800ae62:	2300      	movs	r3, #0
 800ae64:	60fb      	str	r3, [r7, #12]
 800ae66:	4b0c      	ldr	r3, [pc, #48]	@ (800ae98 <HAL_PCD_MspInit+0xbc>)
 800ae68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae6a:	4a0b      	ldr	r2, [pc, #44]	@ (800ae98 <HAL_PCD_MspInit+0xbc>)
 800ae6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ae70:	6453      	str	r3, [r2, #68]	@ 0x44
 800ae72:	4b09      	ldr	r3, [pc, #36]	@ (800ae98 <HAL_PCD_MspInit+0xbc>)
 800ae74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ae7a:	60fb      	str	r3, [r7, #12]
 800ae7c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ae7e:	2200      	movs	r2, #0
 800ae80:	2100      	movs	r1, #0
 800ae82:	2043      	movs	r0, #67	@ 0x43
 800ae84:	f7f7 fcab 	bl	80027de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ae88:	2043      	movs	r0, #67	@ 0x43
 800ae8a:	f7f7 fcc4 	bl	8002816 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ae8e:	bf00      	nop
 800ae90:	3728      	adds	r7, #40	@ 0x28
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}
 800ae96:	bf00      	nop
 800ae98:	40023800 	.word	0x40023800
 800ae9c:	40020000 	.word	0x40020000

0800aea0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b082      	sub	sp, #8
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800aeb4:	4619      	mov	r1, r3
 800aeb6:	4610      	mov	r0, r2
 800aeb8:	f7fe fb73 	bl	80095a2 <USBD_LL_SetupStage>
}
 800aebc:	bf00      	nop
 800aebe:	3708      	adds	r7, #8
 800aec0:	46bd      	mov	sp, r7
 800aec2:	bd80      	pop	{r7, pc}

0800aec4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b082      	sub	sp, #8
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	460b      	mov	r3, r1
 800aece:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800aed6:	78fa      	ldrb	r2, [r7, #3]
 800aed8:	6879      	ldr	r1, [r7, #4]
 800aeda:	4613      	mov	r3, r2
 800aedc:	00db      	lsls	r3, r3, #3
 800aede:	4413      	add	r3, r2
 800aee0:	009b      	lsls	r3, r3, #2
 800aee2:	440b      	add	r3, r1
 800aee4:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800aee8:	681a      	ldr	r2, [r3, #0]
 800aeea:	78fb      	ldrb	r3, [r7, #3]
 800aeec:	4619      	mov	r1, r3
 800aeee:	f7fe fbad 	bl	800964c <USBD_LL_DataOutStage>
}
 800aef2:	bf00      	nop
 800aef4:	3708      	adds	r7, #8
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}

0800aefa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aefa:	b580      	push	{r7, lr}
 800aefc:	b082      	sub	sp, #8
 800aefe:	af00      	add	r7, sp, #0
 800af00:	6078      	str	r0, [r7, #4]
 800af02:	460b      	mov	r3, r1
 800af04:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800af0c:	78fa      	ldrb	r2, [r7, #3]
 800af0e:	6879      	ldr	r1, [r7, #4]
 800af10:	4613      	mov	r3, r2
 800af12:	00db      	lsls	r3, r3, #3
 800af14:	4413      	add	r3, r2
 800af16:	009b      	lsls	r3, r3, #2
 800af18:	440b      	add	r3, r1
 800af1a:	334c      	adds	r3, #76	@ 0x4c
 800af1c:	681a      	ldr	r2, [r3, #0]
 800af1e:	78fb      	ldrb	r3, [r7, #3]
 800af20:	4619      	mov	r1, r3
 800af22:	f7fe fc46 	bl	80097b2 <USBD_LL_DataInStage>
}
 800af26:	bf00      	nop
 800af28:	3708      	adds	r7, #8
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}

0800af2e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af2e:	b580      	push	{r7, lr}
 800af30:	b082      	sub	sp, #8
 800af32:	af00      	add	r7, sp, #0
 800af34:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800af3c:	4618      	mov	r0, r3
 800af3e:	f7fe fd7a 	bl	8009a36 <USBD_LL_SOF>
}
 800af42:	bf00      	nop
 800af44:	3708      	adds	r7, #8
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}

0800af4a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af4a:	b580      	push	{r7, lr}
 800af4c:	b084      	sub	sp, #16
 800af4e:	af00      	add	r7, sp, #0
 800af50:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800af52:	2301      	movs	r3, #1
 800af54:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	68db      	ldr	r3, [r3, #12]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d102      	bne.n	800af64 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800af5e:	2300      	movs	r3, #0
 800af60:	73fb      	strb	r3, [r7, #15]
 800af62:	e008      	b.n	800af76 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	68db      	ldr	r3, [r3, #12]
 800af68:	2b02      	cmp	r3, #2
 800af6a:	d102      	bne.n	800af72 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800af6c:	2301      	movs	r3, #1
 800af6e:	73fb      	strb	r3, [r7, #15]
 800af70:	e001      	b.n	800af76 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800af72:	f7f6 f9ef 	bl	8001354 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800af7c:	7bfa      	ldrb	r2, [r7, #15]
 800af7e:	4611      	mov	r1, r2
 800af80:	4618      	mov	r0, r3
 800af82:	f7fe fd1a 	bl	80099ba <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800af8c:	4618      	mov	r0, r3
 800af8e:	f7fe fcc2 	bl	8009916 <USBD_LL_Reset>
}
 800af92:	bf00      	nop
 800af94:	3710      	adds	r7, #16
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}
	...

0800af9c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b082      	sub	sp, #8
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800afaa:	4618      	mov	r0, r3
 800afac:	f7fe fd15 	bl	80099da <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	687a      	ldr	r2, [r7, #4]
 800afbc:	6812      	ldr	r2, [r2, #0]
 800afbe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800afc2:	f043 0301 	orr.w	r3, r3, #1
 800afc6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6a1b      	ldr	r3, [r3, #32]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d005      	beq.n	800afdc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800afd0:	4b04      	ldr	r3, [pc, #16]	@ (800afe4 <HAL_PCD_SuspendCallback+0x48>)
 800afd2:	691b      	ldr	r3, [r3, #16]
 800afd4:	4a03      	ldr	r2, [pc, #12]	@ (800afe4 <HAL_PCD_SuspendCallback+0x48>)
 800afd6:	f043 0306 	orr.w	r3, r3, #6
 800afda:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800afdc:	bf00      	nop
 800afde:	3708      	adds	r7, #8
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}
 800afe4:	e000ed00 	.word	0xe000ed00

0800afe8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b082      	sub	sp, #8
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800aff6:	4618      	mov	r0, r3
 800aff8:	f7fe fd05 	bl	8009a06 <USBD_LL_Resume>
}
 800affc:	bf00      	nop
 800affe:	3708      	adds	r7, #8
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}

0800b004 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b082      	sub	sp, #8
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
 800b00c:	460b      	mov	r3, r1
 800b00e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b016:	78fa      	ldrb	r2, [r7, #3]
 800b018:	4611      	mov	r1, r2
 800b01a:	4618      	mov	r0, r3
 800b01c:	f7fe fd5d 	bl	8009ada <USBD_LL_IsoOUTIncomplete>
}
 800b020:	bf00      	nop
 800b022:	3708      	adds	r7, #8
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}

0800b028 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b082      	sub	sp, #8
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
 800b030:	460b      	mov	r3, r1
 800b032:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b03a:	78fa      	ldrb	r2, [r7, #3]
 800b03c:	4611      	mov	r1, r2
 800b03e:	4618      	mov	r0, r3
 800b040:	f7fe fd19 	bl	8009a76 <USBD_LL_IsoINIncomplete>
}
 800b044:	bf00      	nop
 800b046:	3708      	adds	r7, #8
 800b048:	46bd      	mov	sp, r7
 800b04a:	bd80      	pop	{r7, pc}

0800b04c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b082      	sub	sp, #8
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7fe fd6f 	bl	8009b3e <USBD_LL_DevConnected>
}
 800b060:	bf00      	nop
 800b062:	3708      	adds	r7, #8
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b082      	sub	sp, #8
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800b076:	4618      	mov	r0, r3
 800b078:	f7fe fd6c 	bl	8009b54 <USBD_LL_DevDisconnected>
}
 800b07c:	bf00      	nop
 800b07e:	3708      	adds	r7, #8
 800b080:	46bd      	mov	sp, r7
 800b082:	bd80      	pop	{r7, pc}

0800b084 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b082      	sub	sp, #8
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	781b      	ldrb	r3, [r3, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d13c      	bne.n	800b10e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b094:	4a20      	ldr	r2, [pc, #128]	@ (800b118 <USBD_LL_Init+0x94>)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	4a1e      	ldr	r2, [pc, #120]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0a0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b0a4:	4b1c      	ldr	r3, [pc, #112]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0a6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b0aa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b0ac:	4b1a      	ldr	r3, [pc, #104]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0ae:	2204      	movs	r2, #4
 800b0b0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b0b2:	4b19      	ldr	r3, [pc, #100]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0b4:	2202      	movs	r2, #2
 800b0b6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b0b8:	4b17      	ldr	r3, [pc, #92]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b0be:	4b16      	ldr	r3, [pc, #88]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0c0:	2202      	movs	r2, #2
 800b0c2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b0c4:	4b14      	ldr	r3, [pc, #80]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b0ca:	4b13      	ldr	r3, [pc, #76]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b0d0:	4b11      	ldr	r3, [pc, #68]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b0d6:	4b10      	ldr	r3, [pc, #64]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0d8:	2200      	movs	r2, #0
 800b0da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b0dc:	4b0e      	ldr	r3, [pc, #56]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0de:	2200      	movs	r2, #0
 800b0e0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b0e2:	480d      	ldr	r0, [pc, #52]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0e4:	f7f9 ffd6 	bl	8005094 <HAL_PCD_Init>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d001      	beq.n	800b0f2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b0ee:	f7f6 f931 	bl	8001354 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b0f2:	2180      	movs	r1, #128	@ 0x80
 800b0f4:	4808      	ldr	r0, [pc, #32]	@ (800b118 <USBD_LL_Init+0x94>)
 800b0f6:	f7fb fa2e 	bl	8006556 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b0fa:	2240      	movs	r2, #64	@ 0x40
 800b0fc:	2100      	movs	r1, #0
 800b0fe:	4806      	ldr	r0, [pc, #24]	@ (800b118 <USBD_LL_Init+0x94>)
 800b100:	f7fb f9e2 	bl	80064c8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b104:	2280      	movs	r2, #128	@ 0x80
 800b106:	2101      	movs	r1, #1
 800b108:	4803      	ldr	r0, [pc, #12]	@ (800b118 <USBD_LL_Init+0x94>)
 800b10a:	f7fb f9dd 	bl	80064c8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b10e:	2300      	movs	r3, #0
}
 800b110:	4618      	mov	r0, r3
 800b112:	3708      	adds	r7, #8
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}
 800b118:	2000198c 	.word	0x2000198c

0800b11c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b084      	sub	sp, #16
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b124:	2300      	movs	r3, #0
 800b126:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b128:	2300      	movs	r3, #0
 800b12a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b132:	4618      	mov	r0, r3
 800b134:	f7fa f8cb 	bl	80052ce <HAL_PCD_Start>
 800b138:	4603      	mov	r3, r0
 800b13a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b13c:	7bfb      	ldrb	r3, [r7, #15]
 800b13e:	4618      	mov	r0, r3
 800b140:	f000 f942 	bl	800b3c8 <USBD_Get_USB_Status>
 800b144:	4603      	mov	r3, r0
 800b146:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b148:	7bbb      	ldrb	r3, [r7, #14]
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	3710      	adds	r7, #16
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}

0800b152 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b152:	b580      	push	{r7, lr}
 800b154:	b084      	sub	sp, #16
 800b156:	af00      	add	r7, sp, #0
 800b158:	6078      	str	r0, [r7, #4]
 800b15a:	4608      	mov	r0, r1
 800b15c:	4611      	mov	r1, r2
 800b15e:	461a      	mov	r2, r3
 800b160:	4603      	mov	r3, r0
 800b162:	70fb      	strb	r3, [r7, #3]
 800b164:	460b      	mov	r3, r1
 800b166:	70bb      	strb	r3, [r7, #2]
 800b168:	4613      	mov	r3, r2
 800b16a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b16c:	2300      	movs	r3, #0
 800b16e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b170:	2300      	movs	r3, #0
 800b172:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b17a:	78bb      	ldrb	r3, [r7, #2]
 800b17c:	883a      	ldrh	r2, [r7, #0]
 800b17e:	78f9      	ldrb	r1, [r7, #3]
 800b180:	f7fa fd9c 	bl	8005cbc <HAL_PCD_EP_Open>
 800b184:	4603      	mov	r3, r0
 800b186:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b188:	7bfb      	ldrb	r3, [r7, #15]
 800b18a:	4618      	mov	r0, r3
 800b18c:	f000 f91c 	bl	800b3c8 <USBD_Get_USB_Status>
 800b190:	4603      	mov	r3, r0
 800b192:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b194:	7bbb      	ldrb	r3, [r7, #14]
}
 800b196:	4618      	mov	r0, r3
 800b198:	3710      	adds	r7, #16
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}

0800b19e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b19e:	b580      	push	{r7, lr}
 800b1a0:	b084      	sub	sp, #16
 800b1a2:	af00      	add	r7, sp, #0
 800b1a4:	6078      	str	r0, [r7, #4]
 800b1a6:	460b      	mov	r3, r1
 800b1a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b1b8:	78fa      	ldrb	r2, [r7, #3]
 800b1ba:	4611      	mov	r1, r2
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7fa fde5 	bl	8005d8c <HAL_PCD_EP_Close>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1c6:	7bfb      	ldrb	r3, [r7, #15]
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f000 f8fd 	bl	800b3c8 <USBD_Get_USB_Status>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	3710      	adds	r7, #16
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}

0800b1dc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b084      	sub	sp, #16
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
 800b1e4:	460b      	mov	r3, r1
 800b1e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b1f6:	78fa      	ldrb	r2, [r7, #3]
 800b1f8:	4611      	mov	r1, r2
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f7fa febd 	bl	8005f7a <HAL_PCD_EP_SetStall>
 800b200:	4603      	mov	r3, r0
 800b202:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b204:	7bfb      	ldrb	r3, [r7, #15]
 800b206:	4618      	mov	r0, r3
 800b208:	f000 f8de 	bl	800b3c8 <USBD_Get_USB_Status>
 800b20c:	4603      	mov	r3, r0
 800b20e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b210:	7bbb      	ldrb	r3, [r7, #14]
}
 800b212:	4618      	mov	r0, r3
 800b214:	3710      	adds	r7, #16
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}

0800b21a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b21a:	b580      	push	{r7, lr}
 800b21c:	b084      	sub	sp, #16
 800b21e:	af00      	add	r7, sp, #0
 800b220:	6078      	str	r0, [r7, #4]
 800b222:	460b      	mov	r3, r1
 800b224:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b226:	2300      	movs	r3, #0
 800b228:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b22a:	2300      	movs	r3, #0
 800b22c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b234:	78fa      	ldrb	r2, [r7, #3]
 800b236:	4611      	mov	r1, r2
 800b238:	4618      	mov	r0, r3
 800b23a:	f7fa ff02 	bl	8006042 <HAL_PCD_EP_ClrStall>
 800b23e:	4603      	mov	r3, r0
 800b240:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b242:	7bfb      	ldrb	r3, [r7, #15]
 800b244:	4618      	mov	r0, r3
 800b246:	f000 f8bf 	bl	800b3c8 <USBD_Get_USB_Status>
 800b24a:	4603      	mov	r3, r0
 800b24c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b24e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b250:	4618      	mov	r0, r3
 800b252:	3710      	adds	r7, #16
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}

0800b258 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b258:	b480      	push	{r7}
 800b25a:	b085      	sub	sp, #20
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
 800b260:	460b      	mov	r3, r1
 800b262:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b26a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b26c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b270:	2b00      	cmp	r3, #0
 800b272:	da0b      	bge.n	800b28c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b274:	78fb      	ldrb	r3, [r7, #3]
 800b276:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b27a:	68f9      	ldr	r1, [r7, #12]
 800b27c:	4613      	mov	r3, r2
 800b27e:	00db      	lsls	r3, r3, #3
 800b280:	4413      	add	r3, r2
 800b282:	009b      	lsls	r3, r3, #2
 800b284:	440b      	add	r3, r1
 800b286:	333e      	adds	r3, #62	@ 0x3e
 800b288:	781b      	ldrb	r3, [r3, #0]
 800b28a:	e00b      	b.n	800b2a4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b28c:	78fb      	ldrb	r3, [r7, #3]
 800b28e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b292:	68f9      	ldr	r1, [r7, #12]
 800b294:	4613      	mov	r3, r2
 800b296:	00db      	lsls	r3, r3, #3
 800b298:	4413      	add	r3, r2
 800b29a:	009b      	lsls	r3, r3, #2
 800b29c:	440b      	add	r3, r1
 800b29e:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800b2a2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	3714      	adds	r7, #20
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr

0800b2b0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b084      	sub	sp, #16
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	460b      	mov	r3, r1
 800b2ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2bc:	2300      	movs	r3, #0
 800b2be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2ca:	78fa      	ldrb	r2, [r7, #3]
 800b2cc:	4611      	mov	r1, r2
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	f7fa fccf 	bl	8005c72 <HAL_PCD_SetAddress>
 800b2d4:	4603      	mov	r3, r0
 800b2d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b2d8:	7bfb      	ldrb	r3, [r7, #15]
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f000 f874 	bl	800b3c8 <USBD_Get_USB_Status>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b2e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	3710      	adds	r7, #16
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bd80      	pop	{r7, pc}

0800b2ee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b2ee:	b580      	push	{r7, lr}
 800b2f0:	b086      	sub	sp, #24
 800b2f2:	af00      	add	r7, sp, #0
 800b2f4:	60f8      	str	r0, [r7, #12]
 800b2f6:	607a      	str	r2, [r7, #4]
 800b2f8:	603b      	str	r3, [r7, #0]
 800b2fa:	460b      	mov	r3, r1
 800b2fc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2fe:	2300      	movs	r3, #0
 800b300:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b302:	2300      	movs	r3, #0
 800b304:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b30c:	7af9      	ldrb	r1, [r7, #11]
 800b30e:	683b      	ldr	r3, [r7, #0]
 800b310:	687a      	ldr	r2, [r7, #4]
 800b312:	f7fa fde8 	bl	8005ee6 <HAL_PCD_EP_Transmit>
 800b316:	4603      	mov	r3, r0
 800b318:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b31a:	7dfb      	ldrb	r3, [r7, #23]
 800b31c:	4618      	mov	r0, r3
 800b31e:	f000 f853 	bl	800b3c8 <USBD_Get_USB_Status>
 800b322:	4603      	mov	r3, r0
 800b324:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b326:	7dbb      	ldrb	r3, [r7, #22]
}
 800b328:	4618      	mov	r0, r3
 800b32a:	3718      	adds	r7, #24
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}

0800b330 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b330:	b580      	push	{r7, lr}
 800b332:	b086      	sub	sp, #24
 800b334:	af00      	add	r7, sp, #0
 800b336:	60f8      	str	r0, [r7, #12]
 800b338:	607a      	str	r2, [r7, #4]
 800b33a:	603b      	str	r3, [r7, #0]
 800b33c:	460b      	mov	r3, r1
 800b33e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b340:	2300      	movs	r3, #0
 800b342:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b344:	2300      	movs	r3, #0
 800b346:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b34e:	7af9      	ldrb	r1, [r7, #11]
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	687a      	ldr	r2, [r7, #4]
 800b354:	f7fa fd64 	bl	8005e20 <HAL_PCD_EP_Receive>
 800b358:	4603      	mov	r3, r0
 800b35a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b35c:	7dfb      	ldrb	r3, [r7, #23]
 800b35e:	4618      	mov	r0, r3
 800b360:	f000 f832 	bl	800b3c8 <USBD_Get_USB_Status>
 800b364:	4603      	mov	r3, r0
 800b366:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b368:	7dbb      	ldrb	r3, [r7, #22]
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3718      	adds	r7, #24
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}

0800b372 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b372:	b580      	push	{r7, lr}
 800b374:	b082      	sub	sp, #8
 800b376:	af00      	add	r7, sp, #0
 800b378:	6078      	str	r0, [r7, #4]
 800b37a:	460b      	mov	r3, r1
 800b37c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b384:	78fa      	ldrb	r2, [r7, #3]
 800b386:	4611      	mov	r1, r2
 800b388:	4618      	mov	r0, r3
 800b38a:	f7fa fd94 	bl	8005eb6 <HAL_PCD_EP_GetRxCount>
 800b38e:	4603      	mov	r3, r0
}
 800b390:	4618      	mov	r0, r3
 800b392:	3708      	adds	r7, #8
 800b394:	46bd      	mov	sp, r7
 800b396:	bd80      	pop	{r7, pc}

0800b398 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b398:	b480      	push	{r7}
 800b39a:	b083      	sub	sp, #12
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b3a0:	4b03      	ldr	r3, [pc, #12]	@ (800b3b0 <USBD_static_malloc+0x18>)
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	370c      	adds	r7, #12
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ac:	4770      	bx	lr
 800b3ae:	bf00      	nop
 800b3b0:	20001e98 	.word	0x20001e98

0800b3b4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b3b4:	b480      	push	{r7}
 800b3b6:	b083      	sub	sp, #12
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]

}
 800b3bc:	bf00      	nop
 800b3be:	370c      	adds	r7, #12
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c6:	4770      	bx	lr

0800b3c8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b085      	sub	sp, #20
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b3d6:	79fb      	ldrb	r3, [r7, #7]
 800b3d8:	2b03      	cmp	r3, #3
 800b3da:	d817      	bhi.n	800b40c <USBD_Get_USB_Status+0x44>
 800b3dc:	a201      	add	r2, pc, #4	@ (adr r2, 800b3e4 <USBD_Get_USB_Status+0x1c>)
 800b3de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3e2:	bf00      	nop
 800b3e4:	0800b3f5 	.word	0x0800b3f5
 800b3e8:	0800b3fb 	.word	0x0800b3fb
 800b3ec:	0800b401 	.word	0x0800b401
 800b3f0:	0800b407 	.word	0x0800b407
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	73fb      	strb	r3, [r7, #15]
    break;
 800b3f8:	e00b      	b.n	800b412 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b3fa:	2303      	movs	r3, #3
 800b3fc:	73fb      	strb	r3, [r7, #15]
    break;
 800b3fe:	e008      	b.n	800b412 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b400:	2301      	movs	r3, #1
 800b402:	73fb      	strb	r3, [r7, #15]
    break;
 800b404:	e005      	b.n	800b412 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b406:	2303      	movs	r3, #3
 800b408:	73fb      	strb	r3, [r7, #15]
    break;
 800b40a:	e002      	b.n	800b412 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b40c:	2303      	movs	r3, #3
 800b40e:	73fb      	strb	r3, [r7, #15]
    break;
 800b410:	bf00      	nop
  }
  return usb_status;
 800b412:	7bfb      	ldrb	r3, [r7, #15]
}
 800b414:	4618      	mov	r0, r3
 800b416:	3714      	adds	r7, #20
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr

0800b420 <memset>:
 800b420:	4402      	add	r2, r0
 800b422:	4603      	mov	r3, r0
 800b424:	4293      	cmp	r3, r2
 800b426:	d100      	bne.n	800b42a <memset+0xa>
 800b428:	4770      	bx	lr
 800b42a:	f803 1b01 	strb.w	r1, [r3], #1
 800b42e:	e7f9      	b.n	800b424 <memset+0x4>

0800b430 <__libc_init_array>:
 800b430:	b570      	push	{r4, r5, r6, lr}
 800b432:	4d0d      	ldr	r5, [pc, #52]	@ (800b468 <__libc_init_array+0x38>)
 800b434:	4c0d      	ldr	r4, [pc, #52]	@ (800b46c <__libc_init_array+0x3c>)
 800b436:	1b64      	subs	r4, r4, r5
 800b438:	10a4      	asrs	r4, r4, #2
 800b43a:	2600      	movs	r6, #0
 800b43c:	42a6      	cmp	r6, r4
 800b43e:	d109      	bne.n	800b454 <__libc_init_array+0x24>
 800b440:	4d0b      	ldr	r5, [pc, #44]	@ (800b470 <__libc_init_array+0x40>)
 800b442:	4c0c      	ldr	r4, [pc, #48]	@ (800b474 <__libc_init_array+0x44>)
 800b444:	f001 f848 	bl	800c4d8 <_init>
 800b448:	1b64      	subs	r4, r4, r5
 800b44a:	10a4      	asrs	r4, r4, #2
 800b44c:	2600      	movs	r6, #0
 800b44e:	42a6      	cmp	r6, r4
 800b450:	d105      	bne.n	800b45e <__libc_init_array+0x2e>
 800b452:	bd70      	pop	{r4, r5, r6, pc}
 800b454:	f855 3b04 	ldr.w	r3, [r5], #4
 800b458:	4798      	blx	r3
 800b45a:	3601      	adds	r6, #1
 800b45c:	e7ee      	b.n	800b43c <__libc_init_array+0xc>
 800b45e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b462:	4798      	blx	r3
 800b464:	3601      	adds	r6, #1
 800b466:	e7f2      	b.n	800b44e <__libc_init_array+0x1e>
 800b468:	0800c798 	.word	0x0800c798
 800b46c:	0800c798 	.word	0x0800c798
 800b470:	0800c798 	.word	0x0800c798
 800b474:	0800c79c 	.word	0x0800c79c

0800b478 <sin>:
 800b478:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b47a:	ec53 2b10 	vmov	r2, r3, d0
 800b47e:	4826      	ldr	r0, [pc, #152]	@ (800b518 <sin+0xa0>)
 800b480:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b484:	4281      	cmp	r1, r0
 800b486:	d807      	bhi.n	800b498 <sin+0x20>
 800b488:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b510 <sin+0x98>
 800b48c:	2000      	movs	r0, #0
 800b48e:	b005      	add	sp, #20
 800b490:	f85d eb04 	ldr.w	lr, [sp], #4
 800b494:	f000 b90c 	b.w	800b6b0 <__kernel_sin>
 800b498:	4820      	ldr	r0, [pc, #128]	@ (800b51c <sin+0xa4>)
 800b49a:	4281      	cmp	r1, r0
 800b49c:	d908      	bls.n	800b4b0 <sin+0x38>
 800b49e:	4610      	mov	r0, r2
 800b4a0:	4619      	mov	r1, r3
 800b4a2:	f7f4 fe95 	bl	80001d0 <__aeabi_dsub>
 800b4a6:	ec41 0b10 	vmov	d0, r0, r1
 800b4aa:	b005      	add	sp, #20
 800b4ac:	f85d fb04 	ldr.w	pc, [sp], #4
 800b4b0:	4668      	mov	r0, sp
 800b4b2:	f000 f9b9 	bl	800b828 <__ieee754_rem_pio2>
 800b4b6:	f000 0003 	and.w	r0, r0, #3
 800b4ba:	2801      	cmp	r0, #1
 800b4bc:	d00c      	beq.n	800b4d8 <sin+0x60>
 800b4be:	2802      	cmp	r0, #2
 800b4c0:	d011      	beq.n	800b4e6 <sin+0x6e>
 800b4c2:	b9e8      	cbnz	r0, 800b500 <sin+0x88>
 800b4c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4c8:	ed9d 0b00 	vldr	d0, [sp]
 800b4cc:	2001      	movs	r0, #1
 800b4ce:	f000 f8ef 	bl	800b6b0 <__kernel_sin>
 800b4d2:	ec51 0b10 	vmov	r0, r1, d0
 800b4d6:	e7e6      	b.n	800b4a6 <sin+0x2e>
 800b4d8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4dc:	ed9d 0b00 	vldr	d0, [sp]
 800b4e0:	f000 f81e 	bl	800b520 <__kernel_cos>
 800b4e4:	e7f5      	b.n	800b4d2 <sin+0x5a>
 800b4e6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4ea:	ed9d 0b00 	vldr	d0, [sp]
 800b4ee:	2001      	movs	r0, #1
 800b4f0:	f000 f8de 	bl	800b6b0 <__kernel_sin>
 800b4f4:	ec53 2b10 	vmov	r2, r3, d0
 800b4f8:	4610      	mov	r0, r2
 800b4fa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b4fe:	e7d2      	b.n	800b4a6 <sin+0x2e>
 800b500:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b504:	ed9d 0b00 	vldr	d0, [sp]
 800b508:	f000 f80a 	bl	800b520 <__kernel_cos>
 800b50c:	e7f2      	b.n	800b4f4 <sin+0x7c>
 800b50e:	bf00      	nop
	...
 800b518:	3fe921fb 	.word	0x3fe921fb
 800b51c:	7fefffff 	.word	0x7fefffff

0800b520 <__kernel_cos>:
 800b520:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b524:	ec57 6b10 	vmov	r6, r7, d0
 800b528:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b52c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800b530:	ed8d 1b00 	vstr	d1, [sp]
 800b534:	d206      	bcs.n	800b544 <__kernel_cos+0x24>
 800b536:	4630      	mov	r0, r6
 800b538:	4639      	mov	r1, r7
 800b53a:	f7f5 fa9b 	bl	8000a74 <__aeabi_d2iz>
 800b53e:	2800      	cmp	r0, #0
 800b540:	f000 8088 	beq.w	800b654 <__kernel_cos+0x134>
 800b544:	4632      	mov	r2, r6
 800b546:	463b      	mov	r3, r7
 800b548:	4630      	mov	r0, r6
 800b54a:	4639      	mov	r1, r7
 800b54c:	f7f4 fff8 	bl	8000540 <__aeabi_dmul>
 800b550:	4b51      	ldr	r3, [pc, #324]	@ (800b698 <__kernel_cos+0x178>)
 800b552:	2200      	movs	r2, #0
 800b554:	4604      	mov	r4, r0
 800b556:	460d      	mov	r5, r1
 800b558:	f7f4 fff2 	bl	8000540 <__aeabi_dmul>
 800b55c:	a340      	add	r3, pc, #256	@ (adr r3, 800b660 <__kernel_cos+0x140>)
 800b55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b562:	4682      	mov	sl, r0
 800b564:	468b      	mov	fp, r1
 800b566:	4620      	mov	r0, r4
 800b568:	4629      	mov	r1, r5
 800b56a:	f7f4 ffe9 	bl	8000540 <__aeabi_dmul>
 800b56e:	a33e      	add	r3, pc, #248	@ (adr r3, 800b668 <__kernel_cos+0x148>)
 800b570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b574:	f7f4 fe2e 	bl	80001d4 <__adddf3>
 800b578:	4622      	mov	r2, r4
 800b57a:	462b      	mov	r3, r5
 800b57c:	f7f4 ffe0 	bl	8000540 <__aeabi_dmul>
 800b580:	a33b      	add	r3, pc, #236	@ (adr r3, 800b670 <__kernel_cos+0x150>)
 800b582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b586:	f7f4 fe23 	bl	80001d0 <__aeabi_dsub>
 800b58a:	4622      	mov	r2, r4
 800b58c:	462b      	mov	r3, r5
 800b58e:	f7f4 ffd7 	bl	8000540 <__aeabi_dmul>
 800b592:	a339      	add	r3, pc, #228	@ (adr r3, 800b678 <__kernel_cos+0x158>)
 800b594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b598:	f7f4 fe1c 	bl	80001d4 <__adddf3>
 800b59c:	4622      	mov	r2, r4
 800b59e:	462b      	mov	r3, r5
 800b5a0:	f7f4 ffce 	bl	8000540 <__aeabi_dmul>
 800b5a4:	a336      	add	r3, pc, #216	@ (adr r3, 800b680 <__kernel_cos+0x160>)
 800b5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5aa:	f7f4 fe11 	bl	80001d0 <__aeabi_dsub>
 800b5ae:	4622      	mov	r2, r4
 800b5b0:	462b      	mov	r3, r5
 800b5b2:	f7f4 ffc5 	bl	8000540 <__aeabi_dmul>
 800b5b6:	a334      	add	r3, pc, #208	@ (adr r3, 800b688 <__kernel_cos+0x168>)
 800b5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5bc:	f7f4 fe0a 	bl	80001d4 <__adddf3>
 800b5c0:	4622      	mov	r2, r4
 800b5c2:	462b      	mov	r3, r5
 800b5c4:	f7f4 ffbc 	bl	8000540 <__aeabi_dmul>
 800b5c8:	4622      	mov	r2, r4
 800b5ca:	462b      	mov	r3, r5
 800b5cc:	f7f4 ffb8 	bl	8000540 <__aeabi_dmul>
 800b5d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b5d4:	4604      	mov	r4, r0
 800b5d6:	460d      	mov	r5, r1
 800b5d8:	4630      	mov	r0, r6
 800b5da:	4639      	mov	r1, r7
 800b5dc:	f7f4 ffb0 	bl	8000540 <__aeabi_dmul>
 800b5e0:	460b      	mov	r3, r1
 800b5e2:	4602      	mov	r2, r0
 800b5e4:	4629      	mov	r1, r5
 800b5e6:	4620      	mov	r0, r4
 800b5e8:	f7f4 fdf2 	bl	80001d0 <__aeabi_dsub>
 800b5ec:	4b2b      	ldr	r3, [pc, #172]	@ (800b69c <__kernel_cos+0x17c>)
 800b5ee:	4598      	cmp	r8, r3
 800b5f0:	4606      	mov	r6, r0
 800b5f2:	460f      	mov	r7, r1
 800b5f4:	d810      	bhi.n	800b618 <__kernel_cos+0xf8>
 800b5f6:	4602      	mov	r2, r0
 800b5f8:	460b      	mov	r3, r1
 800b5fa:	4650      	mov	r0, sl
 800b5fc:	4659      	mov	r1, fp
 800b5fe:	f7f4 fde7 	bl	80001d0 <__aeabi_dsub>
 800b602:	460b      	mov	r3, r1
 800b604:	4926      	ldr	r1, [pc, #152]	@ (800b6a0 <__kernel_cos+0x180>)
 800b606:	4602      	mov	r2, r0
 800b608:	2000      	movs	r0, #0
 800b60a:	f7f4 fde1 	bl	80001d0 <__aeabi_dsub>
 800b60e:	ec41 0b10 	vmov	d0, r0, r1
 800b612:	b003      	add	sp, #12
 800b614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b618:	4b22      	ldr	r3, [pc, #136]	@ (800b6a4 <__kernel_cos+0x184>)
 800b61a:	4921      	ldr	r1, [pc, #132]	@ (800b6a0 <__kernel_cos+0x180>)
 800b61c:	4598      	cmp	r8, r3
 800b61e:	bf8c      	ite	hi
 800b620:	4d21      	ldrhi	r5, [pc, #132]	@ (800b6a8 <__kernel_cos+0x188>)
 800b622:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800b626:	2400      	movs	r4, #0
 800b628:	4622      	mov	r2, r4
 800b62a:	462b      	mov	r3, r5
 800b62c:	2000      	movs	r0, #0
 800b62e:	f7f4 fdcf 	bl	80001d0 <__aeabi_dsub>
 800b632:	4622      	mov	r2, r4
 800b634:	4680      	mov	r8, r0
 800b636:	4689      	mov	r9, r1
 800b638:	462b      	mov	r3, r5
 800b63a:	4650      	mov	r0, sl
 800b63c:	4659      	mov	r1, fp
 800b63e:	f7f4 fdc7 	bl	80001d0 <__aeabi_dsub>
 800b642:	4632      	mov	r2, r6
 800b644:	463b      	mov	r3, r7
 800b646:	f7f4 fdc3 	bl	80001d0 <__aeabi_dsub>
 800b64a:	4602      	mov	r2, r0
 800b64c:	460b      	mov	r3, r1
 800b64e:	4640      	mov	r0, r8
 800b650:	4649      	mov	r1, r9
 800b652:	e7da      	b.n	800b60a <__kernel_cos+0xea>
 800b654:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800b690 <__kernel_cos+0x170>
 800b658:	e7db      	b.n	800b612 <__kernel_cos+0xf2>
 800b65a:	bf00      	nop
 800b65c:	f3af 8000 	nop.w
 800b660:	be8838d4 	.word	0xbe8838d4
 800b664:	bda8fae9 	.word	0xbda8fae9
 800b668:	bdb4b1c4 	.word	0xbdb4b1c4
 800b66c:	3e21ee9e 	.word	0x3e21ee9e
 800b670:	809c52ad 	.word	0x809c52ad
 800b674:	3e927e4f 	.word	0x3e927e4f
 800b678:	19cb1590 	.word	0x19cb1590
 800b67c:	3efa01a0 	.word	0x3efa01a0
 800b680:	16c15177 	.word	0x16c15177
 800b684:	3f56c16c 	.word	0x3f56c16c
 800b688:	5555554c 	.word	0x5555554c
 800b68c:	3fa55555 	.word	0x3fa55555
 800b690:	00000000 	.word	0x00000000
 800b694:	3ff00000 	.word	0x3ff00000
 800b698:	3fe00000 	.word	0x3fe00000
 800b69c:	3fd33332 	.word	0x3fd33332
 800b6a0:	3ff00000 	.word	0x3ff00000
 800b6a4:	3fe90000 	.word	0x3fe90000
 800b6a8:	3fd20000 	.word	0x3fd20000
 800b6ac:	00000000 	.word	0x00000000

0800b6b0 <__kernel_sin>:
 800b6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6b4:	ec55 4b10 	vmov	r4, r5, d0
 800b6b8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b6bc:	b085      	sub	sp, #20
 800b6be:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800b6c2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800b6c6:	4680      	mov	r8, r0
 800b6c8:	d205      	bcs.n	800b6d6 <__kernel_sin+0x26>
 800b6ca:	4620      	mov	r0, r4
 800b6cc:	4629      	mov	r1, r5
 800b6ce:	f7f5 f9d1 	bl	8000a74 <__aeabi_d2iz>
 800b6d2:	2800      	cmp	r0, #0
 800b6d4:	d052      	beq.n	800b77c <__kernel_sin+0xcc>
 800b6d6:	4622      	mov	r2, r4
 800b6d8:	462b      	mov	r3, r5
 800b6da:	4620      	mov	r0, r4
 800b6dc:	4629      	mov	r1, r5
 800b6de:	f7f4 ff2f 	bl	8000540 <__aeabi_dmul>
 800b6e2:	4682      	mov	sl, r0
 800b6e4:	468b      	mov	fp, r1
 800b6e6:	4602      	mov	r2, r0
 800b6e8:	460b      	mov	r3, r1
 800b6ea:	4620      	mov	r0, r4
 800b6ec:	4629      	mov	r1, r5
 800b6ee:	f7f4 ff27 	bl	8000540 <__aeabi_dmul>
 800b6f2:	a342      	add	r3, pc, #264	@ (adr r3, 800b7fc <__kernel_sin+0x14c>)
 800b6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f8:	e9cd 0100 	strd	r0, r1, [sp]
 800b6fc:	4650      	mov	r0, sl
 800b6fe:	4659      	mov	r1, fp
 800b700:	f7f4 ff1e 	bl	8000540 <__aeabi_dmul>
 800b704:	a33f      	add	r3, pc, #252	@ (adr r3, 800b804 <__kernel_sin+0x154>)
 800b706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b70a:	f7f4 fd61 	bl	80001d0 <__aeabi_dsub>
 800b70e:	4652      	mov	r2, sl
 800b710:	465b      	mov	r3, fp
 800b712:	f7f4 ff15 	bl	8000540 <__aeabi_dmul>
 800b716:	a33d      	add	r3, pc, #244	@ (adr r3, 800b80c <__kernel_sin+0x15c>)
 800b718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b71c:	f7f4 fd5a 	bl	80001d4 <__adddf3>
 800b720:	4652      	mov	r2, sl
 800b722:	465b      	mov	r3, fp
 800b724:	f7f4 ff0c 	bl	8000540 <__aeabi_dmul>
 800b728:	a33a      	add	r3, pc, #232	@ (adr r3, 800b814 <__kernel_sin+0x164>)
 800b72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b72e:	f7f4 fd4f 	bl	80001d0 <__aeabi_dsub>
 800b732:	4652      	mov	r2, sl
 800b734:	465b      	mov	r3, fp
 800b736:	f7f4 ff03 	bl	8000540 <__aeabi_dmul>
 800b73a:	a338      	add	r3, pc, #224	@ (adr r3, 800b81c <__kernel_sin+0x16c>)
 800b73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b740:	f7f4 fd48 	bl	80001d4 <__adddf3>
 800b744:	4606      	mov	r6, r0
 800b746:	460f      	mov	r7, r1
 800b748:	f1b8 0f00 	cmp.w	r8, #0
 800b74c:	d11b      	bne.n	800b786 <__kernel_sin+0xd6>
 800b74e:	4602      	mov	r2, r0
 800b750:	460b      	mov	r3, r1
 800b752:	4650      	mov	r0, sl
 800b754:	4659      	mov	r1, fp
 800b756:	f7f4 fef3 	bl	8000540 <__aeabi_dmul>
 800b75a:	a325      	add	r3, pc, #148	@ (adr r3, 800b7f0 <__kernel_sin+0x140>)
 800b75c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b760:	f7f4 fd36 	bl	80001d0 <__aeabi_dsub>
 800b764:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b768:	f7f4 feea 	bl	8000540 <__aeabi_dmul>
 800b76c:	4602      	mov	r2, r0
 800b76e:	460b      	mov	r3, r1
 800b770:	4620      	mov	r0, r4
 800b772:	4629      	mov	r1, r5
 800b774:	f7f4 fd2e 	bl	80001d4 <__adddf3>
 800b778:	4604      	mov	r4, r0
 800b77a:	460d      	mov	r5, r1
 800b77c:	ec45 4b10 	vmov	d0, r4, r5
 800b780:	b005      	add	sp, #20
 800b782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b786:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b78a:	4b1b      	ldr	r3, [pc, #108]	@ (800b7f8 <__kernel_sin+0x148>)
 800b78c:	2200      	movs	r2, #0
 800b78e:	f7f4 fed7 	bl	8000540 <__aeabi_dmul>
 800b792:	4632      	mov	r2, r6
 800b794:	4680      	mov	r8, r0
 800b796:	4689      	mov	r9, r1
 800b798:	463b      	mov	r3, r7
 800b79a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b79e:	f7f4 fecf 	bl	8000540 <__aeabi_dmul>
 800b7a2:	4602      	mov	r2, r0
 800b7a4:	460b      	mov	r3, r1
 800b7a6:	4640      	mov	r0, r8
 800b7a8:	4649      	mov	r1, r9
 800b7aa:	f7f4 fd11 	bl	80001d0 <__aeabi_dsub>
 800b7ae:	4652      	mov	r2, sl
 800b7b0:	465b      	mov	r3, fp
 800b7b2:	f7f4 fec5 	bl	8000540 <__aeabi_dmul>
 800b7b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b7ba:	f7f4 fd09 	bl	80001d0 <__aeabi_dsub>
 800b7be:	a30c      	add	r3, pc, #48	@ (adr r3, 800b7f0 <__kernel_sin+0x140>)
 800b7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7c4:	4606      	mov	r6, r0
 800b7c6:	460f      	mov	r7, r1
 800b7c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b7cc:	f7f4 feb8 	bl	8000540 <__aeabi_dmul>
 800b7d0:	4602      	mov	r2, r0
 800b7d2:	460b      	mov	r3, r1
 800b7d4:	4630      	mov	r0, r6
 800b7d6:	4639      	mov	r1, r7
 800b7d8:	f7f4 fcfc 	bl	80001d4 <__adddf3>
 800b7dc:	4602      	mov	r2, r0
 800b7de:	460b      	mov	r3, r1
 800b7e0:	4620      	mov	r0, r4
 800b7e2:	4629      	mov	r1, r5
 800b7e4:	f7f4 fcf4 	bl	80001d0 <__aeabi_dsub>
 800b7e8:	e7c6      	b.n	800b778 <__kernel_sin+0xc8>
 800b7ea:	bf00      	nop
 800b7ec:	f3af 8000 	nop.w
 800b7f0:	55555549 	.word	0x55555549
 800b7f4:	3fc55555 	.word	0x3fc55555
 800b7f8:	3fe00000 	.word	0x3fe00000
 800b7fc:	5acfd57c 	.word	0x5acfd57c
 800b800:	3de5d93a 	.word	0x3de5d93a
 800b804:	8a2b9ceb 	.word	0x8a2b9ceb
 800b808:	3e5ae5e6 	.word	0x3e5ae5e6
 800b80c:	57b1fe7d 	.word	0x57b1fe7d
 800b810:	3ec71de3 	.word	0x3ec71de3
 800b814:	19c161d5 	.word	0x19c161d5
 800b818:	3f2a01a0 	.word	0x3f2a01a0
 800b81c:	1110f8a6 	.word	0x1110f8a6
 800b820:	3f811111 	.word	0x3f811111
 800b824:	00000000 	.word	0x00000000

0800b828 <__ieee754_rem_pio2>:
 800b828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b82c:	ec57 6b10 	vmov	r6, r7, d0
 800b830:	4bc5      	ldr	r3, [pc, #788]	@ (800bb48 <__ieee754_rem_pio2+0x320>)
 800b832:	b08d      	sub	sp, #52	@ 0x34
 800b834:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b838:	4598      	cmp	r8, r3
 800b83a:	4604      	mov	r4, r0
 800b83c:	9704      	str	r7, [sp, #16]
 800b83e:	d807      	bhi.n	800b850 <__ieee754_rem_pio2+0x28>
 800b840:	2200      	movs	r2, #0
 800b842:	2300      	movs	r3, #0
 800b844:	ed80 0b00 	vstr	d0, [r0]
 800b848:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b84c:	2500      	movs	r5, #0
 800b84e:	e028      	b.n	800b8a2 <__ieee754_rem_pio2+0x7a>
 800b850:	4bbe      	ldr	r3, [pc, #760]	@ (800bb4c <__ieee754_rem_pio2+0x324>)
 800b852:	4598      	cmp	r8, r3
 800b854:	d878      	bhi.n	800b948 <__ieee754_rem_pio2+0x120>
 800b856:	9b04      	ldr	r3, [sp, #16]
 800b858:	4dbd      	ldr	r5, [pc, #756]	@ (800bb50 <__ieee754_rem_pio2+0x328>)
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	4630      	mov	r0, r6
 800b85e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800bb10 <__ieee754_rem_pio2+0x2e8>)
 800b860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b864:	4639      	mov	r1, r7
 800b866:	dd38      	ble.n	800b8da <__ieee754_rem_pio2+0xb2>
 800b868:	f7f4 fcb2 	bl	80001d0 <__aeabi_dsub>
 800b86c:	45a8      	cmp	r8, r5
 800b86e:	4606      	mov	r6, r0
 800b870:	460f      	mov	r7, r1
 800b872:	d01a      	beq.n	800b8aa <__ieee754_rem_pio2+0x82>
 800b874:	a3a8      	add	r3, pc, #672	@ (adr r3, 800bb18 <__ieee754_rem_pio2+0x2f0>)
 800b876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b87a:	f7f4 fca9 	bl	80001d0 <__aeabi_dsub>
 800b87e:	4602      	mov	r2, r0
 800b880:	460b      	mov	r3, r1
 800b882:	4680      	mov	r8, r0
 800b884:	4689      	mov	r9, r1
 800b886:	4630      	mov	r0, r6
 800b888:	4639      	mov	r1, r7
 800b88a:	f7f4 fca1 	bl	80001d0 <__aeabi_dsub>
 800b88e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800bb18 <__ieee754_rem_pio2+0x2f0>)
 800b890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b894:	f7f4 fc9c 	bl	80001d0 <__aeabi_dsub>
 800b898:	e9c4 8900 	strd	r8, r9, [r4]
 800b89c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b8a0:	2501      	movs	r5, #1
 800b8a2:	4628      	mov	r0, r5
 800b8a4:	b00d      	add	sp, #52	@ 0x34
 800b8a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8aa:	a39d      	add	r3, pc, #628	@ (adr r3, 800bb20 <__ieee754_rem_pio2+0x2f8>)
 800b8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b0:	f7f4 fc8e 	bl	80001d0 <__aeabi_dsub>
 800b8b4:	a39c      	add	r3, pc, #624	@ (adr r3, 800bb28 <__ieee754_rem_pio2+0x300>)
 800b8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ba:	4606      	mov	r6, r0
 800b8bc:	460f      	mov	r7, r1
 800b8be:	f7f4 fc87 	bl	80001d0 <__aeabi_dsub>
 800b8c2:	4602      	mov	r2, r0
 800b8c4:	460b      	mov	r3, r1
 800b8c6:	4680      	mov	r8, r0
 800b8c8:	4689      	mov	r9, r1
 800b8ca:	4630      	mov	r0, r6
 800b8cc:	4639      	mov	r1, r7
 800b8ce:	f7f4 fc7f 	bl	80001d0 <__aeabi_dsub>
 800b8d2:	a395      	add	r3, pc, #596	@ (adr r3, 800bb28 <__ieee754_rem_pio2+0x300>)
 800b8d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d8:	e7dc      	b.n	800b894 <__ieee754_rem_pio2+0x6c>
 800b8da:	f7f4 fc7b 	bl	80001d4 <__adddf3>
 800b8de:	45a8      	cmp	r8, r5
 800b8e0:	4606      	mov	r6, r0
 800b8e2:	460f      	mov	r7, r1
 800b8e4:	d018      	beq.n	800b918 <__ieee754_rem_pio2+0xf0>
 800b8e6:	a38c      	add	r3, pc, #560	@ (adr r3, 800bb18 <__ieee754_rem_pio2+0x2f0>)
 800b8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ec:	f7f4 fc72 	bl	80001d4 <__adddf3>
 800b8f0:	4602      	mov	r2, r0
 800b8f2:	460b      	mov	r3, r1
 800b8f4:	4680      	mov	r8, r0
 800b8f6:	4689      	mov	r9, r1
 800b8f8:	4630      	mov	r0, r6
 800b8fa:	4639      	mov	r1, r7
 800b8fc:	f7f4 fc68 	bl	80001d0 <__aeabi_dsub>
 800b900:	a385      	add	r3, pc, #532	@ (adr r3, 800bb18 <__ieee754_rem_pio2+0x2f0>)
 800b902:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b906:	f7f4 fc65 	bl	80001d4 <__adddf3>
 800b90a:	f04f 35ff 	mov.w	r5, #4294967295
 800b90e:	e9c4 8900 	strd	r8, r9, [r4]
 800b912:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b916:	e7c4      	b.n	800b8a2 <__ieee754_rem_pio2+0x7a>
 800b918:	a381      	add	r3, pc, #516	@ (adr r3, 800bb20 <__ieee754_rem_pio2+0x2f8>)
 800b91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91e:	f7f4 fc59 	bl	80001d4 <__adddf3>
 800b922:	a381      	add	r3, pc, #516	@ (adr r3, 800bb28 <__ieee754_rem_pio2+0x300>)
 800b924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b928:	4606      	mov	r6, r0
 800b92a:	460f      	mov	r7, r1
 800b92c:	f7f4 fc52 	bl	80001d4 <__adddf3>
 800b930:	4602      	mov	r2, r0
 800b932:	460b      	mov	r3, r1
 800b934:	4680      	mov	r8, r0
 800b936:	4689      	mov	r9, r1
 800b938:	4630      	mov	r0, r6
 800b93a:	4639      	mov	r1, r7
 800b93c:	f7f4 fc48 	bl	80001d0 <__aeabi_dsub>
 800b940:	a379      	add	r3, pc, #484	@ (adr r3, 800bb28 <__ieee754_rem_pio2+0x300>)
 800b942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b946:	e7de      	b.n	800b906 <__ieee754_rem_pio2+0xde>
 800b948:	4b82      	ldr	r3, [pc, #520]	@ (800bb54 <__ieee754_rem_pio2+0x32c>)
 800b94a:	4598      	cmp	r8, r3
 800b94c:	f200 80d1 	bhi.w	800baf2 <__ieee754_rem_pio2+0x2ca>
 800b950:	f000 f966 	bl	800bc20 <fabs>
 800b954:	ec57 6b10 	vmov	r6, r7, d0
 800b958:	a375      	add	r3, pc, #468	@ (adr r3, 800bb30 <__ieee754_rem_pio2+0x308>)
 800b95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95e:	4630      	mov	r0, r6
 800b960:	4639      	mov	r1, r7
 800b962:	f7f4 fded 	bl	8000540 <__aeabi_dmul>
 800b966:	4b7c      	ldr	r3, [pc, #496]	@ (800bb58 <__ieee754_rem_pio2+0x330>)
 800b968:	2200      	movs	r2, #0
 800b96a:	f7f4 fc33 	bl	80001d4 <__adddf3>
 800b96e:	f7f5 f881 	bl	8000a74 <__aeabi_d2iz>
 800b972:	4605      	mov	r5, r0
 800b974:	f7f4 fd7a 	bl	800046c <__aeabi_i2d>
 800b978:	4602      	mov	r2, r0
 800b97a:	460b      	mov	r3, r1
 800b97c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b980:	a363      	add	r3, pc, #396	@ (adr r3, 800bb10 <__ieee754_rem_pio2+0x2e8>)
 800b982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b986:	f7f4 fddb 	bl	8000540 <__aeabi_dmul>
 800b98a:	4602      	mov	r2, r0
 800b98c:	460b      	mov	r3, r1
 800b98e:	4630      	mov	r0, r6
 800b990:	4639      	mov	r1, r7
 800b992:	f7f4 fc1d 	bl	80001d0 <__aeabi_dsub>
 800b996:	a360      	add	r3, pc, #384	@ (adr r3, 800bb18 <__ieee754_rem_pio2+0x2f0>)
 800b998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99c:	4682      	mov	sl, r0
 800b99e:	468b      	mov	fp, r1
 800b9a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9a4:	f7f4 fdcc 	bl	8000540 <__aeabi_dmul>
 800b9a8:	2d1f      	cmp	r5, #31
 800b9aa:	4606      	mov	r6, r0
 800b9ac:	460f      	mov	r7, r1
 800b9ae:	dc0c      	bgt.n	800b9ca <__ieee754_rem_pio2+0x1a2>
 800b9b0:	4b6a      	ldr	r3, [pc, #424]	@ (800bb5c <__ieee754_rem_pio2+0x334>)
 800b9b2:	1e6a      	subs	r2, r5, #1
 800b9b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9b8:	4543      	cmp	r3, r8
 800b9ba:	d006      	beq.n	800b9ca <__ieee754_rem_pio2+0x1a2>
 800b9bc:	4632      	mov	r2, r6
 800b9be:	463b      	mov	r3, r7
 800b9c0:	4650      	mov	r0, sl
 800b9c2:	4659      	mov	r1, fp
 800b9c4:	f7f4 fc04 	bl	80001d0 <__aeabi_dsub>
 800b9c8:	e00e      	b.n	800b9e8 <__ieee754_rem_pio2+0x1c0>
 800b9ca:	463b      	mov	r3, r7
 800b9cc:	4632      	mov	r2, r6
 800b9ce:	4650      	mov	r0, sl
 800b9d0:	4659      	mov	r1, fp
 800b9d2:	f7f4 fbfd 	bl	80001d0 <__aeabi_dsub>
 800b9d6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b9da:	9305      	str	r3, [sp, #20]
 800b9dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b9e0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800b9e4:	2b10      	cmp	r3, #16
 800b9e6:	dc02      	bgt.n	800b9ee <__ieee754_rem_pio2+0x1c6>
 800b9e8:	e9c4 0100 	strd	r0, r1, [r4]
 800b9ec:	e039      	b.n	800ba62 <__ieee754_rem_pio2+0x23a>
 800b9ee:	a34c      	add	r3, pc, #304	@ (adr r3, 800bb20 <__ieee754_rem_pio2+0x2f8>)
 800b9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9f8:	f7f4 fda2 	bl	8000540 <__aeabi_dmul>
 800b9fc:	4606      	mov	r6, r0
 800b9fe:	460f      	mov	r7, r1
 800ba00:	4602      	mov	r2, r0
 800ba02:	460b      	mov	r3, r1
 800ba04:	4650      	mov	r0, sl
 800ba06:	4659      	mov	r1, fp
 800ba08:	f7f4 fbe2 	bl	80001d0 <__aeabi_dsub>
 800ba0c:	4602      	mov	r2, r0
 800ba0e:	460b      	mov	r3, r1
 800ba10:	4680      	mov	r8, r0
 800ba12:	4689      	mov	r9, r1
 800ba14:	4650      	mov	r0, sl
 800ba16:	4659      	mov	r1, fp
 800ba18:	f7f4 fbda 	bl	80001d0 <__aeabi_dsub>
 800ba1c:	4632      	mov	r2, r6
 800ba1e:	463b      	mov	r3, r7
 800ba20:	f7f4 fbd6 	bl	80001d0 <__aeabi_dsub>
 800ba24:	a340      	add	r3, pc, #256	@ (adr r3, 800bb28 <__ieee754_rem_pio2+0x300>)
 800ba26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba2a:	4606      	mov	r6, r0
 800ba2c:	460f      	mov	r7, r1
 800ba2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba32:	f7f4 fd85 	bl	8000540 <__aeabi_dmul>
 800ba36:	4632      	mov	r2, r6
 800ba38:	463b      	mov	r3, r7
 800ba3a:	f7f4 fbc9 	bl	80001d0 <__aeabi_dsub>
 800ba3e:	4602      	mov	r2, r0
 800ba40:	460b      	mov	r3, r1
 800ba42:	4606      	mov	r6, r0
 800ba44:	460f      	mov	r7, r1
 800ba46:	4640      	mov	r0, r8
 800ba48:	4649      	mov	r1, r9
 800ba4a:	f7f4 fbc1 	bl	80001d0 <__aeabi_dsub>
 800ba4e:	9a05      	ldr	r2, [sp, #20]
 800ba50:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ba54:	1ad3      	subs	r3, r2, r3
 800ba56:	2b31      	cmp	r3, #49	@ 0x31
 800ba58:	dc20      	bgt.n	800ba9c <__ieee754_rem_pio2+0x274>
 800ba5a:	e9c4 0100 	strd	r0, r1, [r4]
 800ba5e:	46c2      	mov	sl, r8
 800ba60:	46cb      	mov	fp, r9
 800ba62:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ba66:	4650      	mov	r0, sl
 800ba68:	4642      	mov	r2, r8
 800ba6a:	464b      	mov	r3, r9
 800ba6c:	4659      	mov	r1, fp
 800ba6e:	f7f4 fbaf 	bl	80001d0 <__aeabi_dsub>
 800ba72:	463b      	mov	r3, r7
 800ba74:	4632      	mov	r2, r6
 800ba76:	f7f4 fbab 	bl	80001d0 <__aeabi_dsub>
 800ba7a:	9b04      	ldr	r3, [sp, #16]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ba82:	f6bf af0e 	bge.w	800b8a2 <__ieee754_rem_pio2+0x7a>
 800ba86:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800ba8a:	6063      	str	r3, [r4, #4]
 800ba8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ba90:	f8c4 8000 	str.w	r8, [r4]
 800ba94:	60a0      	str	r0, [r4, #8]
 800ba96:	60e3      	str	r3, [r4, #12]
 800ba98:	426d      	negs	r5, r5
 800ba9a:	e702      	b.n	800b8a2 <__ieee754_rem_pio2+0x7a>
 800ba9c:	a326      	add	r3, pc, #152	@ (adr r3, 800bb38 <__ieee754_rem_pio2+0x310>)
 800ba9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800baa6:	f7f4 fd4b 	bl	8000540 <__aeabi_dmul>
 800baaa:	4606      	mov	r6, r0
 800baac:	460f      	mov	r7, r1
 800baae:	4602      	mov	r2, r0
 800bab0:	460b      	mov	r3, r1
 800bab2:	4640      	mov	r0, r8
 800bab4:	4649      	mov	r1, r9
 800bab6:	f7f4 fb8b 	bl	80001d0 <__aeabi_dsub>
 800baba:	4602      	mov	r2, r0
 800babc:	460b      	mov	r3, r1
 800babe:	4682      	mov	sl, r0
 800bac0:	468b      	mov	fp, r1
 800bac2:	4640      	mov	r0, r8
 800bac4:	4649      	mov	r1, r9
 800bac6:	f7f4 fb83 	bl	80001d0 <__aeabi_dsub>
 800baca:	4632      	mov	r2, r6
 800bacc:	463b      	mov	r3, r7
 800bace:	f7f4 fb7f 	bl	80001d0 <__aeabi_dsub>
 800bad2:	a31b      	add	r3, pc, #108	@ (adr r3, 800bb40 <__ieee754_rem_pio2+0x318>)
 800bad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad8:	4606      	mov	r6, r0
 800bada:	460f      	mov	r7, r1
 800badc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bae0:	f7f4 fd2e 	bl	8000540 <__aeabi_dmul>
 800bae4:	4632      	mov	r2, r6
 800bae6:	463b      	mov	r3, r7
 800bae8:	f7f4 fb72 	bl	80001d0 <__aeabi_dsub>
 800baec:	4606      	mov	r6, r0
 800baee:	460f      	mov	r7, r1
 800baf0:	e764      	b.n	800b9bc <__ieee754_rem_pio2+0x194>
 800baf2:	4b1b      	ldr	r3, [pc, #108]	@ (800bb60 <__ieee754_rem_pio2+0x338>)
 800baf4:	4598      	cmp	r8, r3
 800baf6:	d935      	bls.n	800bb64 <__ieee754_rem_pio2+0x33c>
 800baf8:	4632      	mov	r2, r6
 800bafa:	463b      	mov	r3, r7
 800bafc:	4630      	mov	r0, r6
 800bafe:	4639      	mov	r1, r7
 800bb00:	f7f4 fb66 	bl	80001d0 <__aeabi_dsub>
 800bb04:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bb08:	e9c4 0100 	strd	r0, r1, [r4]
 800bb0c:	e69e      	b.n	800b84c <__ieee754_rem_pio2+0x24>
 800bb0e:	bf00      	nop
 800bb10:	54400000 	.word	0x54400000
 800bb14:	3ff921fb 	.word	0x3ff921fb
 800bb18:	1a626331 	.word	0x1a626331
 800bb1c:	3dd0b461 	.word	0x3dd0b461
 800bb20:	1a600000 	.word	0x1a600000
 800bb24:	3dd0b461 	.word	0x3dd0b461
 800bb28:	2e037073 	.word	0x2e037073
 800bb2c:	3ba3198a 	.word	0x3ba3198a
 800bb30:	6dc9c883 	.word	0x6dc9c883
 800bb34:	3fe45f30 	.word	0x3fe45f30
 800bb38:	2e000000 	.word	0x2e000000
 800bb3c:	3ba3198a 	.word	0x3ba3198a
 800bb40:	252049c1 	.word	0x252049c1
 800bb44:	397b839a 	.word	0x397b839a
 800bb48:	3fe921fb 	.word	0x3fe921fb
 800bb4c:	4002d97b 	.word	0x4002d97b
 800bb50:	3ff921fb 	.word	0x3ff921fb
 800bb54:	413921fb 	.word	0x413921fb
 800bb58:	3fe00000 	.word	0x3fe00000
 800bb5c:	0800c5b8 	.word	0x0800c5b8
 800bb60:	7fefffff 	.word	0x7fefffff
 800bb64:	ea4f 5528 	mov.w	r5, r8, asr #20
 800bb68:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800bb6c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800bb70:	4630      	mov	r0, r6
 800bb72:	460f      	mov	r7, r1
 800bb74:	f7f4 ff7e 	bl	8000a74 <__aeabi_d2iz>
 800bb78:	f7f4 fc78 	bl	800046c <__aeabi_i2d>
 800bb7c:	4602      	mov	r2, r0
 800bb7e:	460b      	mov	r3, r1
 800bb80:	4630      	mov	r0, r6
 800bb82:	4639      	mov	r1, r7
 800bb84:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bb88:	f7f4 fb22 	bl	80001d0 <__aeabi_dsub>
 800bb8c:	4b22      	ldr	r3, [pc, #136]	@ (800bc18 <__ieee754_rem_pio2+0x3f0>)
 800bb8e:	2200      	movs	r2, #0
 800bb90:	f7f4 fcd6 	bl	8000540 <__aeabi_dmul>
 800bb94:	460f      	mov	r7, r1
 800bb96:	4606      	mov	r6, r0
 800bb98:	f7f4 ff6c 	bl	8000a74 <__aeabi_d2iz>
 800bb9c:	f7f4 fc66 	bl	800046c <__aeabi_i2d>
 800bba0:	4602      	mov	r2, r0
 800bba2:	460b      	mov	r3, r1
 800bba4:	4630      	mov	r0, r6
 800bba6:	4639      	mov	r1, r7
 800bba8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bbac:	f7f4 fb10 	bl	80001d0 <__aeabi_dsub>
 800bbb0:	4b19      	ldr	r3, [pc, #100]	@ (800bc18 <__ieee754_rem_pio2+0x3f0>)
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	f7f4 fcc4 	bl	8000540 <__aeabi_dmul>
 800bbb8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800bbbc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800bbc0:	f04f 0803 	mov.w	r8, #3
 800bbc4:	2600      	movs	r6, #0
 800bbc6:	2700      	movs	r7, #0
 800bbc8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800bbcc:	4632      	mov	r2, r6
 800bbce:	463b      	mov	r3, r7
 800bbd0:	46c2      	mov	sl, r8
 800bbd2:	f108 38ff 	add.w	r8, r8, #4294967295
 800bbd6:	f7f4 ff1b 	bl	8000a10 <__aeabi_dcmpeq>
 800bbda:	2800      	cmp	r0, #0
 800bbdc:	d1f4      	bne.n	800bbc8 <__ieee754_rem_pio2+0x3a0>
 800bbde:	4b0f      	ldr	r3, [pc, #60]	@ (800bc1c <__ieee754_rem_pio2+0x3f4>)
 800bbe0:	9301      	str	r3, [sp, #4]
 800bbe2:	2302      	movs	r3, #2
 800bbe4:	9300      	str	r3, [sp, #0]
 800bbe6:	462a      	mov	r2, r5
 800bbe8:	4653      	mov	r3, sl
 800bbea:	4621      	mov	r1, r4
 800bbec:	a806      	add	r0, sp, #24
 800bbee:	f000 f81f 	bl	800bc30 <__kernel_rem_pio2>
 800bbf2:	9b04      	ldr	r3, [sp, #16]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	4605      	mov	r5, r0
 800bbf8:	f6bf ae53 	bge.w	800b8a2 <__ieee754_rem_pio2+0x7a>
 800bbfc:	e9d4 2100 	ldrd	r2, r1, [r4]
 800bc00:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bc04:	e9c4 2300 	strd	r2, r3, [r4]
 800bc08:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800bc0c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bc10:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800bc14:	e740      	b.n	800ba98 <__ieee754_rem_pio2+0x270>
 800bc16:	bf00      	nop
 800bc18:	41700000 	.word	0x41700000
 800bc1c:	0800c638 	.word	0x0800c638

0800bc20 <fabs>:
 800bc20:	ec51 0b10 	vmov	r0, r1, d0
 800bc24:	4602      	mov	r2, r0
 800bc26:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bc2a:	ec43 2b10 	vmov	d0, r2, r3
 800bc2e:	4770      	bx	lr

0800bc30 <__kernel_rem_pio2>:
 800bc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc34:	ed2d 8b02 	vpush	{d8}
 800bc38:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800bc3c:	f112 0f14 	cmn.w	r2, #20
 800bc40:	9306      	str	r3, [sp, #24]
 800bc42:	9104      	str	r1, [sp, #16]
 800bc44:	4bbe      	ldr	r3, [pc, #760]	@ (800bf40 <__kernel_rem_pio2+0x310>)
 800bc46:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800bc48:	9008      	str	r0, [sp, #32]
 800bc4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bc4e:	9300      	str	r3, [sp, #0]
 800bc50:	9b06      	ldr	r3, [sp, #24]
 800bc52:	f103 33ff 	add.w	r3, r3, #4294967295
 800bc56:	bfa8      	it	ge
 800bc58:	1ed4      	subge	r4, r2, #3
 800bc5a:	9305      	str	r3, [sp, #20]
 800bc5c:	bfb2      	itee	lt
 800bc5e:	2400      	movlt	r4, #0
 800bc60:	2318      	movge	r3, #24
 800bc62:	fb94 f4f3 	sdivge	r4, r4, r3
 800bc66:	f06f 0317 	mvn.w	r3, #23
 800bc6a:	fb04 3303 	mla	r3, r4, r3, r3
 800bc6e:	eb03 0b02 	add.w	fp, r3, r2
 800bc72:	9b00      	ldr	r3, [sp, #0]
 800bc74:	9a05      	ldr	r2, [sp, #20]
 800bc76:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800bf30 <__kernel_rem_pio2+0x300>
 800bc7a:	eb03 0802 	add.w	r8, r3, r2
 800bc7e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800bc80:	1aa7      	subs	r7, r4, r2
 800bc82:	ae20      	add	r6, sp, #128	@ 0x80
 800bc84:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800bc88:	2500      	movs	r5, #0
 800bc8a:	4545      	cmp	r5, r8
 800bc8c:	dd13      	ble.n	800bcb6 <__kernel_rem_pio2+0x86>
 800bc8e:	9b06      	ldr	r3, [sp, #24]
 800bc90:	aa20      	add	r2, sp, #128	@ 0x80
 800bc92:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800bc96:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800bc9a:	f04f 0800 	mov.w	r8, #0
 800bc9e:	9b00      	ldr	r3, [sp, #0]
 800bca0:	4598      	cmp	r8, r3
 800bca2:	dc31      	bgt.n	800bd08 <__kernel_rem_pio2+0xd8>
 800bca4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800bf30 <__kernel_rem_pio2+0x300>
 800bca8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bcac:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bcb0:	462f      	mov	r7, r5
 800bcb2:	2600      	movs	r6, #0
 800bcb4:	e01b      	b.n	800bcee <__kernel_rem_pio2+0xbe>
 800bcb6:	42ef      	cmn	r7, r5
 800bcb8:	d407      	bmi.n	800bcca <__kernel_rem_pio2+0x9a>
 800bcba:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800bcbe:	f7f4 fbd5 	bl	800046c <__aeabi_i2d>
 800bcc2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bcc6:	3501      	adds	r5, #1
 800bcc8:	e7df      	b.n	800bc8a <__kernel_rem_pio2+0x5a>
 800bcca:	ec51 0b18 	vmov	r0, r1, d8
 800bcce:	e7f8      	b.n	800bcc2 <__kernel_rem_pio2+0x92>
 800bcd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcd4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800bcd8:	f7f4 fc32 	bl	8000540 <__aeabi_dmul>
 800bcdc:	4602      	mov	r2, r0
 800bcde:	460b      	mov	r3, r1
 800bce0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bce4:	f7f4 fa76 	bl	80001d4 <__adddf3>
 800bce8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcec:	3601      	adds	r6, #1
 800bcee:	9b05      	ldr	r3, [sp, #20]
 800bcf0:	429e      	cmp	r6, r3
 800bcf2:	f1a7 0708 	sub.w	r7, r7, #8
 800bcf6:	ddeb      	ble.n	800bcd0 <__kernel_rem_pio2+0xa0>
 800bcf8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bcfc:	f108 0801 	add.w	r8, r8, #1
 800bd00:	ecaa 7b02 	vstmia	sl!, {d7}
 800bd04:	3508      	adds	r5, #8
 800bd06:	e7ca      	b.n	800bc9e <__kernel_rem_pio2+0x6e>
 800bd08:	9b00      	ldr	r3, [sp, #0]
 800bd0a:	f8dd 8000 	ldr.w	r8, [sp]
 800bd0e:	aa0c      	add	r2, sp, #48	@ 0x30
 800bd10:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bd14:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd16:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800bd18:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bd1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd1e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800bd22:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bd24:	ab98      	add	r3, sp, #608	@ 0x260
 800bd26:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bd2a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800bd2e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bd32:	ac0c      	add	r4, sp, #48	@ 0x30
 800bd34:	ab70      	add	r3, sp, #448	@ 0x1c0
 800bd36:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800bd3a:	46a1      	mov	r9, r4
 800bd3c:	46c2      	mov	sl, r8
 800bd3e:	f1ba 0f00 	cmp.w	sl, #0
 800bd42:	f1a5 0508 	sub.w	r5, r5, #8
 800bd46:	dc77      	bgt.n	800be38 <__kernel_rem_pio2+0x208>
 800bd48:	4658      	mov	r0, fp
 800bd4a:	ed9d 0b02 	vldr	d0, [sp, #8]
 800bd4e:	f000 fac7 	bl	800c2e0 <scalbn>
 800bd52:	ec57 6b10 	vmov	r6, r7, d0
 800bd56:	2200      	movs	r2, #0
 800bd58:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800bd5c:	4630      	mov	r0, r6
 800bd5e:	4639      	mov	r1, r7
 800bd60:	f7f4 fbee 	bl	8000540 <__aeabi_dmul>
 800bd64:	ec41 0b10 	vmov	d0, r0, r1
 800bd68:	f000 fb3a 	bl	800c3e0 <floor>
 800bd6c:	4b75      	ldr	r3, [pc, #468]	@ (800bf44 <__kernel_rem_pio2+0x314>)
 800bd6e:	ec51 0b10 	vmov	r0, r1, d0
 800bd72:	2200      	movs	r2, #0
 800bd74:	f7f4 fbe4 	bl	8000540 <__aeabi_dmul>
 800bd78:	4602      	mov	r2, r0
 800bd7a:	460b      	mov	r3, r1
 800bd7c:	4630      	mov	r0, r6
 800bd7e:	4639      	mov	r1, r7
 800bd80:	f7f4 fa26 	bl	80001d0 <__aeabi_dsub>
 800bd84:	460f      	mov	r7, r1
 800bd86:	4606      	mov	r6, r0
 800bd88:	f7f4 fe74 	bl	8000a74 <__aeabi_d2iz>
 800bd8c:	9002      	str	r0, [sp, #8]
 800bd8e:	f7f4 fb6d 	bl	800046c <__aeabi_i2d>
 800bd92:	4602      	mov	r2, r0
 800bd94:	460b      	mov	r3, r1
 800bd96:	4630      	mov	r0, r6
 800bd98:	4639      	mov	r1, r7
 800bd9a:	f7f4 fa19 	bl	80001d0 <__aeabi_dsub>
 800bd9e:	f1bb 0f00 	cmp.w	fp, #0
 800bda2:	4606      	mov	r6, r0
 800bda4:	460f      	mov	r7, r1
 800bda6:	dd6c      	ble.n	800be82 <__kernel_rem_pio2+0x252>
 800bda8:	f108 31ff 	add.w	r1, r8, #4294967295
 800bdac:	ab0c      	add	r3, sp, #48	@ 0x30
 800bdae:	9d02      	ldr	r5, [sp, #8]
 800bdb0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bdb4:	f1cb 0018 	rsb	r0, fp, #24
 800bdb8:	fa43 f200 	asr.w	r2, r3, r0
 800bdbc:	4415      	add	r5, r2
 800bdbe:	4082      	lsls	r2, r0
 800bdc0:	1a9b      	subs	r3, r3, r2
 800bdc2:	aa0c      	add	r2, sp, #48	@ 0x30
 800bdc4:	9502      	str	r5, [sp, #8]
 800bdc6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800bdca:	f1cb 0217 	rsb	r2, fp, #23
 800bdce:	fa43 f902 	asr.w	r9, r3, r2
 800bdd2:	f1b9 0f00 	cmp.w	r9, #0
 800bdd6:	dd64      	ble.n	800bea2 <__kernel_rem_pio2+0x272>
 800bdd8:	9b02      	ldr	r3, [sp, #8]
 800bdda:	2200      	movs	r2, #0
 800bddc:	3301      	adds	r3, #1
 800bdde:	9302      	str	r3, [sp, #8]
 800bde0:	4615      	mov	r5, r2
 800bde2:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800bde6:	4590      	cmp	r8, r2
 800bde8:	f300 80b8 	bgt.w	800bf5c <__kernel_rem_pio2+0x32c>
 800bdec:	f1bb 0f00 	cmp.w	fp, #0
 800bdf0:	dd07      	ble.n	800be02 <__kernel_rem_pio2+0x1d2>
 800bdf2:	f1bb 0f01 	cmp.w	fp, #1
 800bdf6:	f000 80bf 	beq.w	800bf78 <__kernel_rem_pio2+0x348>
 800bdfa:	f1bb 0f02 	cmp.w	fp, #2
 800bdfe:	f000 80c6 	beq.w	800bf8e <__kernel_rem_pio2+0x35e>
 800be02:	f1b9 0f02 	cmp.w	r9, #2
 800be06:	d14c      	bne.n	800bea2 <__kernel_rem_pio2+0x272>
 800be08:	4632      	mov	r2, r6
 800be0a:	463b      	mov	r3, r7
 800be0c:	494e      	ldr	r1, [pc, #312]	@ (800bf48 <__kernel_rem_pio2+0x318>)
 800be0e:	2000      	movs	r0, #0
 800be10:	f7f4 f9de 	bl	80001d0 <__aeabi_dsub>
 800be14:	4606      	mov	r6, r0
 800be16:	460f      	mov	r7, r1
 800be18:	2d00      	cmp	r5, #0
 800be1a:	d042      	beq.n	800bea2 <__kernel_rem_pio2+0x272>
 800be1c:	4658      	mov	r0, fp
 800be1e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800bf38 <__kernel_rem_pio2+0x308>
 800be22:	f000 fa5d 	bl	800c2e0 <scalbn>
 800be26:	4630      	mov	r0, r6
 800be28:	4639      	mov	r1, r7
 800be2a:	ec53 2b10 	vmov	r2, r3, d0
 800be2e:	f7f4 f9cf 	bl	80001d0 <__aeabi_dsub>
 800be32:	4606      	mov	r6, r0
 800be34:	460f      	mov	r7, r1
 800be36:	e034      	b.n	800bea2 <__kernel_rem_pio2+0x272>
 800be38:	4b44      	ldr	r3, [pc, #272]	@ (800bf4c <__kernel_rem_pio2+0x31c>)
 800be3a:	2200      	movs	r2, #0
 800be3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be40:	f7f4 fb7e 	bl	8000540 <__aeabi_dmul>
 800be44:	f7f4 fe16 	bl	8000a74 <__aeabi_d2iz>
 800be48:	f7f4 fb10 	bl	800046c <__aeabi_i2d>
 800be4c:	4b40      	ldr	r3, [pc, #256]	@ (800bf50 <__kernel_rem_pio2+0x320>)
 800be4e:	2200      	movs	r2, #0
 800be50:	4606      	mov	r6, r0
 800be52:	460f      	mov	r7, r1
 800be54:	f7f4 fb74 	bl	8000540 <__aeabi_dmul>
 800be58:	4602      	mov	r2, r0
 800be5a:	460b      	mov	r3, r1
 800be5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be60:	f7f4 f9b6 	bl	80001d0 <__aeabi_dsub>
 800be64:	f7f4 fe06 	bl	8000a74 <__aeabi_d2iz>
 800be68:	e9d5 2300 	ldrd	r2, r3, [r5]
 800be6c:	f849 0b04 	str.w	r0, [r9], #4
 800be70:	4639      	mov	r1, r7
 800be72:	4630      	mov	r0, r6
 800be74:	f7f4 f9ae 	bl	80001d4 <__adddf3>
 800be78:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be80:	e75d      	b.n	800bd3e <__kernel_rem_pio2+0x10e>
 800be82:	d107      	bne.n	800be94 <__kernel_rem_pio2+0x264>
 800be84:	f108 33ff 	add.w	r3, r8, #4294967295
 800be88:	aa0c      	add	r2, sp, #48	@ 0x30
 800be8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be8e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800be92:	e79e      	b.n	800bdd2 <__kernel_rem_pio2+0x1a2>
 800be94:	4b2f      	ldr	r3, [pc, #188]	@ (800bf54 <__kernel_rem_pio2+0x324>)
 800be96:	2200      	movs	r2, #0
 800be98:	f7f4 fdd8 	bl	8000a4c <__aeabi_dcmpge>
 800be9c:	2800      	cmp	r0, #0
 800be9e:	d143      	bne.n	800bf28 <__kernel_rem_pio2+0x2f8>
 800bea0:	4681      	mov	r9, r0
 800bea2:	2200      	movs	r2, #0
 800bea4:	2300      	movs	r3, #0
 800bea6:	4630      	mov	r0, r6
 800bea8:	4639      	mov	r1, r7
 800beaa:	f7f4 fdb1 	bl	8000a10 <__aeabi_dcmpeq>
 800beae:	2800      	cmp	r0, #0
 800beb0:	f000 80bf 	beq.w	800c032 <__kernel_rem_pio2+0x402>
 800beb4:	f108 33ff 	add.w	r3, r8, #4294967295
 800beb8:	2200      	movs	r2, #0
 800beba:	9900      	ldr	r1, [sp, #0]
 800bebc:	428b      	cmp	r3, r1
 800bebe:	da6e      	bge.n	800bf9e <__kernel_rem_pio2+0x36e>
 800bec0:	2a00      	cmp	r2, #0
 800bec2:	f000 8089 	beq.w	800bfd8 <__kernel_rem_pio2+0x3a8>
 800bec6:	f108 38ff 	add.w	r8, r8, #4294967295
 800beca:	ab0c      	add	r3, sp, #48	@ 0x30
 800becc:	f1ab 0b18 	sub.w	fp, fp, #24
 800bed0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d0f6      	beq.n	800bec6 <__kernel_rem_pio2+0x296>
 800bed8:	4658      	mov	r0, fp
 800beda:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800bf38 <__kernel_rem_pio2+0x308>
 800bede:	f000 f9ff 	bl	800c2e0 <scalbn>
 800bee2:	f108 0301 	add.w	r3, r8, #1
 800bee6:	00da      	lsls	r2, r3, #3
 800bee8:	9205      	str	r2, [sp, #20]
 800beea:	ec55 4b10 	vmov	r4, r5, d0
 800beee:	aa70      	add	r2, sp, #448	@ 0x1c0
 800bef0:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800bf4c <__kernel_rem_pio2+0x31c>
 800bef4:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800bef8:	4646      	mov	r6, r8
 800befa:	f04f 0a00 	mov.w	sl, #0
 800befe:	2e00      	cmp	r6, #0
 800bf00:	f280 80cf 	bge.w	800c0a2 <__kernel_rem_pio2+0x472>
 800bf04:	4644      	mov	r4, r8
 800bf06:	2c00      	cmp	r4, #0
 800bf08:	f2c0 80fd 	blt.w	800c106 <__kernel_rem_pio2+0x4d6>
 800bf0c:	4b12      	ldr	r3, [pc, #72]	@ (800bf58 <__kernel_rem_pio2+0x328>)
 800bf0e:	461f      	mov	r7, r3
 800bf10:	ab70      	add	r3, sp, #448	@ 0x1c0
 800bf12:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bf16:	9306      	str	r3, [sp, #24]
 800bf18:	f04f 0a00 	mov.w	sl, #0
 800bf1c:	f04f 0b00 	mov.w	fp, #0
 800bf20:	2600      	movs	r6, #0
 800bf22:	eba8 0504 	sub.w	r5, r8, r4
 800bf26:	e0e2      	b.n	800c0ee <__kernel_rem_pio2+0x4be>
 800bf28:	f04f 0902 	mov.w	r9, #2
 800bf2c:	e754      	b.n	800bdd8 <__kernel_rem_pio2+0x1a8>
 800bf2e:	bf00      	nop
	...
 800bf3c:	3ff00000 	.word	0x3ff00000
 800bf40:	0800c780 	.word	0x0800c780
 800bf44:	40200000 	.word	0x40200000
 800bf48:	3ff00000 	.word	0x3ff00000
 800bf4c:	3e700000 	.word	0x3e700000
 800bf50:	41700000 	.word	0x41700000
 800bf54:	3fe00000 	.word	0x3fe00000
 800bf58:	0800c740 	.word	0x0800c740
 800bf5c:	f854 3b04 	ldr.w	r3, [r4], #4
 800bf60:	b945      	cbnz	r5, 800bf74 <__kernel_rem_pio2+0x344>
 800bf62:	b123      	cbz	r3, 800bf6e <__kernel_rem_pio2+0x33e>
 800bf64:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800bf68:	f844 3c04 	str.w	r3, [r4, #-4]
 800bf6c:	2301      	movs	r3, #1
 800bf6e:	3201      	adds	r2, #1
 800bf70:	461d      	mov	r5, r3
 800bf72:	e738      	b.n	800bde6 <__kernel_rem_pio2+0x1b6>
 800bf74:	1acb      	subs	r3, r1, r3
 800bf76:	e7f7      	b.n	800bf68 <__kernel_rem_pio2+0x338>
 800bf78:	f108 32ff 	add.w	r2, r8, #4294967295
 800bf7c:	ab0c      	add	r3, sp, #48	@ 0x30
 800bf7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf82:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800bf86:	a90c      	add	r1, sp, #48	@ 0x30
 800bf88:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800bf8c:	e739      	b.n	800be02 <__kernel_rem_pio2+0x1d2>
 800bf8e:	f108 32ff 	add.w	r2, r8, #4294967295
 800bf92:	ab0c      	add	r3, sp, #48	@ 0x30
 800bf94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf98:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800bf9c:	e7f3      	b.n	800bf86 <__kernel_rem_pio2+0x356>
 800bf9e:	a90c      	add	r1, sp, #48	@ 0x30
 800bfa0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800bfa4:	3b01      	subs	r3, #1
 800bfa6:	430a      	orrs	r2, r1
 800bfa8:	e787      	b.n	800beba <__kernel_rem_pio2+0x28a>
 800bfaa:	3401      	adds	r4, #1
 800bfac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bfb0:	2a00      	cmp	r2, #0
 800bfb2:	d0fa      	beq.n	800bfaa <__kernel_rem_pio2+0x37a>
 800bfb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bfb6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bfba:	eb0d 0503 	add.w	r5, sp, r3
 800bfbe:	9b06      	ldr	r3, [sp, #24]
 800bfc0:	aa20      	add	r2, sp, #128	@ 0x80
 800bfc2:	4443      	add	r3, r8
 800bfc4:	f108 0701 	add.w	r7, r8, #1
 800bfc8:	3d98      	subs	r5, #152	@ 0x98
 800bfca:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800bfce:	4444      	add	r4, r8
 800bfd0:	42bc      	cmp	r4, r7
 800bfd2:	da04      	bge.n	800bfde <__kernel_rem_pio2+0x3ae>
 800bfd4:	46a0      	mov	r8, r4
 800bfd6:	e6a2      	b.n	800bd1e <__kernel_rem_pio2+0xee>
 800bfd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bfda:	2401      	movs	r4, #1
 800bfdc:	e7e6      	b.n	800bfac <__kernel_rem_pio2+0x37c>
 800bfde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfe0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800bfe4:	f7f4 fa42 	bl	800046c <__aeabi_i2d>
 800bfe8:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800c2b0 <__kernel_rem_pio2+0x680>
 800bfec:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bff0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bff4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bff8:	46b2      	mov	sl, r6
 800bffa:	f04f 0800 	mov.w	r8, #0
 800bffe:	9b05      	ldr	r3, [sp, #20]
 800c000:	4598      	cmp	r8, r3
 800c002:	dd05      	ble.n	800c010 <__kernel_rem_pio2+0x3e0>
 800c004:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c008:	3701      	adds	r7, #1
 800c00a:	eca5 7b02 	vstmia	r5!, {d7}
 800c00e:	e7df      	b.n	800bfd0 <__kernel_rem_pio2+0x3a0>
 800c010:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c014:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c018:	f7f4 fa92 	bl	8000540 <__aeabi_dmul>
 800c01c:	4602      	mov	r2, r0
 800c01e:	460b      	mov	r3, r1
 800c020:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c024:	f7f4 f8d6 	bl	80001d4 <__adddf3>
 800c028:	f108 0801 	add.w	r8, r8, #1
 800c02c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c030:	e7e5      	b.n	800bffe <__kernel_rem_pio2+0x3ce>
 800c032:	f1cb 0000 	rsb	r0, fp, #0
 800c036:	ec47 6b10 	vmov	d0, r6, r7
 800c03a:	f000 f951 	bl	800c2e0 <scalbn>
 800c03e:	ec55 4b10 	vmov	r4, r5, d0
 800c042:	4b9d      	ldr	r3, [pc, #628]	@ (800c2b8 <__kernel_rem_pio2+0x688>)
 800c044:	2200      	movs	r2, #0
 800c046:	4620      	mov	r0, r4
 800c048:	4629      	mov	r1, r5
 800c04a:	f7f4 fcff 	bl	8000a4c <__aeabi_dcmpge>
 800c04e:	b300      	cbz	r0, 800c092 <__kernel_rem_pio2+0x462>
 800c050:	4b9a      	ldr	r3, [pc, #616]	@ (800c2bc <__kernel_rem_pio2+0x68c>)
 800c052:	2200      	movs	r2, #0
 800c054:	4620      	mov	r0, r4
 800c056:	4629      	mov	r1, r5
 800c058:	f7f4 fa72 	bl	8000540 <__aeabi_dmul>
 800c05c:	f7f4 fd0a 	bl	8000a74 <__aeabi_d2iz>
 800c060:	4606      	mov	r6, r0
 800c062:	f7f4 fa03 	bl	800046c <__aeabi_i2d>
 800c066:	4b94      	ldr	r3, [pc, #592]	@ (800c2b8 <__kernel_rem_pio2+0x688>)
 800c068:	2200      	movs	r2, #0
 800c06a:	f7f4 fa69 	bl	8000540 <__aeabi_dmul>
 800c06e:	460b      	mov	r3, r1
 800c070:	4602      	mov	r2, r0
 800c072:	4629      	mov	r1, r5
 800c074:	4620      	mov	r0, r4
 800c076:	f7f4 f8ab 	bl	80001d0 <__aeabi_dsub>
 800c07a:	f7f4 fcfb 	bl	8000a74 <__aeabi_d2iz>
 800c07e:	ab0c      	add	r3, sp, #48	@ 0x30
 800c080:	f10b 0b18 	add.w	fp, fp, #24
 800c084:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c088:	f108 0801 	add.w	r8, r8, #1
 800c08c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800c090:	e722      	b.n	800bed8 <__kernel_rem_pio2+0x2a8>
 800c092:	4620      	mov	r0, r4
 800c094:	4629      	mov	r1, r5
 800c096:	f7f4 fced 	bl	8000a74 <__aeabi_d2iz>
 800c09a:	ab0c      	add	r3, sp, #48	@ 0x30
 800c09c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c0a0:	e71a      	b.n	800bed8 <__kernel_rem_pio2+0x2a8>
 800c0a2:	ab0c      	add	r3, sp, #48	@ 0x30
 800c0a4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c0a8:	f7f4 f9e0 	bl	800046c <__aeabi_i2d>
 800c0ac:	4622      	mov	r2, r4
 800c0ae:	462b      	mov	r3, r5
 800c0b0:	f7f4 fa46 	bl	8000540 <__aeabi_dmul>
 800c0b4:	4652      	mov	r2, sl
 800c0b6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c0ba:	465b      	mov	r3, fp
 800c0bc:	4620      	mov	r0, r4
 800c0be:	4629      	mov	r1, r5
 800c0c0:	f7f4 fa3e 	bl	8000540 <__aeabi_dmul>
 800c0c4:	3e01      	subs	r6, #1
 800c0c6:	4604      	mov	r4, r0
 800c0c8:	460d      	mov	r5, r1
 800c0ca:	e718      	b.n	800befe <__kernel_rem_pio2+0x2ce>
 800c0cc:	9906      	ldr	r1, [sp, #24]
 800c0ce:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c0d2:	9106      	str	r1, [sp, #24]
 800c0d4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800c0d8:	f7f4 fa32 	bl	8000540 <__aeabi_dmul>
 800c0dc:	4602      	mov	r2, r0
 800c0de:	460b      	mov	r3, r1
 800c0e0:	4650      	mov	r0, sl
 800c0e2:	4659      	mov	r1, fp
 800c0e4:	f7f4 f876 	bl	80001d4 <__adddf3>
 800c0e8:	3601      	adds	r6, #1
 800c0ea:	4682      	mov	sl, r0
 800c0ec:	468b      	mov	fp, r1
 800c0ee:	9b00      	ldr	r3, [sp, #0]
 800c0f0:	429e      	cmp	r6, r3
 800c0f2:	dc01      	bgt.n	800c0f8 <__kernel_rem_pio2+0x4c8>
 800c0f4:	42b5      	cmp	r5, r6
 800c0f6:	dae9      	bge.n	800c0cc <__kernel_rem_pio2+0x49c>
 800c0f8:	ab48      	add	r3, sp, #288	@ 0x120
 800c0fa:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c0fe:	e9c5 ab00 	strd	sl, fp, [r5]
 800c102:	3c01      	subs	r4, #1
 800c104:	e6ff      	b.n	800bf06 <__kernel_rem_pio2+0x2d6>
 800c106:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c108:	2b02      	cmp	r3, #2
 800c10a:	dc0b      	bgt.n	800c124 <__kernel_rem_pio2+0x4f4>
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	dc39      	bgt.n	800c184 <__kernel_rem_pio2+0x554>
 800c110:	d05d      	beq.n	800c1ce <__kernel_rem_pio2+0x59e>
 800c112:	9b02      	ldr	r3, [sp, #8]
 800c114:	f003 0007 	and.w	r0, r3, #7
 800c118:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800c11c:	ecbd 8b02 	vpop	{d8}
 800c120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c124:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c126:	2b03      	cmp	r3, #3
 800c128:	d1f3      	bne.n	800c112 <__kernel_rem_pio2+0x4e2>
 800c12a:	9b05      	ldr	r3, [sp, #20]
 800c12c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c130:	eb0d 0403 	add.w	r4, sp, r3
 800c134:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800c138:	4625      	mov	r5, r4
 800c13a:	46c2      	mov	sl, r8
 800c13c:	f1ba 0f00 	cmp.w	sl, #0
 800c140:	f1a5 0508 	sub.w	r5, r5, #8
 800c144:	dc6b      	bgt.n	800c21e <__kernel_rem_pio2+0x5ee>
 800c146:	4645      	mov	r5, r8
 800c148:	2d01      	cmp	r5, #1
 800c14a:	f1a4 0408 	sub.w	r4, r4, #8
 800c14e:	f300 8087 	bgt.w	800c260 <__kernel_rem_pio2+0x630>
 800c152:	9c05      	ldr	r4, [sp, #20]
 800c154:	ab48      	add	r3, sp, #288	@ 0x120
 800c156:	441c      	add	r4, r3
 800c158:	2000      	movs	r0, #0
 800c15a:	2100      	movs	r1, #0
 800c15c:	f1b8 0f01 	cmp.w	r8, #1
 800c160:	f300 809c 	bgt.w	800c29c <__kernel_rem_pio2+0x66c>
 800c164:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800c168:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800c16c:	f1b9 0f00 	cmp.w	r9, #0
 800c170:	f040 80a6 	bne.w	800c2c0 <__kernel_rem_pio2+0x690>
 800c174:	9b04      	ldr	r3, [sp, #16]
 800c176:	e9c3 7800 	strd	r7, r8, [r3]
 800c17a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c17e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c182:	e7c6      	b.n	800c112 <__kernel_rem_pio2+0x4e2>
 800c184:	9d05      	ldr	r5, [sp, #20]
 800c186:	ab48      	add	r3, sp, #288	@ 0x120
 800c188:	441d      	add	r5, r3
 800c18a:	4644      	mov	r4, r8
 800c18c:	2000      	movs	r0, #0
 800c18e:	2100      	movs	r1, #0
 800c190:	2c00      	cmp	r4, #0
 800c192:	da35      	bge.n	800c200 <__kernel_rem_pio2+0x5d0>
 800c194:	f1b9 0f00 	cmp.w	r9, #0
 800c198:	d038      	beq.n	800c20c <__kernel_rem_pio2+0x5dc>
 800c19a:	4602      	mov	r2, r0
 800c19c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c1a0:	9c04      	ldr	r4, [sp, #16]
 800c1a2:	e9c4 2300 	strd	r2, r3, [r4]
 800c1a6:	4602      	mov	r2, r0
 800c1a8:	460b      	mov	r3, r1
 800c1aa:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800c1ae:	f7f4 f80f 	bl	80001d0 <__aeabi_dsub>
 800c1b2:	ad4a      	add	r5, sp, #296	@ 0x128
 800c1b4:	2401      	movs	r4, #1
 800c1b6:	45a0      	cmp	r8, r4
 800c1b8:	da2b      	bge.n	800c212 <__kernel_rem_pio2+0x5e2>
 800c1ba:	f1b9 0f00 	cmp.w	r9, #0
 800c1be:	d002      	beq.n	800c1c6 <__kernel_rem_pio2+0x596>
 800c1c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c1c4:	4619      	mov	r1, r3
 800c1c6:	9b04      	ldr	r3, [sp, #16]
 800c1c8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c1cc:	e7a1      	b.n	800c112 <__kernel_rem_pio2+0x4e2>
 800c1ce:	9c05      	ldr	r4, [sp, #20]
 800c1d0:	ab48      	add	r3, sp, #288	@ 0x120
 800c1d2:	441c      	add	r4, r3
 800c1d4:	2000      	movs	r0, #0
 800c1d6:	2100      	movs	r1, #0
 800c1d8:	f1b8 0f00 	cmp.w	r8, #0
 800c1dc:	da09      	bge.n	800c1f2 <__kernel_rem_pio2+0x5c2>
 800c1de:	f1b9 0f00 	cmp.w	r9, #0
 800c1e2:	d002      	beq.n	800c1ea <__kernel_rem_pio2+0x5ba>
 800c1e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c1e8:	4619      	mov	r1, r3
 800c1ea:	9b04      	ldr	r3, [sp, #16]
 800c1ec:	e9c3 0100 	strd	r0, r1, [r3]
 800c1f0:	e78f      	b.n	800c112 <__kernel_rem_pio2+0x4e2>
 800c1f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c1f6:	f7f3 ffed 	bl	80001d4 <__adddf3>
 800c1fa:	f108 38ff 	add.w	r8, r8, #4294967295
 800c1fe:	e7eb      	b.n	800c1d8 <__kernel_rem_pio2+0x5a8>
 800c200:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c204:	f7f3 ffe6 	bl	80001d4 <__adddf3>
 800c208:	3c01      	subs	r4, #1
 800c20a:	e7c1      	b.n	800c190 <__kernel_rem_pio2+0x560>
 800c20c:	4602      	mov	r2, r0
 800c20e:	460b      	mov	r3, r1
 800c210:	e7c6      	b.n	800c1a0 <__kernel_rem_pio2+0x570>
 800c212:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c216:	f7f3 ffdd 	bl	80001d4 <__adddf3>
 800c21a:	3401      	adds	r4, #1
 800c21c:	e7cb      	b.n	800c1b6 <__kernel_rem_pio2+0x586>
 800c21e:	ed95 7b00 	vldr	d7, [r5]
 800c222:	ed8d 7b00 	vstr	d7, [sp]
 800c226:	ed95 7b02 	vldr	d7, [r5, #8]
 800c22a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c22e:	ec53 2b17 	vmov	r2, r3, d7
 800c232:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c236:	f7f3 ffcd 	bl	80001d4 <__adddf3>
 800c23a:	4602      	mov	r2, r0
 800c23c:	460b      	mov	r3, r1
 800c23e:	4606      	mov	r6, r0
 800c240:	460f      	mov	r7, r1
 800c242:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c246:	f7f3 ffc3 	bl	80001d0 <__aeabi_dsub>
 800c24a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c24e:	f7f3 ffc1 	bl	80001d4 <__adddf3>
 800c252:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c256:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c25a:	e9c5 6700 	strd	r6, r7, [r5]
 800c25e:	e76d      	b.n	800c13c <__kernel_rem_pio2+0x50c>
 800c260:	ed94 7b00 	vldr	d7, [r4]
 800c264:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800c268:	ec51 0b17 	vmov	r0, r1, d7
 800c26c:	4652      	mov	r2, sl
 800c26e:	465b      	mov	r3, fp
 800c270:	ed8d 7b00 	vstr	d7, [sp]
 800c274:	f7f3 ffae 	bl	80001d4 <__adddf3>
 800c278:	4602      	mov	r2, r0
 800c27a:	460b      	mov	r3, r1
 800c27c:	4606      	mov	r6, r0
 800c27e:	460f      	mov	r7, r1
 800c280:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c284:	f7f3 ffa4 	bl	80001d0 <__aeabi_dsub>
 800c288:	4652      	mov	r2, sl
 800c28a:	465b      	mov	r3, fp
 800c28c:	f7f3 ffa2 	bl	80001d4 <__adddf3>
 800c290:	3d01      	subs	r5, #1
 800c292:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c296:	e9c4 6700 	strd	r6, r7, [r4]
 800c29a:	e755      	b.n	800c148 <__kernel_rem_pio2+0x518>
 800c29c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c2a0:	f7f3 ff98 	bl	80001d4 <__adddf3>
 800c2a4:	f108 38ff 	add.w	r8, r8, #4294967295
 800c2a8:	e758      	b.n	800c15c <__kernel_rem_pio2+0x52c>
 800c2aa:	bf00      	nop
 800c2ac:	f3af 8000 	nop.w
	...
 800c2b8:	41700000 	.word	0x41700000
 800c2bc:	3e700000 	.word	0x3e700000
 800c2c0:	9b04      	ldr	r3, [sp, #16]
 800c2c2:	9a04      	ldr	r2, [sp, #16]
 800c2c4:	601f      	str	r7, [r3, #0]
 800c2c6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800c2ca:	605c      	str	r4, [r3, #4]
 800c2cc:	609d      	str	r5, [r3, #8]
 800c2ce:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c2d2:	60d3      	str	r3, [r2, #12]
 800c2d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c2d8:	6110      	str	r0, [r2, #16]
 800c2da:	6153      	str	r3, [r2, #20]
 800c2dc:	e719      	b.n	800c112 <__kernel_rem_pio2+0x4e2>
 800c2de:	bf00      	nop

0800c2e0 <scalbn>:
 800c2e0:	b570      	push	{r4, r5, r6, lr}
 800c2e2:	ec55 4b10 	vmov	r4, r5, d0
 800c2e6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c2ea:	4606      	mov	r6, r0
 800c2ec:	462b      	mov	r3, r5
 800c2ee:	b991      	cbnz	r1, 800c316 <scalbn+0x36>
 800c2f0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c2f4:	4323      	orrs	r3, r4
 800c2f6:	d03d      	beq.n	800c374 <scalbn+0x94>
 800c2f8:	4b35      	ldr	r3, [pc, #212]	@ (800c3d0 <scalbn+0xf0>)
 800c2fa:	4620      	mov	r0, r4
 800c2fc:	4629      	mov	r1, r5
 800c2fe:	2200      	movs	r2, #0
 800c300:	f7f4 f91e 	bl	8000540 <__aeabi_dmul>
 800c304:	4b33      	ldr	r3, [pc, #204]	@ (800c3d4 <scalbn+0xf4>)
 800c306:	429e      	cmp	r6, r3
 800c308:	4604      	mov	r4, r0
 800c30a:	460d      	mov	r5, r1
 800c30c:	da0f      	bge.n	800c32e <scalbn+0x4e>
 800c30e:	a328      	add	r3, pc, #160	@ (adr r3, 800c3b0 <scalbn+0xd0>)
 800c310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c314:	e01e      	b.n	800c354 <scalbn+0x74>
 800c316:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c31a:	4291      	cmp	r1, r2
 800c31c:	d10b      	bne.n	800c336 <scalbn+0x56>
 800c31e:	4622      	mov	r2, r4
 800c320:	4620      	mov	r0, r4
 800c322:	4629      	mov	r1, r5
 800c324:	f7f3 ff56 	bl	80001d4 <__adddf3>
 800c328:	4604      	mov	r4, r0
 800c32a:	460d      	mov	r5, r1
 800c32c:	e022      	b.n	800c374 <scalbn+0x94>
 800c32e:	460b      	mov	r3, r1
 800c330:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c334:	3936      	subs	r1, #54	@ 0x36
 800c336:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c33a:	4296      	cmp	r6, r2
 800c33c:	dd0d      	ble.n	800c35a <scalbn+0x7a>
 800c33e:	2d00      	cmp	r5, #0
 800c340:	a11d      	add	r1, pc, #116	@ (adr r1, 800c3b8 <scalbn+0xd8>)
 800c342:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c346:	da02      	bge.n	800c34e <scalbn+0x6e>
 800c348:	a11d      	add	r1, pc, #116	@ (adr r1, 800c3c0 <scalbn+0xe0>)
 800c34a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c34e:	a31a      	add	r3, pc, #104	@ (adr r3, 800c3b8 <scalbn+0xd8>)
 800c350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c354:	f7f4 f8f4 	bl	8000540 <__aeabi_dmul>
 800c358:	e7e6      	b.n	800c328 <scalbn+0x48>
 800c35a:	1872      	adds	r2, r6, r1
 800c35c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c360:	428a      	cmp	r2, r1
 800c362:	dcec      	bgt.n	800c33e <scalbn+0x5e>
 800c364:	2a00      	cmp	r2, #0
 800c366:	dd08      	ble.n	800c37a <scalbn+0x9a>
 800c368:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c36c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c370:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c374:	ec45 4b10 	vmov	d0, r4, r5
 800c378:	bd70      	pop	{r4, r5, r6, pc}
 800c37a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c37e:	da08      	bge.n	800c392 <scalbn+0xb2>
 800c380:	2d00      	cmp	r5, #0
 800c382:	a10b      	add	r1, pc, #44	@ (adr r1, 800c3b0 <scalbn+0xd0>)
 800c384:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c388:	dac1      	bge.n	800c30e <scalbn+0x2e>
 800c38a:	a10f      	add	r1, pc, #60	@ (adr r1, 800c3c8 <scalbn+0xe8>)
 800c38c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c390:	e7bd      	b.n	800c30e <scalbn+0x2e>
 800c392:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c396:	3236      	adds	r2, #54	@ 0x36
 800c398:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c39c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c3a0:	4620      	mov	r0, r4
 800c3a2:	4b0d      	ldr	r3, [pc, #52]	@ (800c3d8 <scalbn+0xf8>)
 800c3a4:	4629      	mov	r1, r5
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	e7d4      	b.n	800c354 <scalbn+0x74>
 800c3aa:	bf00      	nop
 800c3ac:	f3af 8000 	nop.w
 800c3b0:	c2f8f359 	.word	0xc2f8f359
 800c3b4:	01a56e1f 	.word	0x01a56e1f
 800c3b8:	8800759c 	.word	0x8800759c
 800c3bc:	7e37e43c 	.word	0x7e37e43c
 800c3c0:	8800759c 	.word	0x8800759c
 800c3c4:	fe37e43c 	.word	0xfe37e43c
 800c3c8:	c2f8f359 	.word	0xc2f8f359
 800c3cc:	81a56e1f 	.word	0x81a56e1f
 800c3d0:	43500000 	.word	0x43500000
 800c3d4:	ffff3cb0 	.word	0xffff3cb0
 800c3d8:	3c900000 	.word	0x3c900000
 800c3dc:	00000000 	.word	0x00000000

0800c3e0 <floor>:
 800c3e0:	ec51 0b10 	vmov	r0, r1, d0
 800c3e4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c3e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3ec:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800c3f0:	2e13      	cmp	r6, #19
 800c3f2:	460c      	mov	r4, r1
 800c3f4:	4605      	mov	r5, r0
 800c3f6:	4680      	mov	r8, r0
 800c3f8:	dc34      	bgt.n	800c464 <floor+0x84>
 800c3fa:	2e00      	cmp	r6, #0
 800c3fc:	da17      	bge.n	800c42e <floor+0x4e>
 800c3fe:	a332      	add	r3, pc, #200	@ (adr r3, 800c4c8 <floor+0xe8>)
 800c400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c404:	f7f3 fee6 	bl	80001d4 <__adddf3>
 800c408:	2200      	movs	r2, #0
 800c40a:	2300      	movs	r3, #0
 800c40c:	f7f4 fb28 	bl	8000a60 <__aeabi_dcmpgt>
 800c410:	b150      	cbz	r0, 800c428 <floor+0x48>
 800c412:	2c00      	cmp	r4, #0
 800c414:	da55      	bge.n	800c4c2 <floor+0xe2>
 800c416:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800c41a:	432c      	orrs	r4, r5
 800c41c:	2500      	movs	r5, #0
 800c41e:	42ac      	cmp	r4, r5
 800c420:	4c2b      	ldr	r4, [pc, #172]	@ (800c4d0 <floor+0xf0>)
 800c422:	bf08      	it	eq
 800c424:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800c428:	4621      	mov	r1, r4
 800c42a:	4628      	mov	r0, r5
 800c42c:	e023      	b.n	800c476 <floor+0x96>
 800c42e:	4f29      	ldr	r7, [pc, #164]	@ (800c4d4 <floor+0xf4>)
 800c430:	4137      	asrs	r7, r6
 800c432:	ea01 0307 	and.w	r3, r1, r7
 800c436:	4303      	orrs	r3, r0
 800c438:	d01d      	beq.n	800c476 <floor+0x96>
 800c43a:	a323      	add	r3, pc, #140	@ (adr r3, 800c4c8 <floor+0xe8>)
 800c43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c440:	f7f3 fec8 	bl	80001d4 <__adddf3>
 800c444:	2200      	movs	r2, #0
 800c446:	2300      	movs	r3, #0
 800c448:	f7f4 fb0a 	bl	8000a60 <__aeabi_dcmpgt>
 800c44c:	2800      	cmp	r0, #0
 800c44e:	d0eb      	beq.n	800c428 <floor+0x48>
 800c450:	2c00      	cmp	r4, #0
 800c452:	bfbe      	ittt	lt
 800c454:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800c458:	4133      	asrlt	r3, r6
 800c45a:	18e4      	addlt	r4, r4, r3
 800c45c:	ea24 0407 	bic.w	r4, r4, r7
 800c460:	2500      	movs	r5, #0
 800c462:	e7e1      	b.n	800c428 <floor+0x48>
 800c464:	2e33      	cmp	r6, #51	@ 0x33
 800c466:	dd0a      	ble.n	800c47e <floor+0x9e>
 800c468:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800c46c:	d103      	bne.n	800c476 <floor+0x96>
 800c46e:	4602      	mov	r2, r0
 800c470:	460b      	mov	r3, r1
 800c472:	f7f3 feaf 	bl	80001d4 <__adddf3>
 800c476:	ec41 0b10 	vmov	d0, r0, r1
 800c47a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c47e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800c482:	f04f 37ff 	mov.w	r7, #4294967295
 800c486:	40df      	lsrs	r7, r3
 800c488:	4207      	tst	r7, r0
 800c48a:	d0f4      	beq.n	800c476 <floor+0x96>
 800c48c:	a30e      	add	r3, pc, #56	@ (adr r3, 800c4c8 <floor+0xe8>)
 800c48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c492:	f7f3 fe9f 	bl	80001d4 <__adddf3>
 800c496:	2200      	movs	r2, #0
 800c498:	2300      	movs	r3, #0
 800c49a:	f7f4 fae1 	bl	8000a60 <__aeabi_dcmpgt>
 800c49e:	2800      	cmp	r0, #0
 800c4a0:	d0c2      	beq.n	800c428 <floor+0x48>
 800c4a2:	2c00      	cmp	r4, #0
 800c4a4:	da0a      	bge.n	800c4bc <floor+0xdc>
 800c4a6:	2e14      	cmp	r6, #20
 800c4a8:	d101      	bne.n	800c4ae <floor+0xce>
 800c4aa:	3401      	adds	r4, #1
 800c4ac:	e006      	b.n	800c4bc <floor+0xdc>
 800c4ae:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800c4b2:	2301      	movs	r3, #1
 800c4b4:	40b3      	lsls	r3, r6
 800c4b6:	441d      	add	r5, r3
 800c4b8:	4545      	cmp	r5, r8
 800c4ba:	d3f6      	bcc.n	800c4aa <floor+0xca>
 800c4bc:	ea25 0507 	bic.w	r5, r5, r7
 800c4c0:	e7b2      	b.n	800c428 <floor+0x48>
 800c4c2:	2500      	movs	r5, #0
 800c4c4:	462c      	mov	r4, r5
 800c4c6:	e7af      	b.n	800c428 <floor+0x48>
 800c4c8:	8800759c 	.word	0x8800759c
 800c4cc:	7e37e43c 	.word	0x7e37e43c
 800c4d0:	bff00000 	.word	0xbff00000
 800c4d4:	000fffff 	.word	0x000fffff

0800c4d8 <_init>:
 800c4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4da:	bf00      	nop
 800c4dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4de:	bc08      	pop	{r3}
 800c4e0:	469e      	mov	lr, r3
 800c4e2:	4770      	bx	lr

0800c4e4 <_fini>:
 800c4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4e6:	bf00      	nop
 800c4e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4ea:	bc08      	pop	{r3}
 800c4ec:	469e      	mov	lr, r3
 800c4ee:	4770      	bx	lr
