/mnt/vault1/rsunketa/OpenFPGA/build/yosys/bin/yosys -p read_blif noc.blif; write_verilog noc_output_verilog.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.41+101 (git sha1 c71262f66, g++ 11.4.0-1ubuntu1~22.04 -fPIC -Os)

-- Running command `read_blif noc.blif; write_verilog noc_output_verilog.v' --

1. Executing BLIF frontend.

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
Dumping module `\noc'.

End of script. Logfile hash: 2640123207, CPU: user 0.02s system 0.00s, MEM: 24.00 MB peak
Yosys 0.41+101 (git sha1 c71262f66, g++ 11.4.0-1ubuntu1~22.04 -fPIC -Os)
Time spent: 81% 2x write_verilog (0 sec), 15% 2x read_blif (0 sec), ...
0