// Seed: 1173614148
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output logic id_6
);
  type_12 id_7 (
      .id_0(id_3),
      .id_1(id_3),
      .id_2(1)
  );
  assign #1 id_6 = id_4;
  assign id_1 = 1'd0 ? id_4 : 1;
endmodule
