#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jan  8 16:50:57 2025
# Process ID: 28288
# Current directory: C:/Verilog-lab/AXI_UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26484 C:\Verilog-lab\AXI_UART\AXI_UART.xpr
# Log file: C:/Verilog-lab/AXI_UART/vivado.log
# Journal file: C:/Verilog-lab/AXI_UART\vivado.jou
# Running On        :COMSYS01
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :2112 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34020 MB
# Swap memory       :2147 MB
# Total Virtual     :36167 MB
# Available Virtual :20406 MB
#-----------------------------------------------------------
start_gui
open_project C:/Verilog-lab/AXI_UART/AXI_UART.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Verilog-lab/AXI_UART/AXI_UART.srcs/sources_1/bd/AXI_UART_BD/AXI_UART_BD.bd}
regenerate_bd_layout
validate_bd_design -force
save_bd_design
close_bd_design [get_bd_designs AXI_UART_BD]
reset_run AXI_UART_BD_my_uart_tx_0_0_synth_1
reset_run AXI_UART_BD_my_uart_rx_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list AXI_UART_BD_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[0]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[1]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[2]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[3]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[4]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[5]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[6]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[7]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[8]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[9]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[10]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[11]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[12]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[13]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[14]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[15]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[16]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[17]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[18]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[19]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[20]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[21]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[22]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[23]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[24]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[25]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[26]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[27]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[28]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[29]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[30]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_ready[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[0]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[1]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[2]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[3]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[4]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[5]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[6]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[7]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[8]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[9]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[10]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[11]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[12]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[13]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[14]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[15]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[16]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[17]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[18]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[19]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[20]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[21]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[22]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[23]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[24]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[25]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[26]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[27]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[28]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[29]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[30]} {AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg_uart_rx_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/p_data[0]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/p_data[1]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/p_data[2]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/p_data[3]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/p_data[4]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/p_data[5]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/p_data[6]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/p_data[7]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/p_data[8]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/p_data[9]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/p_data[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/P_DATA[0]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/P_DATA[1]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/P_DATA[2]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/P_DATA[3]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/P_DATA[4]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/P_DATA[5]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/P_DATA[6]} {AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/P_DATA[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/enable_1D ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/enable_2D ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list AXI_UART_BD_i/my_uart_rx_0/inst/my_S2P_uut/READY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/RX_READY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list AXI_UART_BD_i/myip_slave_lite_v1_0_0/inst/rx_ready ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_run impl_1
open_project {C:/Verilog-lab/AXI_UART - บนป็บป/AXI_UART.xpr}
update_compile_order -fileset sources_1
current_project AXI_UART
close_project
