{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730830156026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730830156027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:09:15 2024 " "Processing started: Tue Nov  5 19:09:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730830156027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830156027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projekt2 -c projekt2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projekt2 -c projekt2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830156027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730830156546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730830156547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Found design unit 1: pwm-rtl" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165748 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-rtl " "Found design unit 1: Counter-rtl" {  } { { "Counter.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165752 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance_calculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distance_calculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_calculator-Behavioral " "Found design unit 1: Distance_calculator-Behavioral" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165755 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distance_calculator " "Found entity 1: Distance_calculator" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triggergenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triggergenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trigger_Generator-Behavioral " "Found design unit 1: Trigger_Generator-Behavioral" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165759 ""} { "Info" "ISGN_ENTITY_NAME" "1 Trigger_Generator " "Found entity 1: Trigger_Generator" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "range_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file range_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Range_Sensor-Behavioral " "Found design unit 1: Range_Sensor-Behavioral" {  } { { "Range_Sensor.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165762 ""} { "Info" "ISGN_ENTITY_NAME" "1 Range_Sensor " "Found entity 1: Range_Sensor" {  } { { "Range_Sensor.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentdecoder-Behavioral " "Found design unit 1: segmentdecoder-Behavioral" {  } { { "segmentdecoder.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdecoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165765 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentdecoder " "Found entity 1: segmentdecoder" {  } { { "segmentdecoder.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165769 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentdriver-Behavioral " "Found design unit 1: segmentdriver-Behavioral" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165773 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentdriver " "Found entity 1: segmentdriver" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_rom-rtl " "Found design unit 1: sine_rom-rtl" {  } { { "sine_rom.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/sine_rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165775 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "sine_rom.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/sine_rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Servo-str " "Found design unit 1: Servo-str" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165779 ""} { "Info" "ISGN_ENTITY_NAME" "1 Servo " "Found entity 1: Servo" {  } { { "Servo.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM-behavioral " "Found design unit 1: SDRAM-behavioral" {  } { { "SDRAM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/SDRAM.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165782 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "SDRAM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/SDRAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_design-behavioral " "Found design unit 1: Top_design-behavioral" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165785 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_design " "Found entity 1: Top_design" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830165785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830165785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_design " "Elaborating entity \"Top_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730830166042 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dram_clk Top_design.vhd(35) " "VHDL Signal Declaration warning at Top_design.vhd(35): used implicit default value for signal \"dram_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ram_ctrl_addr Top_design.vhd(246) " "VHDL Process Statement warning at Top_design.vhd(246): signal \"wr_ram_ctrl_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ram_ctrl_data Top_design.vhd(247) " "VHDL Process Statement warning at Top_design.vhd(247): signal \"wr_ram_ctrl_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ram_ctrl_we Top_design.vhd(248) " "VHDL Process Statement warning at Top_design.vhd(248): signal \"wr_ram_ctrl_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ram_ctrl_req Top_design.vhd(249) " "VHDL Process Statement warning at Top_design.vhd(249): signal \"wr_ram_ctrl_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ram_ctrl_addr Top_design.vhd(251) " "VHDL Process Statement warning at Top_design.vhd(251): signal \"rd_ram_ctrl_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ram_ctrl_we Top_design.vhd(253) " "VHDL Process Statement warning at Top_design.vhd(253): signal \"rd_ram_ctrl_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_ram_ctrl_req Top_design.vhd(254) " "VHDL Process Statement warning at Top_design.vhd(254): signal \"rd_ram_ctrl_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_ctrl_addr Top_design.vhd(243) " "VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable \"ram_ctrl_addr\", which holds its previous value in one or more paths through the process" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_ctrl_data Top_design.vhd(243) " "VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable \"ram_ctrl_data\", which holds its previous value in one or more paths through the process" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_ctrl_we Top_design.vhd(243) " "VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable \"ram_ctrl_we\", which holds its previous value in one or more paths through the process" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_ctrl_req Top_design.vhd(243) " "VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable \"ram_ctrl_req\", which holds its previous value in one or more paths through the process" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Top_design.vhd(261) " "VHDL Process Statement warning at Top_design.vhd(261): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "main_state Top_design.vhd(261) " "VHDL Process Statement warning at Top_design.vhd(261): signal \"main_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_req Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_req\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_we Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_we\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[0\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[0\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[1\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[1\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[2\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[2\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[3\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[3\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166046 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[4\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[4\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[5\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[5\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[6\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[6\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[7\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[7\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[8\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[8\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[9\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[9\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[10\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[10\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[11\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[11\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[12\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[12\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[13\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[13\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[14\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[14\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[15\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[15\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[16\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[16\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[17\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[17\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[18\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[18\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[19\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[19\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[20\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[20\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[21\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[21\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[22\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[22\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[23\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[23\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[24\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[24\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[25\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[25\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[26\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[26\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[27\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[27\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[28\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[28\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[29\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[29\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[30\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[30\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_data\[31\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_data\[31\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[0\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[0\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[1\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[1\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[2\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[2\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166047 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[3\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[3\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[4\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[4\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[5\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[5\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[6\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[6\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[7\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[7\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[8\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[8\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[9\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[9\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[10\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[10\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[11\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[11\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[12\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[12\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[13\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[13\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[14\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[14\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[15\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[15\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[16\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[16\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[17\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[17\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[18\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[18\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[19\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[19\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[20\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[20\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[21\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[21\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ctrl_addr\[22\] Top_design.vhd(243) " "Inferred latch for \"ram_ctrl_addr\[22\]\" at Top_design.vhd(243)" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166048 "|Top_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Range_Sensor Range_Sensor:rangesensor " "Elaborating entity \"Range_Sensor\" for hierarchy \"Range_Sensor:rangesensor\"" {  } { { "Top_design.vhd" "rangesensor" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Trigger_Generator Range_Sensor:rangesensor\|Trigger_Generator:trig_generator " "Elaborating entity \"Trigger_Generator\" for hierarchy \"Range_Sensor:rangesensor\|Trigger_Generator:trig_generator\"" {  } { { "Range_Sensor.vhd" "trig_generator" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166051 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputCounter TriggerGenerator.vhd(47) " "VHDL Process Statement warning at TriggerGenerator.vhd(47): signal \"outputCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166051 "|Top_design|Range_Sensor:rangesensor|Trigger_Generator:trig_generator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputCounter TriggerGenerator.vhd(54) " "VHDL Process Statement warning at TriggerGenerator.vhd(54): signal \"outputCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TriggerGenerator.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166052 "|Top_design|Range_Sensor:rangesensor|Trigger_Generator:trig_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Range_Sensor:rangesensor\|Trigger_Generator:trig_generator\|Counter:trigg " "Elaborating entity \"Counter\" for hierarchy \"Range_Sensor:rangesensor\|Trigger_Generator:trig_generator\|Counter:trigg\"" {  } { { "TriggerGenerator.vhd" "trigg" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_calculator Range_Sensor:rangesensor\|Distance_calculator:Pulse_width " "Elaborating entity \"Distance_calculator\" for hierarchy \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\"" {  } { { "Range_Sensor.vhd" "Pulse_width" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Counter:Counter_pulse " "Elaborating entity \"Counter\" for hierarchy \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Counter:Counter_pulse\"" {  } { { "Distance_Calculation.vhd" "Counter_pulse" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentdriver segmentdriver:segment_driver " "Elaborating entity \"segmentdriver\" for hierarchy \"segmentdriver:segment_driver\"" {  } { { "Top_design.vhd" "segment_driver" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166071 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "display segmentdriver.vhd(52) " "VHDL Signal Declaration warning at segmentdriver.vhd(52): used explicit default value for signal \"display\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1730830166072 "|Range_Sensor|segmentdriver:uut2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hundreds segmentdriver.vhd(53) " "VHDL Signal Declaration warning at segmentdriver.vhd(53): used explicit default value for signal \"hundreds\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1730830166072 "|Range_Sensor|segmentdriver:uut2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tens segmentdriver.vhd(54) " "VHDL Signal Declaration warning at segmentdriver.vhd(54): used explicit default value for signal \"tens\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1730830166072 "|Range_Sensor|segmentdriver:uut2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ones segmentdriver.vhd(55) " "VHDL Signal Declaration warning at segmentdriver.vhd(55): used explicit default value for signal \"ones\" because signal was never assigned a value" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1730830166072 "|Range_Sensor|segmentdriver:uut2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentdecoder segmentdriver:segment_driver\|segmentdecoder:uut " "Elaborating entity \"segmentdecoder\" for hierarchy \"segmentdriver:segment_driver\|segmentdecoder:uut\"" {  } { { "segmentdriver.vhd" "uut" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider segmentdriver:segment_driver\|clock_divider:uut1 " "Elaborating entity \"clock_divider\" for hierarchy \"segmentdriver:segment_driver\|clock_divider:uut1\"" {  } { { "segmentdriver.vhd" "uut1" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166076 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable clock_divider.vhd(27) " "VHDL Process Statement warning at clock_divider.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730830166077 "|topDesign|segmentdriver:uut2|clock_divider:uut1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Servo Servo:servo_pwm " "Elaborating entity \"Servo\" for hierarchy \"Servo:servo_pwm\"" {  } { { "Top_design.vhd" "servo_pwm" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pwm Servo:servo_pwm\|pwm:SERVO A:rtl " "Elaborating entity \"pwm\" using architecture \"A:rtl\" for hierarchy \"Servo:servo_pwm\|pwm:SERVO\"" {  } { { "Servo.vhd" "SERVO" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter Servo:servo_pwm\|Counter:COUNTER A:rtl " "Elaborating entity \"Counter\" using architecture \"A:rtl\" for hierarchy \"Servo:servo_pwm\|Counter:COUNTER\"" {  } { { "Servo.vhd" "COUNTER" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sine_rom Servo:servo_pwm\|sine_rom:SINE_ROM A:rtl " "Elaborating entity \"sine_rom\" using architecture \"A:rtl\" for hierarchy \"Servo:servo_pwm\|sine_rom:SINE_ROM\"" {  } { { "Servo.vhd" "SINE_ROM" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166083 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3004) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1730830166084 "|Range_Sensor|Servo:servo_pwm|sine_rom:SINE_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM SDRAM:sdram_controller_instance " "Elaborating entity \"SDRAM\" for hierarchy \"SDRAM:sdram_controller_instance\"" {  } { { "Top_design.vhd" "sdram_controller_instance" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166085 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[0\]~0 " "Converted tri-state buffer \"ram_ctrl_data\[0\]~0\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[1\]~1 " "Converted tri-state buffer \"ram_ctrl_data\[1\]~1\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[2\]~2 " "Converted tri-state buffer \"ram_ctrl_data\[2\]~2\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[3\]~3 " "Converted tri-state buffer \"ram_ctrl_data\[3\]~3\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[4\]~4 " "Converted tri-state buffer \"ram_ctrl_data\[4\]~4\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[5\]~5 " "Converted tri-state buffer \"ram_ctrl_data\[5\]~5\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[6\]~6 " "Converted tri-state buffer \"ram_ctrl_data\[6\]~6\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[7\]~7 " "Converted tri-state buffer \"ram_ctrl_data\[7\]~7\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[8\]~8 " "Converted tri-state buffer \"ram_ctrl_data\[8\]~8\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[9\]~9 " "Converted tri-state buffer \"ram_ctrl_data\[9\]~9\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[10\]~10 " "Converted tri-state buffer \"ram_ctrl_data\[10\]~10\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[11\]~11 " "Converted tri-state buffer \"ram_ctrl_data\[11\]~11\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[12\]~12 " "Converted tri-state buffer \"ram_ctrl_data\[12\]~12\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[13\]~13 " "Converted tri-state buffer \"ram_ctrl_data\[13\]~13\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[14\]~14 " "Converted tri-state buffer \"ram_ctrl_data\[14\]~14\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[15\]~15 " "Converted tri-state buffer \"ram_ctrl_data\[15\]~15\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[16\]~16 " "Converted tri-state buffer \"ram_ctrl_data\[16\]~16\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[17\]~17 " "Converted tri-state buffer \"ram_ctrl_data\[17\]~17\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[18\]~18 " "Converted tri-state buffer \"ram_ctrl_data\[18\]~18\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[19\]~19 " "Converted tri-state buffer \"ram_ctrl_data\[19\]~19\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[20\]~20 " "Converted tri-state buffer \"ram_ctrl_data\[20\]~20\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[21\]~21 " "Converted tri-state buffer \"ram_ctrl_data\[21\]~21\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[22\]~22 " "Converted tri-state buffer \"ram_ctrl_data\[22\]~22\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[23\]~23 " "Converted tri-state buffer \"ram_ctrl_data\[23\]~23\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[24\]~24 " "Converted tri-state buffer \"ram_ctrl_data\[24\]~24\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[25\]~25 " "Converted tri-state buffer \"ram_ctrl_data\[25\]~25\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[26\]~26 " "Converted tri-state buffer \"ram_ctrl_data\[26\]~26\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[27\]~27 " "Converted tri-state buffer \"ram_ctrl_data\[27\]~27\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[28\]~28 " "Converted tri-state buffer \"ram_ctrl_data\[28\]~28\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[29\]~29 " "Converted tri-state buffer \"ram_ctrl_data\[29\]~29\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[30\]~30 " "Converted tri-state buffer \"ram_ctrl_data\[30\]~30\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_ctrl_data\[31\]~31 " "Converted tri-state buffer \"ram_ctrl_data\[31\]~31\" feeding internal logic into a wire" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730830166315 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1730830166315 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Servo:servo_pwm\|sine_rom:SINE_ROM\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Servo:servo_pwm\|sine_rom:SINE_ROM\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830166639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830166639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830166639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830166639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830166639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830166639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE projekt2.Top_design0.rtl.mif " "Parameter INIT_FILE set to projekt2.Top_design0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730830166639 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830166639 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1730830166639 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segmentdriver:segment_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segmentdriver:segment_driver\|Div1\"" {  } { { "segmentdriver.vhd" "Div1" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830166640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "segmentdriver:segment_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"segmentdriver:segment_driver\|Div0\"" {  } { { "segmentdriver.vhd" "Div0" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830166640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Div0\"" {  } { { "Distance_Calculation.vhd" "Div0" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830166640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|Div1\"" {  } { { "Distance_Calculation.vhd" "Div1" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830166640 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "segmentdriver:segment_driver\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"segmentdriver:segment_driver\|Mult0\"" {  } { { "segmentdriver.vhd" "Mult0" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830166640 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Servo:servo_pwm\|pwm:SERVO\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Servo:servo_pwm\|pwm:SERVO\|Mult0\"" {  } { { "pwm.vhd" "Mult0" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 84 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830166640 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1730830166640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Servo:servo_pwm\|sine_rom:SINE_ROM\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|sine_rom:SINE_ROM\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Servo:servo_pwm\|sine_rom:SINE_ROM\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"Servo:servo_pwm\|sine_rom:SINE_ROM\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE projekt2.Top_design0.rtl.mif " "Parameter \"INIT_FILE\" = \"projekt2.Top_design0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166706 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830166706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvv " "Found entity 1: altsyncram_kvv" {  } { { "db/altsyncram_kvv.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/altsyncram_kvv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830166758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segmentdriver:segment_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_divide:Div1\"" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830166795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segmentdriver:segment_driver\|lpm_divide:Div1 " "Instantiated megafunction \"segmentdriver:segment_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830166795 ""}  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830166795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_o0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830166848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830166867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830166892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830166945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830166993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830166993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830167011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830167011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_abs_h0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830167029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830167029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segmentdriver:segment_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_divide:Div0\"" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segmentdriver:segment_driver\|lpm_divide:Div0 " "Instantiated megafunction \"segmentdriver:segment_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167039 ""}  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830167039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830167093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830167093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830167118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830167118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830167151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830167151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div0\"" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div0 " "Instantiated megafunction \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167166 ""}  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830167166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830167226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830167226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830167243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830167243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830167281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830167281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\"" {  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1 " "Instantiated megafunction \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167296 ""}  } { { "Distance_Calculation.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830167296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "segmentdriver:segment_driver\|lpm_mult:Mult0 " "Instantiated megafunction \"segmentdriver:segment_driver\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167336 ""}  } { { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830167336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167383 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167407 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "segmentdriver:segment_driver\|lpm_mult:Mult0\|altshift:external_latency_ffs segmentdriver:segment_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"segmentdriver:segment_driver\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "segmentdriver.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Instantiated megafunction \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730830167435 ""}  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730830167435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167439 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167441 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730830167524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830167524 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|altshift:external_latency_ffs Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Servo:servo_pwm\|pwm:SERVO\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830167528 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "11 " "Ignored 11 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1730830167954 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1730830167954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[8\] " "Latch ram_ctrl_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_req " "Latch ram_ctrl_req has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[0\] " "Latch ram_ctrl_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[9\] " "Latch ram_ctrl_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[1\] " "Latch ram_ctrl_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[10\] " "Latch ram_ctrl_addr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[2\] " "Latch ram_ctrl_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[11\] " "Latch ram_ctrl_addr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[3\] " "Latch ram_ctrl_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[12\] " "Latch ram_ctrl_addr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[4\] " "Latch ram_ctrl_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[13\] " "Latch ram_ctrl_addr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[5\] " "Latch ram_ctrl_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167960 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[14\] " "Latch ram_ctrl_addr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167961 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[6\] " "Latch ram_ctrl_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167961 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[15\] " "Latch ram_ctrl_addr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167961 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[7\] " "Latch ram_ctrl_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167961 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[16\] " "Latch ram_ctrl_addr\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167961 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[17\] " "Latch ram_ctrl_addr\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167961 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[18\] " "Latch ram_ctrl_addr\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167961 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[19\] " "Latch ram_ctrl_addr\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167961 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[20\] " "Latch ram_ctrl_addr\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167961 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_addr\[21\] " "Latch ram_ctrl_addr\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167961 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_ctrl_we " "Latch ram_ctrl_we has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.WRITING_CMD " "Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730830167961 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730830167961 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SDRAM.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/SDRAM.vhd" 287 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1730830167965 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1730830167965 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[0\] GND " "Pin \"dram_dqm\[0\]\" is stuck at GND" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730830168325 "|Top_design|dram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_dqm\[1\] GND " "Pin \"dram_dqm\[1\]\" is stuck at GND" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730830168325 "|Top_design|dram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_clk GND " "Pin \"dram_clk\" is stuck at GND" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730830168325 "|Top_design|dram_clk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730830168325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730830168418 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730830169130 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830169143 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830169143 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830169143 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830169143 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830169143 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830169143 ""} { "Info" "ISCL_SCL_CELL_NAME" "Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~14 " "Logic cell \"Range_Sensor:rangesensor\|Distance_calculator:Pulse_width\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~14" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1730830169143 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1730830169143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730830169410 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730830169410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1521 " "Implemented 1521 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730830169571 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730830169571 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1730830169571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1453 " "Implemented 1453 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730830169571 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730830169571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730830169571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730830169605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:09:29 2024 " "Processing ended: Tue Nov  5 19:09:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730830169605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730830169605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730830169605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730830169605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1730830170915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730830170916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:09:30 2024 " "Processing started: Tue Nov  5 19:09:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730830170916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730830170916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projekt2 -c projekt2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projekt2 -c projekt2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730830170916 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1730830171047 ""}
{ "Info" "0" "" "Project  = projekt2" {  } {  } 0 0 "Project  = projekt2" 0 0 "Fitter" 0 0 1730830171047 ""}
{ "Info" "0" "" "Revision = projekt2" {  } {  } 0 0 "Revision = projekt2" 0 0 "Fitter" 0 0 1730830171047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1730830171140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1730830171141 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projekt2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"projekt2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730830171156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730830171200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730830171200 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730830171345 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730830171351 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730830171508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730830171508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730830171508 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730830171508 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 3228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730830171512 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 3230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730830171512 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 3232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730830171512 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 3234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730830171512 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730830171512 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1730830171512 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1730830171515 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1730830171533 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "The Timing Analyzer is analyzing 47 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1730830172059 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projekt2.sdc " "Synopsys Design Constraints File file not found: 'projekt2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730830172060 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730830172061 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1730830172074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1730830172075 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1730830172076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730830172176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_state.WRITING_ACK " "Destination node main_state.WRITING_ACK" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_state.WRITING_CMD " "Destination node main_state.WRITING_CMD" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172176 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_state.READING_BUTTON_RST " "Destination node main_state.READING_BUTTON_RST" {  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 185 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172176 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1730830172176 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 3221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730830172176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_ctrl_we~0  " "Automatically promoted node ram_ctrl_we~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730830172177 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 2643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730830172177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]  " "Automatically promoted node segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]~43 " "Destination node segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]~43" {  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 1900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172177 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1730830172177 ""}  } { { "clock_divider.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730830172177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Servo:servo_pwm\|pwm:SERVO\|pwm " "Destination node Servo:servo_pwm\|pwm:SERVO\|pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[16\] " "Destination node Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[16\]" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[15\] " "Destination node Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[15\]" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[14\] " "Destination node Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[14\]" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[13\] " "Destination node Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[13\]" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[12\] " "Destination node Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[12\]" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[11\] " "Destination node Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[11\]" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[10\] " "Destination node Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[10\]" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[9\] " "Destination node Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[9\]" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[8\] " "Destination node Servo:servo_pwm\|pwm:SERVO\|duty_cycle\[8\]" {  } { { "pwm.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730830172177 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1730830172177 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1730830172177 ""}  } { { "Top_design.vhd" "" { Text "C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 0 { 0 ""} 0 3222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730830172177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730830172465 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730830172466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730830172467 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730830172469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730830172471 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730830172474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730830172474 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730830172475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730830172542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1730830172543 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730830172543 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730830172603 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1730830172609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730830173157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730830173514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730830173536 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730830176590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730830176591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730830176996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/damia/OneDrive/Desktop/projek FPGAt/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1730830178116 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730830178116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1730830179793 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730830179793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730830179797 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.28 " "Total time spent on timing analysis during the Fitter is 1.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1730830179923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730830179938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730830180167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730830180167 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730830180471 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730830181353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/damia/OneDrive/Desktop/projek FPGAt/output_files/projekt2.fit.smsg " "Generated suppressed messages file C:/Users/damia/OneDrive/Desktop/projek FPGAt/output_files/projekt2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730830181663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5820 " "Peak virtual memory: 5820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730830182171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:09:42 2024 " "Processing ended: Tue Nov  5 19:09:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730830182171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730830182171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730830182171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730830182171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1730830183310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730830183310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:09:43 2024 " "Processing started: Tue Nov  5 19:09:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730830183311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1730830183310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projekt2 -c projekt2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projekt2 -c projekt2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1730830183311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1730830183714 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1730830184002 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1730830184024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730830184195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:09:44 2024 " "Processing ended: Tue Nov  5 19:09:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730830184195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730830184195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730830184195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1730830184195 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1730830184873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1730830185513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730830185513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:09:45 2024 " "Processing started: Tue Nov  5 19:09:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730830185513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730830185513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projekt2 -c projekt2 " "Command: quartus_sta projekt2 -c projekt2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730830185514 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730830185654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730830185857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730830185858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830185902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830185902 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "The Timing Analyzer is analyzing 47 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1730830186055 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projekt2.sdc " "Synopsys Design Constraints File file not found: 'projekt2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730830186093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830186093 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730830186103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main_state.READING main_state.READING " "create_clock -period 1.000 -name main_state.READING main_state.READING" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730830186103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pulse pulse " "create_clock -period 1.000 -name pulse pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730830186103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] " "create_clock -period 1.000 -name segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730830186103 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730830186103 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730830186117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730830186118 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730830186120 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730830186135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730830186207 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730830186207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -57.242 " "Worst-case setup slack is -57.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -57.242            -439.702 pulse  " "  -57.242            -439.702 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.202            -175.289 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]  " "  -44.202            -175.289 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.740           -1468.659 clk  " "   -7.740           -1468.659 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.116             -55.734 main_state.READING  " "   -2.116             -55.734 main_state.READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830186211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 main_state.READING  " "    0.081               0.000 main_state.READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 clk  " "    0.445               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]  " "    0.453               0.000 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.150               0.000 pulse  " "    6.150               0.000 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830186222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730830186230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730830186237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -483.528 clk  " "   -3.201            -483.528 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.383 pulse  " "   -3.000             -16.383 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]  " "   -1.487             -14.870 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 main_state.READING  " "    0.402               0.000 main_state.READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830186244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830186244 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730830186688 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730830186714 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730830187064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730830187197 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730830187211 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730830187211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -52.359 " "Worst-case setup slack is -52.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -52.359            -402.047 pulse  " "  -52.359            -402.047 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.277            -159.239 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]  " "  -40.277            -159.239 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.087           -1350.728 clk  " "   -7.087           -1350.728 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.128             -58.534 main_state.READING  " "   -2.128             -58.534 main_state.READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830187216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 main_state.READING  " "    0.188               0.000 main_state.READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 clk  " "    0.397               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]  " "    0.402               0.000 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.596               0.000 pulse  " "    5.596               0.000 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830187226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730830187235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730830187241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -483.528 clk  " "   -3.201            -483.528 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.383 pulse  " "   -3.000             -16.383 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]  " "   -1.487             -14.870 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 main_state.READING  " "    0.199               0.000 main_state.READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830187248 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730830187646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730830187768 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730830187772 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730830187772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.844 " "Worst-case setup slack is -23.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.844            -182.419 pulse  " "  -23.844            -182.419 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.218             -75.367 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]  " "  -19.218             -75.367 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.583            -441.620 clk  " "   -2.583            -441.620 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.581             -10.469 main_state.READING  " "   -0.581             -10.469 main_state.READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830187780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 main_state.READING  " "    0.163               0.000 main_state.READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk  " "    0.185               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]  " "    0.187               0.000 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.422               0.000 pulse  " "    2.422               0.000 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830187792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730830187800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730830187806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -346.440 clk  " "   -3.000            -346.440 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.676 pulse  " "   -3.000             -13.676 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\]  " "   -1.000             -10.000 segmentdriver:segment_driver\|clock_divider:uut1\|count\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 main_state.READING  " "    0.323               0.000 main_state.READING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730830187814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730830187814 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730830188613 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730830188614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730830188739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:09:48 2024 " "Processing ended: Tue Nov  5 19:09:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730830188739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730830188739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730830188739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730830188739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1730830189970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730830189971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:09:49 2024 " "Processing started: Tue Nov  5 19:09:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730830189971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730830189971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projekt2 -c projekt2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projekt2 -c projekt2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730830189971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1730830190640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projekt2_8_1200mv_85c_slow.vho C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/ simulation " "Generated file projekt2_8_1200mv_85c_slow.vho in folder \"C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730830190970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projekt2_8_1200mv_0c_slow.vho C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/ simulation " "Generated file projekt2_8_1200mv_0c_slow.vho in folder \"C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730830191128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projekt2_min_1200mv_0c_fast.vho C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/ simulation " "Generated file projekt2_min_1200mv_0c_fast.vho in folder \"C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730830191274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projekt2.vho C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/ simulation " "Generated file projekt2.vho in folder \"C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730830191421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projekt2_8_1200mv_85c_vhd_slow.sdo C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/ simulation " "Generated file projekt2_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730830191539 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projekt2_8_1200mv_0c_vhd_slow.sdo C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/ simulation " "Generated file projekt2_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730830191669 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projekt2_min_1200mv_0c_vhd_fast.sdo C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/ simulation " "Generated file projekt2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730830191787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projekt2_vhd.sdo C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/ simulation " "Generated file projekt2_vhd.sdo in folder \"C:/Users/damia/OneDrive/Desktop/projek FPGAt/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730830191916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730830191978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:09:51 2024 " "Processing ended: Tue Nov  5 19:09:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730830191978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730830191978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730830191978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730830191978 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Quartus Prime Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730830192695 ""}
