Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Feb 23 17:01:25 2022
| Host         : space-orca running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file GPP_Circuit_control_sets_placed.rpt
| Design       : GPP_Circuit
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              28 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                Enable Signal                |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  sseg_mux_mpp/p_0_in |                                             |                                                    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG       | PushButton_Debouncer_MPP_Circuit/sw_in      |                                                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG       | MPP_Circuit/Control_ALU_MPP/reg_4b/write[0] |                                                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG       | MPP_Circuit/Control_ALU_MPP/reg_4b/write[1] |                                                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG       | MPP_Circuit/Control_ALU_MPP/reg_4b/write[2] |                                                    |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG       |                                             | PushButton_Debouncer_MPP_Circuit/PB_cnt[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG       |                                             |                                                    |                7 |             21 |         3.00 |
+----------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


