Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.14-s108_1, built Tue Jul 07 08:22:44 PDT 2020
Options: -no_gui 
Date:    Fri Dec 06 12:24:39 2024
Host:    fatima.novalocal (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (1core*4cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 16384KB) (16265948KB)
PID:     11071
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (10 seconds elapsed).

WARNING: This version of the tool is 1612 days old.
@genus:root: 1> source synth.tcl
Sourcing './synth.tcl' (Fri Dec 06 12:25:26 WET 2024)...
#@ Begin verbose source synth.tcl
@file(synth.tcl) 1: source ./synth_initial.tcl
Sourcing './synth_initial.tcl' (Fri Dec 06 12:25:26 WET 2024)...
#@ Begin verbose source synth_initial.tcl
@file(synth_initial.tcl) 4: set DIG_DIR "~/DIGITAL"
@file(synth_initial.tcl) 5: set RTL_DIR "$DIG_DIR/SIMULATION/BATCHARGER/src"
@file(synth_initial.tcl) 6: set LIB_DIR "/opt/ic_tools/pdk/faraday/umc130/HS/fsc0h_d/2009Q1v3.0/GENERIC_CORE/FrontEnd/synopsys"
@file(synth_initial.tcl) 7: set script_dir "$DIG_DIR/SYNTHESIS_SCAN/BATCHARGER"
@file(synth_initial.tcl) 9: set_db init_lib_search_path $LIB_DIR
  Setting attribute of root '/': 'init_lib_search_path' = /opt/ic_tools/pdk/faraday/umc130/HS/fsc0h_d/2009Q1v3.0/GENERIC_CORE/FrontEnd/synopsys
@file(synth_initial.tcl) 10: set_db init_hdl_search_path $RTL_DIR 
  Setting attribute of root '/': 'init_hdl_search_path' = ~/DIGITAL/SIMULATION/BATCHARGER/src
@file(synth_initial.tcl) 15: read_libs fsc0h_d_generic_core_ss1p08v125c.lib 

Threads Configured:3

  Message Summary for Library fsc0h_d_generic_core_ss1p08v125c.lib:
  *****************************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *****************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'fsc0h_d_generic_core_ss1p08v125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTHD' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTHD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CKLDHD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CKLDHD' must have an output pin.
@file(synth_initial.tcl) 17: read_hdl -v2001 BATCHARGER_controller.v
@file(synth_initial.tcl) 22: elaborate
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_E_H50' between pins 'CKB' and 'E' in libcell 'GCBETCHD' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_E_H50' between pins 'CKB' and 'E' in libcell 'GCBETEHD' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_E_H50' between pins 'CKB' and 'E' in libcell 'GCBETHHD' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_E_H50' between pins 'CKB' and 'E' in libcell 'GCBETKHD' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'GCKETCHD' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'GCKETEHD' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'GCKETHHD' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'GCKETKHD' is a sequential timing arc.
  Library has 280 usable logic and 110 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'BATCHARGER_controller' from file './BATCHARGER_controller.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'BATCHARGER_controller' with default parameters value.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'timeout' in module 'BATCHARGER_controller' in file './BATCHARGER_controller.v' on line 50.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'timeout' in module 'BATCHARGER_controller' in file './BATCHARGER_controller.v' on line 114.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'so' in module 'BATCHARGER_controller' in file './BATCHARGER_controller.v' on line 36, column 1, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'cc' in module 'BATCHARGER_controller'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'tc' in module 'BATCHARGER_controller'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'cv' in module 'BATCHARGER_controller'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'imonen' in module 'BATCHARGER_controller'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'vmonen' in module 'BATCHARGER_controller'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'BATCHARGER_controller'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(synth_initial.tcl) 29: create_clock -name clk -period 10 [get_ports clk]
@file(synth_initial.tcl) 36: set_db [get_db ports count[*]] .external_wire_cap 500 
@file(synth_initial.tcl) 43: source ${script_dir}/dft_setup.tcl
Sourcing '~/DIGITAL/SYNTHESIS_SCAN/BATCHARGER/dft_setup.tcl' (Fri Dec 06 12:25:29 WET 2024)...
#@ Begin verbose source ~/DIGITAL/SYNTHESIS_SCAN/BATCHARGER/dft_setup.tcl
@file(dft_setup.tcl) 6:   define_dft shift_enable -lec_value 0 -active high -name se se
@file(dft_setup.tcl) 19:   check_dft_rules
  Checking DFT rules for 'BATCHARGER_controller' module under 'muxed_scan' style

Detected 0 DFT rule violation(s)
	Summary of check_dft_rules
	**************************
	Number of usable scan cells: 46
Clock Rule Violations:
---------------------
	  Internally driven clock net: 0
	      Tied constant clock net: 0
	           Undriven clock net: 0
	Conflicting async & clock net: 0
	              Misc. clock net: 0

Async. set/reset Rule Violations:
--------------------------------
	Internally driven async net: 0
	      Tied active async net: 0
	         Undriven async net: 0
	            Misc. async net: 0

   Total number of DFT violations: 0

  Total number of Test Clock Domains: 1
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules:  19
  Percentage of total registers that are scannable: 100%
@file(dft_setup.tcl) 26:   define_dft scan_chain -sdi si -sdo so -shift_enable se -domain clk -edge rise -non_shared_output
@file(dft_setup.tcl) 31:   check_dft_rules
  Checking DFT rules for 'BATCHARGER_controller' module under 'muxed_scan' style

Detected 0 DFT rule violation(s)
	Summary of check_dft_rules
	**************************
	Number of usable scan cells: 46
Clock Rule Violations:
---------------------
	  Internally driven clock net: 0
	      Tied constant clock net: 0
	           Undriven clock net: 0
	Conflicting async & clock net: 0
	              Misc. clock net: 0

Async. set/reset Rule Violations:
--------------------------------
	Internally driven async net: 0
	      Tied active async net: 0
	         Undriven async net: 0
	            Misc. async net: 0

   Total number of DFT violations: 0

  Total number of Test Clock Domains: 1
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules:  19
  Percentage of total registers that are scannable: 100%
#@ End verbose source ~/DIGITAL/SYNTHESIS_SCAN/BATCHARGER/dft_setup.tcl
@file(synth_initial.tcl) 44: syn_generic
Info    : Pin/ port would be skipped from undriven handling (controlled by root attribute "hdl_unconnected_value"). [ELABUTL-135]
        : Port 'so' in module 'BATCHARGER_controller'
## library domain: _default_ typical gate delay: 100.8 ps std_slew: 29.5 ps std_load: 3.4 fF
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'BATCHARGER_controller' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:30 (Dec06) |  453.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Processing pre-genopt PAS flow...
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: BATCHARGER_controller, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: BATCHARGER_controller, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: BATCHARGER_controller, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'BATCHARGER_controller'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'BATCHARGER_controller'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_37'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_37'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_38'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_38'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_39'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_39'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in BATCHARGER_controller':
	  (lt_100_45, gt_77_18)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in BATCHARGER_controller':
	  (lt_100_45, gt_77_18)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in BATCHARGER_controller':
	  (lt_100_45, gt_77_18)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in BATCHARGER_controller':
	  (lt_100_45, gt_77_18)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c5 in BATCHARGER_controller':
	  (lt_100_45, gt_77_18)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'BATCHARGER_controller'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: BATCHARGER_controller, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cc_reg78'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'cv_reg80'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'imonen_reg81'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'tc_reg79'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'vmonen_reg82'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'tmonen_reg'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: BATCHARGER_controller, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.018s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                        Message Text                                                         |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372    |Info    |   23 |Bitwidth mismatch in assignment.                                                                                             |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit          |
|             |        |      | assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum           |
|             |        |      | declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any  |
|             |        |      | bitwidth mismatch that appears in this implicit assignment.                                                                 |
| CDFG-500    |Info    |    3 |Unused module input port.                                                                                                    |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for |
|             |        |      | decision statements.                                                                                                        |
| CDFG-501    |Info    |    2 |Unused module inout port.                                                                                                    |
|             |        |      |The value of the inout port is not used within the design.                                                                   |
| CDFG-508    |Warning |    2 |Removing unused register.                                                                                                    |
|             |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the  |
|             |        |      | hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                                                 |
| CDFG-738    |Info    |    1 |Common subexpression eliminated.                                                                                             |
| CDFG-739    |Info    |    1 |Common subexpression kept.                                                                                                   |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                        |
| CDFG2G-616  |Info    |   11 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                             |
|             |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                    |
|             |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI)           |
|             |        |      | or 'set_db hdl_latch_keep_feedback true'(CUI)                                                                               |
|             |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                       |
| CDFG2G-622  |Warning |    5 |Signal or variable has multiple drivers.                                                                                     |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                           |
| CWD-19      |Info    |   49 |An implementation was inferred.                                                                                              |
| DFT-100     |Info    |    7 |Added DFT object.                                                                                                            |
| DFT-102     |Info    |    2 |Removed DFT object.                                                                                                          |
| DFT-151     |Info    |    1 |Added scan chain.                                                                                                            |
| DFT-276     |Info    |    1 |Test clock defined during DFT constant propagation.                                                                          |
|             |        |      |A test clock is auto-defined when the signal controls the enable port of a latch that is fed by a constant.  To prevent      |
|             |        |      | auto-identification, define this port as a test signal before running this command OR set the design level attribute        |
|             |        |      | 'dft_identify_top_level_test_clocks' to false. The later will prevent any test_clock identification and so may not be the   |
|             |        |      | best choice.                                                                                                                |
| DFT-303     |Info    |    1 |Auto detection of Async control signal. By default, all Async set and reset control signals of flops are identified          |
|             |        |      | automatically and an automatically generated test signal is added to the DFT setup, if no test signal is defined for them,  |
|             |        |      | yet.                                                                                                                        |
|             |        |      |If you do not want Async set and reset signals to be defined as test signals automatically, set the attribute                |
|             |        |      | dft_identify_test_signals to false.                                                                                         |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                   |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                              |
| DPOPT-3     |Info    |    4 |Implementing datapath configurations.                                                                                        |
| DPOPT-4     |Info    |    4 |Done implementing datapath configurations.                                                                                   |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                     |
| ELABUTL-123 |Warning |    1 |Undriven module output port.                                                                                                 |
| ELABUTL-135 |Info    |    1 |Pin/ port would be skipped from undriven handling (controlled by root attribute "hdl_unconnected_value").                    |
| GB-6        |Info    |    3 |A datapath component has been ungrouped.                                                                                     |
| GLO-14      |Info    |    5 |Replacing a latch with a logic constant 0.                                                                                   |
|             |        |      |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                             |
| GLO-15      |Info    |    1 |Replacing a latch with a logic constant 1.                                                                                   |
|             |        |      |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                             |
| GLO-34      |Info    |    1 |Deleting instances not driving any primary outputs.                                                                          |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance     |
|             |        |      | does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level'  |
|             |        |      | attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete      |
|             |        |      | list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve'       |
|             |        |      | instance attribute to 'true'.                                                                                               |
| LBR-9       |Warning |    4 |Library cell has no output pins defined.                                                                                     |
|             |        |      |Add the missing output pin(s)                                                                                                |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the  |
|             |        |      | cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the       |
|             |        |      | attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be |
|             |        |      | picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be:      |
|             |        |      | 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins.   |
|             |        |      | Genus will depend upon the output function defined in the pin group (output pin)                                            |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                          |
| LBR-40      |Info    |    1 |An unsupported construct was detected in this library.                                                                       |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.            |
| LBR-41      |Info    |    1 |An output library pin lacks a function attribute.                                                                            |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model              |
|             |        |      | (because one of its outputs does not have a valid function.                                                                 |
| LBR-76      |Warning |    8 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell   |
|             |        |      | for technology mapping. The tool will treat it as unusable.                                                                 |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined           |
|             |        |      | correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.            |
| LBR-155     |Info    |   89 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                     |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                              |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                   |
| LBR-162     |Info    |   89 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                      |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                     |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                         |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source             |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                 |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin definition.                                                                   |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                 |
| RTLOPT-30   |Info    |    5 |Accepted resource sharing opportunity.                                                                                       |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                |
| TUI-31      |Warning |    1 |Obsolete command.                                                                                                            |
|             |        |      |This command is no longer supported.                                                                                         |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Processing post-genopt PAS flow...
Mapper: Libraries have:
	domain _default_: 280 combo usable cells and 110 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                       Message Text                        |
--------------------------------------------------------------------------------------
| GB-6   |Info    |    9 |A datapath component has been ungrouped.                   |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.     |
|        |        |      |The requested number of cpus are not available on machine. |
--------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   295 ps
Target path end-point (Pin: tpreset_reg[15]/d)


State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                    19        5        100.0
Excluded from State Retention      19        5        100.0
    - Will not convert             19        5        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded      19        5        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 5, CPU_Time 4.821090999999999
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:30 (Dec06) |  453.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:04(00:00:05) | 100.0(100.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:30 (Dec06) |  453.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:04(00:00:05) | 100.0(100.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      1125     10885       453
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       448      4826       474
##>G:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'BATCHARGER_controller' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(synth_initial.tcl) 45: syn_map
## library domain: _default_ typical gate delay: 100.8 ps std_slew: 29.5 ps std_load: 3.4 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'BATCHARGER_controller' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 280 combo usable cells and 110 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:30 (Dec06) |  453.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:04(00:00:05) | 100.0(100.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:30 (Dec06) |  453.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:04(00:00:05) | 100.0(100.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 280 combo usable cells and 110 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   295 ps
Target path end-point (Pin: current_state_reg[0]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 2839        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               295     7052             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   196 ps
Target path end-point (Pin: tpreset_reg[15]/D (QDFZRBEHD/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                       Message Text                        |
----------------------------------------------------------------------------------------
| PA-7     |Info    |    4 |Resetting power analysis results.                          |
|          |        |      |All computed switching activities are removed.             |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.               |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.     |
|          |        |      |The requested number of cpus are not available on machine. |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                         |
| SYNTH-4  |Info    |    1 |Mapping.                                                   |
----------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                2639        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               196     7076             10000 

 
Scan synthesis status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 scan_map                   2639        0 

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                    19        5        100.0
Excluded from State Retention      19        5        100.0
    - Will not convert             19        5        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded      19        5        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 3.4056890000000024
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:30 (Dec06) |  453.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:04(00:00:05) |  58.6( 55.6) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:53) |  00:00:03(00:00:04) |  41.4( 44.4) |   12:25:39 (Dec06) |  474.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/BATCHARGER_controller/fv_map.fv.json' for netlist 'fv/BATCHARGER_controller/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/BATCHARGER_controller/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 3, CPU_Time 3.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:30 (Dec06) |  453.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:04(00:00:05) |  42.9( 41.7) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:53) |  00:00:03(00:00:04) |  30.3( 33.3) |   12:25:39 (Dec06) |  474.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) |  00:00:03(00:00:03) |  26.7( 25.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -4.000000000559112e-6
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:30 (Dec06) |  453.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:04(00:00:05) |  42.9( 41.7) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:53) |  00:00:03(00:00:04) |  30.3( 33.3) |   12:25:39 (Dec06) |  474.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) |  00:00:03(00:00:03) |  26.7( 25.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) | -01:59:56(00:00:00) |  -0.0(  0.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:BATCHARGER_controller ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:30 (Dec06) |  453.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:04(00:00:05) |  42.9( 41.7) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:53) |  00:00:03(00:00:04) |  30.3( 33.3) |   12:25:39 (Dec06) |  474.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) |  00:00:03(00:00:03) |  26.7( 25.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) | -01:59:56(00:00:00) |  -0.0(  0.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  2591        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 2591        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   2591        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0002880000000011762
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:30 (Dec06) |  453.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:04(00:00:05) |  42.9( 41.7) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:53) |  00:00:03(00:00:04) |  30.3( 33.3) |   12:25:39 (Dec06) |  474.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) |  00:00:03(00:00:03) |  26.7( 25.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) | -01:59:56(00:00:00) |  -0.0(  0.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) |  00:00:00(00:00:00) |  -0.0(  0.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:30 (Dec06) |  453.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:04(00:00:05) |  42.9( 41.7) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:49) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:35 (Dec06) |  474.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:53) |  00:00:03(00:00:04) |  30.3( 33.3) |   12:25:39 (Dec06) |  474.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) |  00:00:03(00:00:03) |  26.7( 25.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) | -01:59:56(00:00:00) |  -0.0(  0.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) |  00:00:00(00:00:00) |  -0.0(  0.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:25:42 (Dec06) |  466.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       448      4826       474
##>M:Pre Cleanup                        0         -         -       448      4826       474
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      3         -         -       273      2590       466
##>M:Const Prop                         0      7045         0       273      2590       466
##>M:Cleanup                            0      7045         0       273      2590       466
##>M:MBCI                               0         -         -       273      2590       466
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'BATCHARGER_controller'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(synth_initial.tcl) 51: connect_scan_chain -preview
  Starting DFT Scan Configuration for module 'BATCHARGER_controller' in 'normal' mode, with physical flow OFF 
  Configuring 1 chains for 19 scan f/f 
  Configured 1 chains for Domain: 'clk', edge: 'rising'
  	 DFT_chain_1 (si -> so) has 19 registers; Domain:clk, edge: rising
Processing 1 scan chains in 'muxed_scan' style.
Default shift enable signal is 'se': 'port:BATCHARGER_controller/se' active high.
@file(synth_initial.tcl) 53: connect_scan_chain
  Starting DFT Scan Configuration for module 'BATCHARGER_controller' in 'normal' mode, with physical flow OFF 
  Configuring 1 chains for 19 scan f/f 
  Configured 1 chains for Domain: 'clk', edge: 'rising'
  	 DFT_chain_1 (si -> so) has 19 registers; Domain:clk, edge: rising
  Processing 1 scan chains in 'muxed_scan' style.
  Default shift enable signal is 'se': 'port:BATCHARGER_controller/se' active high.
Mapping DFT logic introduced by scan chain connection...

Mapping DFT logic done.
@file(synth_initial.tcl) 55: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'BATCHARGER_controller' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  2591        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                 2591        0         0         0        0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  2591        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 2591        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   2591        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2591        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  2591        0         0         0        0        0
 merge_bi                   2587        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         1  (        1 /        1 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         2  (        0 /        0 )  0.00
       gate_comp         2  (        0 /        0 )  0.04
       gcomp_mog         5  (        0 /        0 )  0.05
       glob_area        17  (        0 /       17 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 2587        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   2587        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2587        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  2587        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         2  (        0 /        0 )  0.00
       gate_comp         2  (        0 /        0 )  0.07
       gcomp_mog         5  (        0 /        0 )  0.06
       glob_area        17  (        0 /       17 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 2587        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   2587        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                      Message Text                       |
-------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                            |
| CFM-5   |Info    |    1 |Wrote formal verification information.                   |
| CFM-212 |Info    |    1 |Forcing flat compare.                                    |
| DFT-100 |Info    |    2 |Added DFT object.                                        |
| PA-7    |Info    |    4 |Resetting power analysis results.                        |
|         |        |      |All computed switching activities are removed.           |
| SYNTH-5 |Info    |    1 |Done mapping.                                            |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                |
| TUI-32  |Warning |    1 |This attribute will be obsolete in a next major release. |
-------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'BATCHARGER_controller'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(synth_initial.tcl) 60: file mkdir synthDb
@file(synth_initial.tcl) 62: write_scandef > synthDb/final.scan.def
@file(synth_initial.tcl) 68: write_dft_atpg -tcl -library ../../SIMULATION/verilog_libs/fsc0h_d_generic_core_21.lib.src -directory ./atpg_scripts
Warning : Potential error generating clock gating report. [RPT_CG-12]
        : 'lp_insert_clock_gating' root attribute is set to 'false'.
        : The 'report clock_gating' command depends on the 'lp_insert_clock_gating' attribute.  Set it to 'true' before calling this command.


----------------------------------------------------------------------------
Modus scripts for ATPG have been written 
 for fullscan mode to directory './atpg_scripts'.
To generate the ATPG test vectors in fullscan mode :
.... Invoke the script from OS command line as 'modus -file ./atpg_scripts/runmodus.atpg.tcl'.
To simulate the ATPG generated test vectors in FULLSCAN mode:
.... Invoke the script from OS command line as './atpg_scripts/run_fullscan_sim'.
------------------------------------------------------------------------
#@ End verbose source synth_initial.tcl
@file(synth.tcl) 2: source ./synth_final.tcl
Sourcing './synth_final.tcl' (Fri Dec 06 12:25:43 WET 2024)...
#@ Begin verbose source synth_final.tcl
@file(synth_final.tcl) 4: set OUT_DIR "./"
@file(synth_final.tcl) 9: report_timing > $OUT_DIR/timing_report
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'BATCHARGER_controller'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(synth_final.tcl) 10: report_power > $OUT_DIR/power_report
Warning: Library 'fsc0h_d_generic_core_ss1p08v125c' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'fsc0h_d_generic_core_ss1p08v125c' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : BATCHARGER_controller
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=9, Warn=2, Error=0, Fatal=0
Output file: .//power_report
@file(synth_final.tcl) 15: write_hdl -language v2001 > $OUT_DIR/BATCHARGER_controller_synth.v
@file(synth_final.tcl) 16: write_sdc -strict > $OUT_DIR/BATCHARGER_controller_synth.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(synth_final.tcl) 17: write_db $OUT_DIR/BATCHARGER_controller_synth.db
Finished exporting design database to file './BATCHARGER_controller_synth.db' for 'BATCHARGER_controller' (command execution time mm:ss cpu = 00:00, real = 00:01).
#@ End verbose source synth_final.tcl
#@ End verbose source synth.tcl
@genus:root: 2> report_gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.14-s108_1
  Generated on:           Dec 06 2024  12:26:05 pm
  Module:                 BATCHARGER_controller
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                               
   Gate    Instances    Area                 Library               
-------------------------------------------------------------------
AN2B1CHD           6    46.080    fsc0h_d_generic_core_ss1p08v125c 
AN2CHD             1     6.400    fsc0h_d_generic_core_ss1p08v125c 
AN2EHD             4    25.600    fsc0h_d_generic_core_ss1p08v125c 
AN3B2BHD           2    20.480    fsc0h_d_generic_core_ss1p08v125c 
AN4B1BHD           1    11.520    fsc0h_d_generic_core_ss1p08v125c 
AO112EHD           3    34.560    fsc0h_d_generic_core_ss1p08v125c 
AO12CHD            1     8.960    fsc0h_d_generic_core_ss1p08v125c 
AO222CHD           1    15.360    fsc0h_d_generic_core_ss1p08v125c 
AOI112BHD          9    92.160    fsc0h_d_generic_core_ss1p08v125c 
AOI12CHD           4    35.840    fsc0h_d_generic_core_ss1p08v125c 
AOI13BHD           6    61.440    fsc0h_d_generic_core_ss1p08v125c 
AOI222BHD          1    14.080    fsc0h_d_generic_core_ss1p08v125c 
AOI22BHD           8    71.680    fsc0h_d_generic_core_ss1p08v125c 
INVDHD            46   176.640    fsc0h_d_generic_core_ss1p08v125c 
MAO222CHD          7    80.640    fsc0h_d_generic_core_ss1p08v125c 
MAOI1CHD           6    69.120    fsc0h_d_generic_core_ss1p08v125c 
MOAI1CHD           5    57.600    fsc0h_d_generic_core_ss1p08v125c 
ND2CHD            27   138.240    fsc0h_d_generic_core_ss1p08v125c 
ND2DHD             5    25.600    fsc0h_d_generic_core_ss1p08v125c 
ND3CHD             4    30.720    fsc0h_d_generic_core_ss1p08v125c 
NR2BHD            11    56.320    fsc0h_d_generic_core_ss1p08v125c 
NR2CHD             9    46.080    fsc0h_d_generic_core_ss1p08v125c 
NR3BHD             1     7.680    fsc0h_d_generic_core_ss1p08v125c 
OA112CHD           1    11.520    fsc0h_d_generic_core_ss1p08v125c 
OA112EHD           8    92.160    fsc0h_d_generic_core_ss1p08v125c 
OA12CHD            1    10.240    fsc0h_d_generic_core_ss1p08v125c 
OA22CHD            2    23.040    fsc0h_d_generic_core_ss1p08v125c 
OAI112BHD         14   125.440    fsc0h_d_generic_core_ss1p08v125c 
OAI12CHD          14   107.520    fsc0h_d_generic_core_ss1p08v125c 
OAI13BHD           1     8.960    fsc0h_d_generic_core_ss1p08v125c 
OAI222BHD          2    28.160    fsc0h_d_generic_core_ss1p08v125c 
OAI22CHD           6    53.760    fsc0h_d_generic_core_ss1p08v125c 
OR2B1CHD          19   121.600    fsc0h_d_generic_core_ss1p08v125c 
OR2CHD             5    32.000    fsc0h_d_generic_core_ss1p08v125c 
OR2EHD             3    19.200    fsc0h_d_generic_core_ss1p08v125c 
OR3B1EHD           1    10.240    fsc0h_d_generic_core_ss1p08v125c 
OR3B2CHD           2    17.920    fsc0h_d_generic_core_ss1p08v125c 
OR3EHD             1     8.960    fsc0h_d_generic_core_ss1p08v125c 
QDBAHEHD           4    81.920    fsc0h_d_generic_core_ss1p08v125c 
QDFZRBEHD         19   680.960    fsc0h_d_generic_core_ss1p08v125c 
QDLAHEHD           1    20.480    fsc0h_d_generic_core_ss1p08v125c 
-------------------------------------------------------------------
total            272  2586.880                                     


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential            24  783.360   30.3 
inverter              46  176.640    6.8 
logic                202 1626.880   62.9 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                272 2586.880  100.0 

@genus:root: 3> report_timing
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'BATCHARGER_controller'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.14-s108_1
  Generated on:           Dec 06 2024  12:27:18 pm
  Module:                 BATCHARGER_controller
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (7045 ps) Setup Check with Pin tpreset_reg[15]/CK->D
          Group: clk
     Startpoint: (R) tpreset_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) tpreset_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     179                  
     Required Time:=    9821                  
      Launch Clock:-       0                  
         Data Path:-    2775                  
             Slack:=    7045                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  tpreset_reg[0]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  tpreset_reg[0]/Q  -       CK->Q R     QDFZRBEHD      5 22.6   241   303     303    (-,-) 
  g4580__8428/O     -       I2->O R     AN2EHD         3 12.3   150   157     460    (-,-) 
  g4563__7482/O     -       I1->O F     ND2CHD         3 12.5   148   104     565    (-,-) 
  g4555__5122/O     -       I2->O R     NR2CHD         3 12.3   339   188     752    (-,-) 
  g4546__6783/O     -       I1->O F     ND2CHD         3 12.3   186   136     888    (-,-) 
  g4543__8428/O     -       I2->O R     NR2CHD         3 11.8   336   193    1081    (-,-) 
  g4540__6260/O     -       I1->O F     ND2CHD         3 12.3   185   135    1217    (-,-) 
  g4537__2398/O     -       I2->O R     NR2CHD         3 11.8   336   193    1410    (-,-) 
  g4534__6417/O     -       I1->O F     ND2CHD         3 12.3   185   135    1545    (-,-) 
  g4531__1666/O     -       I2->O R     NR2CHD         3 11.8   336   193    1738    (-,-) 
  g4528__2883/O     -       I1->O F     ND2CHD         3 12.3   185   135    1873    (-,-) 
  g4525__9315/O     -       I2->O R     NR2CHD         3 11.8   336   193    2066    (-,-) 
  g4522__4733/O     -       I1->O F     ND2CHD         3 12.3   185   135    2201    (-,-) 
  g4519__5115/O     -       I2->O R     NR2CHD         3 11.8   336   193    2394    (-,-) 
  g4516__6131/O     -       I1->O F     ND2CHD         3 12.4   186   136    2530    (-,-) 
  g4513__8246/O     -       B2->O F     MAOI1CHD       1  3.3   108   152    2682    (-,-) 
  g4511__5122/O     -       I2->O R     NR2BHD         1  3.8   183    94    2775    (-,-) 
  tpreset_reg[15]/D <<<     -     R     QDFZRBEHD      1    -     -     0    2775    (-,-) 
#------------------------------------------------------------------------------------------

@genus:root: 4> report_area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.14-s108_1
  Generated on:           Dec 06 2024  12:29:05 pm
  Module:                 BATCHARGER_controller
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Instance       Module  Cell Count  Cell Area  Net Area   Total Area  Wireload     
-----------------------------------------------------------------------------------------
BATCHARGER_controller                272   2586.880     0.000     2586.880     enG5K (S) 

 (S) = wireload was automatically selected
@genus:root: 5> exit
