

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_90_2'
================================================================
* Date:           Thu May 22 16:58:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.573 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       30|       30|  0.300 us|  0.300 us|   29|   29|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_2  |       28|       28|         2|          1|          1|    28|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.57>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [lstm_hls/rnn.cpp:90]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 6 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln90 = store i5 0, i5 %j" [lstm_hls/rnn.cpp:90]   --->   Operation 7 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j" [lstm_hls/rnn.cpp:90]   --->   Operation 9 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.78ns)   --->   "%icmp_ln90 = icmp_eq  i5 %j_2, i5 28" [lstm_hls/rnn.cpp:90]   --->   Operation 10 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln90_1 = add i5 %j_2, i5 1" [lstm_hls/rnn.cpp:90]   --->   Operation 11 'add' 'add_ln90_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc.split, void %for.inc17.preheader.exitStub" [lstm_hls/rnn.cpp:90]   --->   Operation 12 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i5 %j_2" [lstm_hls/rnn.cpp:90]   --->   Operation 13 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln90 = add i10 %zext_ln90_1, i10 %tmp" [lstm_hls/rnn.cpp:90]   --->   Operation 14 'add' 'add_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i10 %add_ln90" [lstm_hls/rnn.cpp:90]   --->   Operation 15 'zext' 'zext_ln90_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln90_2" [lstm_hls/rnn.cpp:90]   --->   Operation 16 'getelementptr' 'input_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%input_load = load i10 %input_addr" [lstm_hls/rnn.cpp:90]   --->   Operation 17 'load' 'input_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln90 = store i5 %add_ln90_1, i5 %j" [lstm_hls/rnn.cpp:90]   --->   Operation 18 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i5 %j_2" [lstm_hls/rnn.cpp:90]   --->   Operation 19 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lstm_hls/rnn.cpp:90]   --->   Operation 20 'specpipeline' 'specpipeline_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28" [lstm_hls/rnn.cpp:90]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [lstm_hls/rnn.cpp:90]   --->   Operation 22 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_load = load i10 %input_addr" [lstm_hls/rnn.cpp:90]   --->   Operation 23 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%vec_i_addr = getelementptr i32 %vec_i, i64 0, i64 %zext_ln90" [lstm_hls/rnn.cpp:90]   --->   Operation 24 'getelementptr' 'vec_i_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln90 = store i32 %input_load, i8 %vec_i_addr" [lstm_hls/rnn.cpp:90]   --->   Operation 25 'store' 'store_ln90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc" [lstm_hls/rnn.cpp:90]   --->   Operation 26 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.573ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln90', lstm_hls/rnn.cpp:90) of constant 0 on local variable 'j', lstm_hls/rnn.cpp:90 [6]  (1.588 ns)
	'load' operation 5 bit ('j', lstm_hls/rnn.cpp:90) on local variable 'j', lstm_hls/rnn.cpp:90 [9]  (0.000 ns)
	'add' operation 10 bit ('add_ln90', lstm_hls/rnn.cpp:90) [19]  (1.731 ns)
	'getelementptr' operation 10 bit ('input_addr', lstm_hls/rnn.cpp:90) [21]  (0.000 ns)
	'load' operation 32 bit ('input_load', lstm_hls/rnn.cpp:90) on array 'input_r' [22]  (3.254 ns)

 <State 2>: 6.508ns
The critical path consists of the following:
	'load' operation 32 bit ('input_load', lstm_hls/rnn.cpp:90) on array 'input_r' [22]  (3.254 ns)
	'store' operation 0 bit ('store_ln90', lstm_hls/rnn.cpp:90) of variable 'input_load', lstm_hls/rnn.cpp:90 on array 'vec_i' [24]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
