Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Tue May  2 23:49:52 2023
| Host              : DESKTOP-HOE36TI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mult_demo_timing_summary_routed.rpt -pb mult_demo_timing_summary_routed.pb -rpx mult_demo_timing_summary_routed.rpx -warn_on_violation
| Design            : mult_demo
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (128)
6. checking no_output_delay (128)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (128)
---------------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.004        0.000                      0                 2648        0.011        0.000                      0                 2648        0.766        0.000                       0                   729  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk1   {0.000 1.042}        2.083           480.077         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1                0.004        0.000                      0                 2648        0.011        0.000                      0                 2648        0.766        0.000                       0                   729  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk1                        
(none)                      clk1          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  clk1

Setup :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 m6/M_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk1 rise@2.083ns - clk1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 1.034ns (51.253%)  route 0.983ns (48.747%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 4.368 - 2.083 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.815ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.741ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.704     2.956    m6/CLK
    SLICE_X7Y114         FDRE                                         r  m6/M_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.035 r  m6/M_reg[3][20]/Q
                         net (fo=3, routed)           0.301     3.336    m7/rR_reg[88]_i_20_0[3]
    SLICE_X8Y114         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.425 r  m7/rR[64]_i_36/O
                         net (fo=1, routed)           0.011     3.436    m7/rR[64]_i_36_n_0
    SLICE_X8Y114         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.591 r  m7/rR_reg[64]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.617    m7/rR_reg[64]_i_18_n_0
    SLICE_X8Y115         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.632 r  m7/rR_reg[72]_i_19/CO[7]
                         net (fo=1, routed)           0.026     3.658    m7/rR_reg[72]_i_19_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.725 r  m7/rR_reg[80]_i_19/O[2]
                         net (fo=4, routed)           0.326     4.051    m7_n_44
    SLICE_X10Y117        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.199 r  rR[80]_i_8/O
                         net (fo=2, routed)           0.122     4.321    rR[80]_i_8_n_0
    SLICE_X9Y117         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.470 r  rR[80]_i_16/O
                         net (fo=1, routed)           0.016     4.486    m10/rR_reg[80]_0[1]
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.676 r  m10/rR_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.702    m11/rR_reg[88]_9[0]
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.717 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.743    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.758 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.784    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.799 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.825    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.840 r  m12/rR_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.866    m12/rR_reg[112]_i_1_n_0
    SLICE_X9Y122         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.948 r  m12/rR_reg[120]_i_1/O[3]
                         net (fo=1, routed)           0.026     4.974    p_0_in[116]
    SLICE_X9Y122         FDRE                                         r  rR_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.083     2.083 r  
    E11                                               0.000     2.083 r  clk (IN)
                         net (fo=0)                   0.000     2.083    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     2.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.596    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.765    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.789 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.579     4.368    clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  rR_reg[116]/C
                         clock pessimism              0.620     4.988    
                         clock uncertainty           -0.035     4.953    
    SLICE_X9Y122         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.978    rR_reg[116]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 m6/M_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk1 rise@2.083ns - clk1 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 1.028ns (51.133%)  route 0.982ns (48.867%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 4.368 - 2.083 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.815ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.741ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.704     2.956    m6/CLK
    SLICE_X7Y114         FDRE                                         r  m6/M_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.035 r  m6/M_reg[3][20]/Q
                         net (fo=3, routed)           0.301     3.336    m7/rR_reg[88]_i_20_0[3]
    SLICE_X8Y114         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.425 r  m7/rR[64]_i_36/O
                         net (fo=1, routed)           0.011     3.436    m7/rR[64]_i_36_n_0
    SLICE_X8Y114         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.591 r  m7/rR_reg[64]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.617    m7/rR_reg[64]_i_18_n_0
    SLICE_X8Y115         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.632 r  m7/rR_reg[72]_i_19/CO[7]
                         net (fo=1, routed)           0.026     3.658    m7/rR_reg[72]_i_19_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.725 r  m7/rR_reg[80]_i_19/O[2]
                         net (fo=4, routed)           0.326     4.051    m7_n_44
    SLICE_X10Y117        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.199 r  rR[80]_i_8/O
                         net (fo=2, routed)           0.122     4.321    rR[80]_i_8_n_0
    SLICE_X9Y117         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.470 r  rR[80]_i_16/O
                         net (fo=1, routed)           0.016     4.486    m10/rR_reg[80]_0[1]
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.676 r  m10/rR_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.702    m11/rR_reg[88]_9[0]
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.717 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.743    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.758 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.784    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.799 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.825    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.840 r  m12/rR_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.866    m12/rR_reg[112]_i_1_n_0
    SLICE_X9Y122         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.942 r  m12/rR_reg[120]_i_1/O[1]
                         net (fo=1, routed)           0.025     4.967    p_0_in[114]
    SLICE_X9Y122         FDRE                                         r  rR_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.083     2.083 r  
    E11                                               0.000     2.083 r  clk (IN)
                         net (fo=0)                   0.000     2.083    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     2.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.596    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.765    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.789 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.579     4.368    clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  rR_reg[114]/C
                         clock pessimism              0.620     4.988    
                         clock uncertainty           -0.035     4.953    
    SLICE_X9Y122         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     4.978    rR_reg[114]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 m6/M_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk1 rise@2.083ns - clk1 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 1.019ns (50.888%)  route 0.983ns (49.112%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 4.368 - 2.083 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.815ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.741ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.704     2.956    m6/CLK
    SLICE_X7Y114         FDRE                                         r  m6/M_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.035 r  m6/M_reg[3][20]/Q
                         net (fo=3, routed)           0.301     3.336    m7/rR_reg[88]_i_20_0[3]
    SLICE_X8Y114         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.425 r  m7/rR[64]_i_36/O
                         net (fo=1, routed)           0.011     3.436    m7/rR[64]_i_36_n_0
    SLICE_X8Y114         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.591 r  m7/rR_reg[64]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.617    m7/rR_reg[64]_i_18_n_0
    SLICE_X8Y115         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.632 r  m7/rR_reg[72]_i_19/CO[7]
                         net (fo=1, routed)           0.026     3.658    m7/rR_reg[72]_i_19_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.725 r  m7/rR_reg[80]_i_19/O[2]
                         net (fo=4, routed)           0.326     4.051    m7_n_44
    SLICE_X10Y117        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.199 r  rR[80]_i_8/O
                         net (fo=2, routed)           0.122     4.321    rR[80]_i_8_n_0
    SLICE_X9Y117         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.470 r  rR[80]_i_16/O
                         net (fo=1, routed)           0.016     4.486    m10/rR_reg[80]_0[1]
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.676 r  m10/rR_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.702    m11/rR_reg[88]_9[0]
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.717 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.743    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.758 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.784    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.799 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.825    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.840 r  m12/rR_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.866    m12/rR_reg[112]_i_1_n_0
    SLICE_X9Y122         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.933 r  m12/rR_reg[120]_i_1/O[2]
                         net (fo=1, routed)           0.026     4.959    p_0_in[115]
    SLICE_X9Y122         FDRE                                         r  rR_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.083     2.083 r  
    E11                                               0.000     2.083 r  clk (IN)
                         net (fo=0)                   0.000     2.083    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     2.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.596    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.765    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.789 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.579     4.368    clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  rR_reg[115]/C
                         clock pessimism              0.620     4.988    
                         clock uncertainty           -0.035     4.953    
    SLICE_X9Y122         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     4.978    rR_reg[115]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 m6/M_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk1 rise@2.083ns - clk1 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 1.053ns (52.377%)  route 0.957ns (47.623%))
  Logic Levels:           11  (CARRY8=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 4.377 - 2.083 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.815ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.741ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.704     2.956    m6/CLK
    SLICE_X7Y114         FDRE                                         r  m6/M_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.035 r  m6/M_reg[3][20]/Q
                         net (fo=3, routed)           0.301     3.336    m7/rR_reg[88]_i_20_0[3]
    SLICE_X8Y114         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.425 r  m7/rR[64]_i_36/O
                         net (fo=1, routed)           0.011     3.436    m7/rR[64]_i_36_n_0
    SLICE_X8Y114         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.591 r  m7/rR_reg[64]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.617    m7/rR_reg[64]_i_18_n_0
    SLICE_X8Y115         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.632 r  m7/rR_reg[72]_i_19/CO[7]
                         net (fo=1, routed)           0.026     3.658    m7/rR_reg[72]_i_19_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.725 r  m7/rR_reg[80]_i_19/O[2]
                         net (fo=4, routed)           0.326     4.051    m7_n_44
    SLICE_X10Y117        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.199 r  rR[80]_i_8/O
                         net (fo=2, routed)           0.122     4.321    rR[80]_i_8_n_0
    SLICE_X9Y117         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.470 r  rR[80]_i_16/O
                         net (fo=1, routed)           0.016     4.486    m10/rR_reg[80]_0[1]
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.676 r  m10/rR_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.702    m11/rR_reg[88]_9[0]
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.717 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.743    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.758 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.784    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.799 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.825    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.941 r  m12/rR_reg[112]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.967    p_0_in[112]
    SLICE_X9Y121         FDRE                                         r  rR_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.083     2.083 r  
    E11                                               0.000     2.083 r  clk (IN)
                         net (fo=0)                   0.000     2.083    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     2.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.596    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.765    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.789 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.588     4.377    clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  rR_reg[112]/C
                         clock pessimism              0.620     4.997    
                         clock uncertainty           -0.035     4.962    
    SLICE_X9Y121         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.987    rR_reg[112]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 m6/M_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk1 rise@2.083ns - clk1 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 1.053ns (52.403%)  route 0.956ns (47.597%))
  Logic Levels:           11  (CARRY8=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 4.377 - 2.083 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.815ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.741ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.704     2.956    m6/CLK
    SLICE_X7Y114         FDRE                                         r  m6/M_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.035 r  m6/M_reg[3][20]/Q
                         net (fo=3, routed)           0.301     3.336    m7/rR_reg[88]_i_20_0[3]
    SLICE_X8Y114         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.425 r  m7/rR[64]_i_36/O
                         net (fo=1, routed)           0.011     3.436    m7/rR[64]_i_36_n_0
    SLICE_X8Y114         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.591 r  m7/rR_reg[64]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.617    m7/rR_reg[64]_i_18_n_0
    SLICE_X8Y115         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.632 r  m7/rR_reg[72]_i_19/CO[7]
                         net (fo=1, routed)           0.026     3.658    m7/rR_reg[72]_i_19_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.725 r  m7/rR_reg[80]_i_19/O[2]
                         net (fo=4, routed)           0.326     4.051    m7_n_44
    SLICE_X10Y117        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.199 r  rR[80]_i_8/O
                         net (fo=2, routed)           0.122     4.321    rR[80]_i_8_n_0
    SLICE_X9Y117         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.470 r  rR[80]_i_16/O
                         net (fo=1, routed)           0.016     4.486    m10/rR_reg[80]_0[1]
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.676 r  m10/rR_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.702    m11/rR_reg[88]_9[0]
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.717 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.743    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.758 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.784    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.799 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.825    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.941 r  m12/rR_reg[112]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.966    p_0_in[110]
    SLICE_X9Y121         FDRE                                         r  rR_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.083     2.083 r  
    E11                                               0.000     2.083 r  clk (IN)
                         net (fo=0)                   0.000     2.083    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     2.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.596    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.765    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.789 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.588     4.377    clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  rR_reg[110]/C
                         clock pessimism              0.620     4.997    
                         clock uncertainty           -0.035     4.962    
    SLICE_X9Y121         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     4.987    rR_reg[110]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 m6/M_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk1 rise@2.083ns - clk1 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.049ns (50.961%)  route 1.009ns (49.039%))
  Logic Levels:           13  (CARRY8=10 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 4.428 - 2.083 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.815ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.741ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.704     2.956    m6/CLK
    SLICE_X7Y114         FDRE                                         r  m6/M_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.035 r  m6/M_reg[3][20]/Q
                         net (fo=3, routed)           0.301     3.336    m7/rR_reg[88]_i_20_0[3]
    SLICE_X8Y114         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.425 r  m7/rR[64]_i_36/O
                         net (fo=1, routed)           0.011     3.436    m7/rR[64]_i_36_n_0
    SLICE_X8Y114         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.591 r  m7/rR_reg[64]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.617    m7/rR_reg[64]_i_18_n_0
    SLICE_X8Y115         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.632 r  m7/rR_reg[72]_i_19/CO[7]
                         net (fo=1, routed)           0.026     3.658    m7/rR_reg[72]_i_19_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.725 r  m7/rR_reg[80]_i_19/O[2]
                         net (fo=4, routed)           0.326     4.051    m7_n_44
    SLICE_X10Y117        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.199 r  rR[80]_i_8/O
                         net (fo=2, routed)           0.122     4.321    rR[80]_i_8_n_0
    SLICE_X9Y117         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.470 r  rR[80]_i_16/O
                         net (fo=1, routed)           0.016     4.486    m10/rR_reg[80]_0[1]
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.676 r  m10/rR_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.702    m11/rR_reg[88]_9[0]
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.717 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.743    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.758 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.784    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.799 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.825    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.840 r  m12/rR_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.866    m12/rR_reg[112]_i_1_n_0
    SLICE_X9Y122         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.881 r  m12/rR_reg[120]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.907    m12/rR_reg[120]_i_1_n_0
    SLICE_X9Y123         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.989 r  m12/rR_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.015    p_0_in[124]
    SLICE_X9Y123         FDRE                                         r  rR_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.083     2.083 r  
    E11                                               0.000     2.083 r  clk (IN)
                         net (fo=0)                   0.000     2.083    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     2.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.596    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.765    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.789 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.639     4.428    clk_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  rR_reg[124]/C
                         clock pessimism              0.620     5.048    
                         clock uncertainty           -0.035     5.013    
    SLICE_X9Y123         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.038    rR_reg[124]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 m6/M_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk1 rise@2.083ns - clk1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.068ns (52.061%)  route 0.983ns (47.939%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 4.427 - 2.083 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.815ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.741ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.704     2.956    m6/CLK
    SLICE_X7Y114         FDRE                                         r  m6/M_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.035 r  m6/M_reg[3][20]/Q
                         net (fo=3, routed)           0.301     3.336    m7/rR_reg[88]_i_20_0[3]
    SLICE_X8Y114         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.425 r  m7/rR[64]_i_36/O
                         net (fo=1, routed)           0.011     3.436    m7/rR[64]_i_36_n_0
    SLICE_X8Y114         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.591 r  m7/rR_reg[64]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.617    m7/rR_reg[64]_i_18_n_0
    SLICE_X8Y115         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.632 r  m7/rR_reg[72]_i_19/CO[7]
                         net (fo=1, routed)           0.026     3.658    m7/rR_reg[72]_i_19_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.725 r  m7/rR_reg[80]_i_19/O[2]
                         net (fo=4, routed)           0.326     4.051    m7_n_44
    SLICE_X10Y117        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.199 r  rR[80]_i_8/O
                         net (fo=2, routed)           0.122     4.321    rR[80]_i_8_n_0
    SLICE_X9Y117         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.470 r  rR[80]_i_16/O
                         net (fo=1, routed)           0.016     4.486    m10/rR_reg[80]_0[1]
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.676 r  m10/rR_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.702    m11/rR_reg[88]_9[0]
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.717 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.743    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.758 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.784    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.799 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.825    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.840 r  m12/rR_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.866    m12/rR_reg[112]_i_1_n_0
    SLICE_X9Y122         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.982 r  m12/rR_reg[120]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.008    p_0_in[120]
    SLICE_X9Y122         FDRE                                         r  rR_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.083     2.083 r  
    E11                                               0.000     2.083 r  clk (IN)
                         net (fo=0)                   0.000     2.083    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     2.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.596    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.765    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.789 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.638     4.427    clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  rR_reg[120]/C
                         clock pessimism              0.620     5.047    
                         clock uncertainty           -0.035     5.012    
    SLICE_X9Y122         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.037    rR_reg[120]
  -------------------------------------------------------------------
                         required time                          5.037    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 m6/M_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk1 rise@2.083ns - clk1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 1.068ns (52.087%)  route 0.982ns (47.913%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 4.427 - 2.083 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.815ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.741ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.704     2.956    m6/CLK
    SLICE_X7Y114         FDRE                                         r  m6/M_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.035 r  m6/M_reg[3][20]/Q
                         net (fo=3, routed)           0.301     3.336    m7/rR_reg[88]_i_20_0[3]
    SLICE_X8Y114         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.425 r  m7/rR[64]_i_36/O
                         net (fo=1, routed)           0.011     3.436    m7/rR[64]_i_36_n_0
    SLICE_X8Y114         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.591 r  m7/rR_reg[64]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.617    m7/rR_reg[64]_i_18_n_0
    SLICE_X8Y115         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.632 r  m7/rR_reg[72]_i_19/CO[7]
                         net (fo=1, routed)           0.026     3.658    m7/rR_reg[72]_i_19_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.725 r  m7/rR_reg[80]_i_19/O[2]
                         net (fo=4, routed)           0.326     4.051    m7_n_44
    SLICE_X10Y117        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.199 r  rR[80]_i_8/O
                         net (fo=2, routed)           0.122     4.321    rR[80]_i_8_n_0
    SLICE_X9Y117         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.470 r  rR[80]_i_16/O
                         net (fo=1, routed)           0.016     4.486    m10/rR_reg[80]_0[1]
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.676 r  m10/rR_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.702    m11/rR_reg[88]_9[0]
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.717 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.743    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.758 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.784    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.799 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.825    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.840 r  m12/rR_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.866    m12/rR_reg[112]_i_1_n_0
    SLICE_X9Y122         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.982 r  m12/rR_reg[120]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.007    p_0_in[118]
    SLICE_X9Y122         FDRE                                         r  rR_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.083     2.083 r  
    E11                                               0.000     2.083 r  clk (IN)
                         net (fo=0)                   0.000     2.083    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     2.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.596    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.765    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.789 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.638     4.427    clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  rR_reg[118]/C
                         clock pessimism              0.620     5.047    
                         clock uncertainty           -0.035     5.012    
    SLICE_X9Y122         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.037    rR_reg[118]
  -------------------------------------------------------------------
                         required time                          5.037    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 m6/M_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk1 rise@2.083ns - clk1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.043ns (50.843%)  route 1.008ns (49.157%))
  Logic Levels:           13  (CARRY8=10 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 4.428 - 2.083 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.815ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.741ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.704     2.956    m6/CLK
    SLICE_X7Y114         FDRE                                         r  m6/M_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.035 r  m6/M_reg[3][20]/Q
                         net (fo=3, routed)           0.301     3.336    m7/rR_reg[88]_i_20_0[3]
    SLICE_X8Y114         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.425 r  m7/rR[64]_i_36/O
                         net (fo=1, routed)           0.011     3.436    m7/rR[64]_i_36_n_0
    SLICE_X8Y114         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.591 r  m7/rR_reg[64]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.617    m7/rR_reg[64]_i_18_n_0
    SLICE_X8Y115         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.632 r  m7/rR_reg[72]_i_19/CO[7]
                         net (fo=1, routed)           0.026     3.658    m7/rR_reg[72]_i_19_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.725 r  m7/rR_reg[80]_i_19/O[2]
                         net (fo=4, routed)           0.326     4.051    m7_n_44
    SLICE_X10Y117        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.199 r  rR[80]_i_8/O
                         net (fo=2, routed)           0.122     4.321    rR[80]_i_8_n_0
    SLICE_X9Y117         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.470 r  rR[80]_i_16/O
                         net (fo=1, routed)           0.016     4.486    m10/rR_reg[80]_0[1]
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.676 r  m10/rR_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.702    m11/rR_reg[88]_9[0]
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.717 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.743    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.758 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.784    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.799 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.825    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.840 r  m12/rR_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.866    m12/rR_reg[112]_i_1_n_0
    SLICE_X9Y122         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.881 r  m12/rR_reg[120]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.907    m12/rR_reg[120]_i_1_n_0
    SLICE_X9Y123         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.983 r  m12/rR_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.025     5.008    p_0_in[122]
    SLICE_X9Y123         FDRE                                         r  rR_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.083     2.083 r  
    E11                                               0.000     2.083 r  clk (IN)
                         net (fo=0)                   0.000     2.083    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     2.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.596    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.765    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.789 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.639     4.428    clk_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  rR_reg[122]/C
                         clock pessimism              0.620     5.048    
                         clock uncertainty           -0.035     5.013    
    SLICE_X9Y123         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.038    rR_reg[122]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 m6/M_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk1 rise@2.083ns - clk1 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 1.008ns (50.642%)  route 0.982ns (49.358%))
  Logic Levels:           12  (CARRY8=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 4.368 - 2.083 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.815ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.741ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.704     2.956    m6/CLK
    SLICE_X7Y114         FDRE                                         r  m6/M_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.035 r  m6/M_reg[3][20]/Q
                         net (fo=3, routed)           0.301     3.336    m7/rR_reg[88]_i_20_0[3]
    SLICE_X8Y114         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.425 r  m7/rR[64]_i_36/O
                         net (fo=1, routed)           0.011     3.436    m7/rR[64]_i_36_n_0
    SLICE_X8Y114         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.591 r  m7/rR_reg[64]_i_18/CO[7]
                         net (fo=1, routed)           0.026     3.617    m7/rR_reg[64]_i_18_n_0
    SLICE_X8Y115         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.632 r  m7/rR_reg[72]_i_19/CO[7]
                         net (fo=1, routed)           0.026     3.658    m7/rR_reg[72]_i_19_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.725 r  m7/rR_reg[80]_i_19/O[2]
                         net (fo=4, routed)           0.326     4.051    m7_n_44
    SLICE_X10Y117        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.199 r  rR[80]_i_8/O
                         net (fo=2, routed)           0.122     4.321    rR[80]_i_8_n_0
    SLICE_X9Y117         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.470 r  rR[80]_i_16/O
                         net (fo=1, routed)           0.016     4.486    m10/rR_reg[80]_0[1]
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.676 r  m10/rR_reg[80]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.702    m11/rR_reg[88]_9[0]
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.717 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.743    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.758 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.784    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.799 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.825    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.840 r  m12/rR_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.866    m12/rR_reg[112]_i_1_n_0
    SLICE_X9Y122         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.922 r  m12/rR_reg[120]_i_1/O[0]
                         net (fo=1, routed)           0.025     4.947    p_0_in[113]
    SLICE_X9Y122         FDRE                                         r  rR_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       2.083     2.083 r  
    E11                                               0.000     2.083 r  clk (IN)
                         net (fo=0)                   0.000     2.083    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     2.596 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.596    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.596 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.765    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.789 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.579     4.368    clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  rR_reg[113]/C
                         clock pessimism              0.620     4.988    
                         clock uncertainty           -0.035     4.953    
    SLICE_X9Y122         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     4.978    rR_reg[113]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  0.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 m11/M_reg[2]/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            m11/M_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.154ns (49.201%)  route 0.159ns (50.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Net Delay (Source):      1.593ns (routing 0.741ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.815ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.593     2.299    m11/M_reg[2]/CLK
    DSP48E2_X1Y49        DSP_OUTPUT                                   r  m11/M_reg[2]/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.154     2.453 r  m11/M_reg[2]/DSP_OUTPUT_INST/P[24]
                         net (fo=1, routed)           0.159     2.612    m11/M_reg_n_81_[2]
    SLICE_X9Y123         FDRE                                         r  m11/M_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.945     3.197    m11/CLK
    SLICE_X9Y123         FDRE                                         r  m11/M_reg[3][24]/C
                         clock pessimism             -0.658     2.540    
    SLICE_X9Y123         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.602    m11/M_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 m12/M_reg[3][29]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.134ns (35.171%)  route 0.247ns (64.829%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Net Delay (Source):      1.523ns (routing 0.741ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.815ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.523     2.229    m12/CLK
    SLICE_X11Y123        FDRE                                         r  m12/M_reg[3][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.288 r  m12/M_reg[3][29]/Q
                         net (fo=1, routed)           0.102     2.390    m12/p_0_in9_in[125]
    SLICE_X10Y123        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.045     2.435 r  m12/rR_reg[127]_i_3/O[7]
                         net (fo=1, routed)           0.135     2.570    m12/rR_reg[127]_i_3_n_8
    SLICE_X9Y123         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.030     2.600 r  m12/rR_reg[127]_i_1/O[5]
                         net (fo=1, routed)           0.010     2.610    p_0_in[126]
    SLICE_X9Y123         FDRE                                         r  rR_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.945     3.197    clk_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  rR_reg[126]/C
                         clock pessimism             -0.658     2.539    
    SLICE_X9Y123         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.599    rR_reg[126]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m11/M_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.314ns (66.608%)  route 0.157ns (33.392%))
  Logic Levels:           7  (CARRY8=6 LUT6=1)
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Net Delay (Source):      1.479ns (routing 0.741ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.815ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.479     2.185    m11/CLK
    SLICE_X10Y119        FDRE                                         r  m11/M_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.242 r  m11/M_reg[3][8]/Q
                         net (fo=3, routed)           0.113     2.355    m11/p_0_in8_in[88]
    SLICE_X9Y118         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.058     2.413 r  m11/rR[88]_i_10/O
                         net (fo=1, routed)           0.015     2.428    m11/rR[88]_i_10_n_0
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.046     2.474 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.478    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.025     2.503 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.507    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.025     2.532 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.536    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.025     2.561 r  m12/rR_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.565    m12/rR_reg[112]_i_1_n_0
    SLICE_X9Y122         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.025     2.590 r  m12/rR_reg[120]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.594    m12/rR_reg[120]_i_1_n_0
    SLICE_X9Y123         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.053     2.647 r  m12/rR_reg[127]_i_1/O[4]
                         net (fo=1, routed)           0.009     2.656    p_0_in[125]
    SLICE_X9Y123         FDRE                                         r  rR_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.945     3.197    clk_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  rR_reg[125]/C
                         clock pessimism             -0.620     2.577    
    SLICE_X9Y123         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.637    rR_reg[125]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 m11/M_reg[2]/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            m11/M_reg[3][28]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.078ns (51.656%)  route 0.073ns (48.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      0.993ns (routing 0.448ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.501ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.993     1.455    m11/M_reg[2]/CLK
    DSP48E2_X1Y49        DSP_OUTPUT                                   r  m11/M_reg[2]/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[28])
                                                      0.078     1.533 r  m11/M_reg[2]/DSP_OUTPUT_INST/P[28]
                         net (fo=1, routed)           0.073     1.606    m11/M_reg_n_77_[2]
    SLICE_X9Y123         FDRE                                         r  m11/M_reg[3][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.150     1.924    m11/CLK
    SLICE_X9Y123         FDRE                                         r  m11/M_reg[3][28]/C
                         clock pessimism             -0.390     1.534    
    SLICE_X9Y123         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.581    m11/M_reg[3][28]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 m11/M_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.324ns (67.162%)  route 0.158ns (32.838%))
  Logic Levels:           7  (CARRY8=6 LUT6=1)
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Net Delay (Source):      1.479ns (routing 0.741ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.815ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.479     2.185    m11/CLK
    SLICE_X10Y119        FDRE                                         r  m11/M_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.242 r  m11/M_reg[3][8]/Q
                         net (fo=3, routed)           0.113     2.355    m11/p_0_in8_in[88]
    SLICE_X9Y118         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.058     2.413 r  m11/rR[88]_i_10/O
                         net (fo=1, routed)           0.015     2.428    m11/rR[88]_i_10_n_0
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.046     2.474 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.478    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.025     2.503 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.507    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.025     2.532 r  m12/rR_reg[104]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.536    m12/rR_reg[104]_i_1_n_0
    SLICE_X9Y121         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.025     2.561 r  m12/rR_reg[112]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.565    m12/rR_reg[112]_i_1_n_0
    SLICE_X9Y122         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.025     2.590 r  m12/rR_reg[120]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.594    m12/rR_reg[120]_i_1_n_0
    SLICE_X9Y123         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.063     2.657 r  m12/rR_reg[127]_i_1/O[6]
                         net (fo=1, routed)           0.010     2.667    p_0_in[127]
    SLICE_X9Y123         FDRE                                         r  rR_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.945     3.197    clk_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  rR_reg[127]/C
                         clock pessimism             -0.620     2.577    
    SLICE_X9Y123         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.637    rR_reg[127]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 m11/M_reg[2]/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            m11/M_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.154ns (45.029%)  route 0.188ns (54.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Net Delay (Source):      1.593ns (routing 0.741ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.815ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.593     2.299    m11/M_reg[2]/CLK
    DSP48E2_X1Y49        DSP_OUTPUT                                   r  m11/M_reg[2]/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[25])
                                                      0.154     2.453 r  m11/M_reg[2]/DSP_OUTPUT_INST/P[25]
                         net (fo=1, routed)           0.188     2.641    m11/M_reg_n_80_[2]
    SLICE_X9Y123         FDRE                                         r  m11/M_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.945     3.197    m11/CLK
    SLICE_X9Y123         FDRE                                         r  m11/M_reg[3][25]/C
                         clock pessimism             -0.658     2.540    
    SLICE_X9Y123         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.602    m11/M_reg[3][25]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 m1/M_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Net Delay (Source):      0.928ns (routing 0.448ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.501ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.928     1.390    m1/CLK
    SLICE_X9Y109         FDRE                                         r  m1/M_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.429 r  m1/M_reg[3][7]/Q
                         net (fo=1, routed)           0.108     1.537    M_reg[3][7]
    SLICE_X4Y109         FDRE                                         r  rR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.053     1.827    clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  rR_reg[7]/C
                         clock pessimism             -0.388     1.440    
    SLICE_X4Y109         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.487    rR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 m11/M_reg[2]/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            m11/M_reg[3][26]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.161ns (61.686%)  route 0.100ns (38.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Net Delay (Source):      1.593ns (routing 0.741ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.815ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.593     2.299    m11/M_reg[2]/CLK
    DSP48E2_X1Y49        DSP_OUTPUT                                   r  m11/M_reg[2]/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[26])
                                                      0.161     2.460 r  m11/M_reg[2]/DSP_OUTPUT_INST/P[26]
                         net (fo=1, routed)           0.100     2.560    m11/M_reg_n_79_[2]
    SLICE_X9Y123         FDRE                                         r  m11/M_reg[3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.852     3.104    m11/CLK
    SLICE_X9Y123         FDRE                                         r  m11/M_reg[3][26]/C
                         clock pessimism             -0.658     2.446    
    SLICE_X9Y123         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.508    m11/M_reg[3][26]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 m1/M_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.038ns (34.862%)  route 0.071ns (65.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Net Delay (Source):      0.935ns (routing 0.448ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.501ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.935     1.397    m1/CLK
    SLICE_X5Y114         FDRE                                         r  m1/M_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.435 r  m1/M_reg[3][10]/Q
                         net (fo=1, routed)           0.071     1.506    M_reg[3][10]
    SLICE_X5Y114         FDRE                                         r  rR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.061     1.836    clk_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  rR_reg[10]/C
                         clock pessimism             -0.432     1.403    
    SLICE_X5Y114         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.449    rR_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 m11/M_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            rR_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.217ns (59.876%)  route 0.145ns (40.124%))
  Logic Levels:           4  (CARRY8=3 LUT6=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Net Delay (Source):      1.479ns (routing 0.741ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.815ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.479     2.185    m11/CLK
    SLICE_X10Y119        FDRE                                         r  m11/M_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.242 r  m11/M_reg[3][8]/Q
                         net (fo=3, routed)           0.113     2.355    m11/p_0_in8_in[88]
    SLICE_X9Y118         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.058     2.413 r  m11/rR[88]_i_10/O
                         net (fo=1, routed)           0.015     2.428    m11/rR[88]_i_10_n_0
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.046     2.474 r  m11/rR_reg[88]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.478    m11/rR_reg[88]_i_1_n_0
    SLICE_X9Y119         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.025     2.503 r  m11/rR_reg[96]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.507    m12/rR_reg[104]_0[0]
    SLICE_X9Y120         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.031     2.538 r  m12/rR_reg[104]_i_1/O[0]
                         net (fo=1, routed)           0.009     2.547    p_0_in[97]
    SLICE_X9Y120         FDRE                                         r  rR_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.792     3.045    clk_IBUF_BUFG
    SLICE_X9Y120         FDRE                                         r  rR_reg[97]/C
                         clock pessimism             -0.620     2.425    
    SLICE_X9Y120         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.485    rR_reg[97]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I        n/a            1.290         2.083       0.793      BUFGCE_HDIO_X0Y4  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.083       1.433      DSP48E2_X1Y44     m1/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.083       1.433      DSP48E2_X1Y48     m10/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.083       1.433      DSP48E2_X1Y49     m11/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.083       1.433      DSP48E2_X2Y48     m12/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.083       1.433      DSP48E2_X2Y44     m2/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.083       1.433      DSP48E2_X2Y45     m3/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.083       1.433      DSP48E2_X0Y45     m4/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.083       1.433      DSP48E2_X1Y45     m5/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.083       1.433      DSP48E2_X1Y46     m6/M_reg[2]/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.041       0.766      SLICE_X4Y111      A1_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.041       0.766      SLICE_X4Y111      A1_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.041       0.766      SLICE_X3Y113      A1_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.041       0.766      SLICE_X3Y113      A1_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.041       0.766      SLICE_X3Y113      A1_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.041       0.766      SLICE_X3Y113      A1_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.041       0.766      SLICE_X3Y113      A1_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.041       0.766      SLICE_X3Y113      A1_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.041       0.766      SLICE_X3Y113      A1_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.041       0.766      SLICE_X3Y113      A1_reg[13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.042       0.767      SLICE_X4Y111      A1_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.042       0.767      SLICE_X4Y111      A1_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.042       0.767      SLICE_X3Y113      A1_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.042       0.767      SLICE_X3Y113      A1_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.042       0.767      SLICE_X3Y113      A1_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.042       0.767      SLICE_X3Y113      A1_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.042       0.767      SLICE_X3Y113      A1_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.042       0.767      SLICE_X3Y113      A1_reg[12]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.042       0.767      SLICE_X3Y113      A1_reg[13]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.042       0.767      SLICE_X3Y113      A1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk1
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rR_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[71]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.023ns  (logic 0.974ns (32.222%)  route 2.049ns (67.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.690ns (routing 0.815ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.690     2.942    clk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  rR_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.020 r  rR_reg[71]/Q
                         net (fo=1, routed)           2.049     5.069    R_OBUF[71]
    AE26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.896     5.966 r  R_OBUF[71]_inst/O
                         net (fo=0)                   0.000     5.966    R[71]
    AE26                                                              r  R[71] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[70]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.008ns  (logic 0.972ns (32.306%)  route 2.036ns (67.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.690ns (routing 0.815ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.690     2.942    clk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  rR_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.018 r  rR_reg[70]/Q
                         net (fo=1, routed)           2.036     5.054    R_OBUF[70]
    AE25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.896     5.950 r  R_OBUF[70]_inst/O
                         net (fo=0)                   0.000     5.950    R[70]
    AE25                                                              r  R[70] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[66]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.998ns  (logic 0.983ns (32.790%)  route 2.015ns (67.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.815ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.692     2.944    clk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  rR_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.022 r  rR_reg[66]/Q
                         net (fo=1, routed)           2.015     5.037    R_OBUF[66]
    AF24                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.905     5.943 r  R_OBUF[66]_inst/O
                         net (fo=0)                   0.000     5.943    R[66]
    AF24                                                              r  R[66] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[75]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.002ns  (logic 0.982ns (32.712%)  route 2.020ns (67.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.681ns (routing 0.815ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.681     2.933    clk_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  rR_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.011 r  rR_reg[75]/Q
                         net (fo=1, routed)           2.020     5.031    R_OBUF[75]
    AF23                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.904     5.935 r  R_OBUF[75]_inst/O
                         net (fo=0)                   0.000     5.935    R[75]
    AF23                                                              r  R[75] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[67]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.972ns  (logic 0.983ns (33.069%)  route 1.989ns (66.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.815ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.692     2.944    clk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  rR_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.022 r  rR_reg[67]/Q
                         net (fo=1, routed)           1.989     5.011    R_OBUF[67]
    AF25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.905     5.916 r  R_OBUF[67]_inst/O
                         net (fo=0)                   0.000     5.916    R[67]
    AF25                                                              r  R[67] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[65]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.950ns  (logic 0.978ns (33.150%)  route 1.972ns (66.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.815ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.692     2.944    clk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  rR_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.021 r  rR_reg[65]/Q
                         net (fo=1, routed)           1.972     4.993    R_OBUF[65]
    AD26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.901     5.894 r  R_OBUF[65]_inst/O
                         net (fo=0)                   0.000     5.894    R[65]
    AD26                                                              r  R[65] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[64]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.948ns  (logic 0.980ns (33.254%)  route 1.968ns (66.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.678ns (routing 0.815ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.678     2.930    clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  rR_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.009 r  rR_reg[64]/Q
                         net (fo=1, routed)           1.968     4.977    R_OBUF[64]
    AC26                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.901     5.879 r  R_OBUF[64]_inst/O
                         net (fo=0)                   0.000     5.879    R[64]
    AC26                                                              r  R[64] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[69]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 0.962ns (33.047%)  route 1.950ns (66.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.690ns (routing 0.815ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.690     2.942    clk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  rR_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.018 r  rR_reg[69]/Q
                         net (fo=1, routed)           1.950     4.968    R_OBUF[69]
    AB26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     5.855 r  R_OBUF[69]_inst/O
                         net (fo=0)                   0.000     5.855    R[69]
    AB26                                                              r  R[69] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.902ns  (logic 0.959ns (33.039%)  route 1.943ns (66.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.692ns (routing 0.815ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.692     2.944    clk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  rR_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.022 r  rR_reg[68]/Q
                         net (fo=1, routed)           1.943     4.965    R_OBUF[68]
    AB25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.881     5.846 r  R_OBUF[68]_inst/O
                         net (fo=0)                   0.000     5.846    R[68]
    AB25                                                              r  R[68] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.886ns  (logic 0.987ns (34.200%)  route 1.899ns (65.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.680ns (routing 0.815ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.680     2.932    clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  rR_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.010 r  rR_reg[59]/Q
                         net (fo=1, routed)           1.899     4.909    R_OBUF[59]
    AF22                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.909     5.818 r  R_OBUF[59]_inst/O
                         net (fo=0)                   0.000     5.818    R[59]
    AF22                                                              r  R[59] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rR_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[77]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.907ns  (logic 0.397ns (43.776%)  route 0.510ns (56.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.448ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.928     1.390    clk_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  rR_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.428 r  rR_reg[77]/Q
                         net (fo=1, routed)           0.510     1.938    R_OBUF[77]
    N22                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.359     2.297 r  R_OBUF[77]_inst/O
                         net (fo=0)                   0.000     2.297    R[77]
    N22                                                               r  R[77] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[80]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.398ns (42.957%)  route 0.529ns (57.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.448ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.928     1.390    clk_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  rR_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.429 r  rR_reg[80]/Q
                         net (fo=1, routed)           0.529     1.958    R_OBUF[80]
    N23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.359     2.317 r  R_OBUF[80]_inst/O
                         net (fo=0)                   0.000     2.317    R[80]
    N23                                                               r  R[80] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[79]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.938ns  (logic 0.400ns (42.647%)  route 0.538ns (57.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.448ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.928     1.390    clk_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  rR_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.429 r  rR_reg[79]/Q
                         net (fo=1, routed)           0.538     1.967    R_OBUF[79]
    P19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.361     2.328 r  R_OBUF[79]_inst/O
                         net (fo=0)                   0.000     2.328    R[79]
    P19                                                               r  R[79] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[76]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.940ns  (logic 0.399ns (42.456%)  route 0.541ns (57.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.929ns (routing 0.448ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.929     1.391    clk_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  rR_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.430 r  rR_reg[76]/Q
                         net (fo=1, routed)           0.541     1.971    R_OBUF[76]
    N21                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.360     2.331 r  R_OBUF[76]_inst/O
                         net (fo=0)                   0.000     2.331    R[76]
    N21                                                               r  R[76] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[88]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.404ns (42.644%)  route 0.543ns (57.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.448ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.931     1.393    clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  rR_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.432 r  rR_reg[88]/Q
                         net (fo=1, routed)           0.543     1.975    R_OBUF[88]
    R25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.365     2.340 r  R_OBUF[88]_inst/O
                         net (fo=0)                   0.000     2.340    R[88]
    R25                                                               r  R[88] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[78]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.397ns (41.651%)  route 0.556ns (58.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.448ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.928     1.390    clk_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  rR_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.427 r  rR_reg[78]/Q
                         net (fo=1, routed)           0.556     1.983    R_OBUF[78]
    N19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.360     2.343 r  R_OBUF[78]_inst/O
                         net (fo=0)                   0.000     2.343    R[78]
    N19                                                               r  R[78] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[91]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.405ns (41.932%)  route 0.561ns (58.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.929ns (routing 0.448ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.929     1.391    clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  rR_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.429 r  rR_reg[91]/Q
                         net (fo=1, routed)           0.561     1.990    R_OBUF[91]
    P26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.367     2.357 r  R_OBUF[91]_inst/O
                         net (fo=0)                   0.000     2.357    R[91]
    P26                                                               r  R[91] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[84]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.398ns (41.224%)  route 0.567ns (58.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.448ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.932     1.394    clk_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  rR_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.433 r  rR_reg[84]/Q
                         net (fo=1, routed)           0.567     2.000    R_OBUF[84]
    P20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.359     2.359 r  R_OBUF[84]_inst/O
                         net (fo=0)                   0.000     2.359    R[84]
    P20                                                               r  R[84] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[89]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.403ns (41.542%)  route 0.567ns (58.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.929ns (routing 0.448ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.929     1.391    clk_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  rR_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.429 r  rR_reg[89]/Q
                         net (fo=1, routed)           0.567     1.996    R_OBUF[89]
    R26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.365     2.361 r  R_OBUF[89]_inst/O
                         net (fo=0)                   0.000     2.361    R[89]
    R26                                                               r  R[89] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Destination:            R[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.972ns  (logic 0.428ns (44.049%)  route 0.544ns (55.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.927ns (routing 0.448ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         0.927     1.389    clk_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  rR_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.426 r  rR_reg[38]/Q
                         net (fo=1, routed)           0.544     1.970    R_OBUF[38]
    K21                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.391     2.361 r  R_OBUF[38]_inst/O
                         net (fo=0)                   0.000     2.361    R[38]
    K21                                                               r  R[38] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk1

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[44]
                            (input port)
  Destination:            A2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.962ns  (logic 1.003ns (33.865%)  route 1.959ns (66.135%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.741ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B14                                               0.000     0.000 r  A[44] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[44]_inst/I
    B14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.003     1.003 r  A_IBUF[44]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.003    A_IBUF[44]_inst/OUT
    B14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.003 r  A_IBUF[44]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.959     2.962    A_IBUF[44]
    SLICE_X11Y120        FDRE                                         r  A2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.530     2.236    clk_IBUF_BUFG
    SLICE_X11Y120        FDRE                                         r  A2_reg[20]/C

Slack:                    inf
  Source:                 A[45]
                            (input port)
  Destination:            A2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.922ns  (logic 1.006ns (34.423%)  route 1.916ns (65.577%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.524ns (routing 0.741ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  A[45] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[45]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  A_IBUF[45]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    A_IBUF[45]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  A_IBUF[45]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.916     2.922    A_IBUF[45]
    SLICE_X10Y124        FDRE                                         r  A2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.524     2.230    clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  A2_reg[21]/C

Slack:                    inf
  Source:                 B[62]
                            (input port)
  Destination:            B4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.917ns  (logic 1.013ns (34.731%)  route 1.904ns (65.269%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.447ns (routing 0.741ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF14                                              0.000     0.000 r  B[62] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[62]_inst/I
    AF14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.013     1.013 r  B_IBUF[62]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.013    B_IBUF[62]_inst/OUT
    AF14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.013 r  B_IBUF[62]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.904     2.917    B_IBUF[62]
    SLICE_X16Y114        FDRE                                         r  B4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.447     2.153    clk_IBUF_BUFG
    SLICE_X16Y114        FDRE                                         r  B4_reg[14]/C

Slack:                    inf
  Source:                 B[63]
                            (input port)
  Destination:            B4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.858ns  (logic 1.012ns (35.417%)  route 1.846ns (64.583%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.447ns (routing 0.741ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  B[63] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[63]_inst/I
    AF15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.012     1.012 r  B_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.012    B_IBUF[63]_inst/OUT
    AF15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.012 r  B_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.846     2.858    B_IBUF[63]
    SLICE_X16Y114        FDRE                                         r  B4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.447     2.153    clk_IBUF_BUFG
    SLICE_X16Y114        FDRE                                         r  B4_reg[15]/C

Slack:                    inf
  Source:                 B[61]
                            (input port)
  Destination:            B4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.855ns  (logic 1.025ns (35.899%)  route 1.830ns (64.101%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.447ns (routing 0.741ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  B[61] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[61]_inst/I
    AF13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.025     1.025 r  B_IBUF[61]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.025    B_IBUF[61]_inst/OUT
    AF13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.025 r  B_IBUF[61]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.830     2.855    B_IBUF[61]
    SLICE_X16Y114        FDRE                                         r  B4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.447     2.153    clk_IBUF_BUFG
    SLICE_X16Y114        FDRE                                         r  B4_reg[13]/C

Slack:                    inf
  Source:                 A[47]
                            (input port)
  Destination:            A2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.854ns  (logic 1.018ns (35.666%)  route 1.836ns (64.334%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.524ns (routing 0.741ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A12                                               0.000     0.000 r  A[47] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[47]_inst/I
    A12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 r  A_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    A_IBUF[47]_inst/OUT
    A12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 r  A_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.836     2.854    A_IBUF[47]
    SLICE_X10Y124        FDRE                                         r  A2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.524     2.230    clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  A2_reg[23]/C

Slack:                    inf
  Source:                 A[51]
                            (input port)
  Destination:            A3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 1.006ns (35.379%)  route 1.838ns (64.621%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.741ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  A[51] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[51]_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  A_IBUF[51]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    A_IBUF[51]_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  A_IBUF[51]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.838     2.844    A_IBUF[51]
    SLICE_X16Y121        FDRE                                         r  A3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.503     2.209    clk_IBUF_BUFG
    SLICE_X16Y121        FDRE                                         r  A3_reg[3]/C

Slack:                    inf
  Source:                 A[48]
                            (input port)
  Destination:            A3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.842ns  (logic 1.012ns (35.601%)  route 1.830ns (64.399%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.503ns (routing 0.741ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  A[48] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[48]_inst/I
    C12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.012     1.012 r  A_IBUF[48]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.012    A_IBUF[48]_inst/OUT
    C12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.012 r  A_IBUF[48]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.830     2.842    A_IBUF[48]
    SLICE_X16Y121        FDRE                                         r  A3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.503     2.209    clk_IBUF_BUFG
    SLICE_X16Y121        FDRE                                         r  A3_reg[0]/C

Slack:                    inf
  Source:                 A[46]
                            (input port)
  Destination:            A2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.825ns  (logic 1.013ns (35.861%)  route 1.812ns (64.139%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.471ns (routing 0.741ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  A[46] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[46]_inst/I
    A13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.013     1.013 r  A_IBUF[46]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.013    A_IBUF[46]_inst/OUT
    A13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.013 r  A_IBUF[46]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.812     2.825    A_IBUF[46]
    SLICE_X12Y119        FDRE                                         r  A2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.471     2.177    clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  A2_reg[22]/C

Slack:                    inf
  Source:                 A[49]
                            (input port)
  Destination:            A3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.776ns  (logic 1.016ns (36.589%)  route 1.760ns (63.411%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.502ns (routing 0.741ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B12                                               0.000     0.000 r  A[49] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[49]_inst/I
    B12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  A_IBUF[49]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    A_IBUF[49]_inst/OUT
    B12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  A_IBUF[49]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.760     2.776    A_IBUF[49]
    SLICE_X16Y121        FDRE                                         r  A3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.502     2.208    clk_IBUF_BUFG
    SLICE_X16Y121        FDRE                                         r  A3_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[17]
                            (input port)
  Destination:            A1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.151ns (19.554%)  route 0.620ns (80.446%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.057ns (routing 0.501ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  A[17] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[17]_inst/I
    AA18                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.151     0.151 r  A_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.151    A_IBUF[17]_inst/OUT
    AA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.151 r  A_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.620     0.771    A_IBUF[17]
    SLICE_X4Y110         FDRE                                         r  A1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.057     1.832    clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  A1_reg[17]/C

Slack:                    inf
  Source:                 A[25]
                            (input port)
  Destination:            A2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.139ns (17.892%)  route 0.636ns (82.108%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.501ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB19                                              0.000     0.000 r  A[25] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[25]_inst/I
    AB19                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.139     0.139 r  A_IBUF[25]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.139    A_IBUF[25]_inst/OUT
    AB19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.139 r  A_IBUF[25]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.636     0.775    A_IBUF[25]
    SLICE_X4Y110         FDRE                                         r  A2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.059     1.834    clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  A2_reg[1]/C

Slack:                    inf
  Source:                 A[27]
                            (input port)
  Destination:            A2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.137ns (17.581%)  route 0.642ns (82.419%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.057ns (routing 0.501ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  A[27] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[27]_inst/I
    Y21                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.137     0.137 r  A_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.137    A_IBUF[27]_inst/OUT
    Y21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.137 r  A_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.642     0.779    A_IBUF[27]
    SLICE_X4Y110         FDRE                                         r  A2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.057     1.832    clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  A2_reg[3]/C

Slack:                    inf
  Source:                 A[19]
                            (input port)
  Destination:            A1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.143ns (18.354%)  route 0.637ns (81.646%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.501ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA17                                              0.000     0.000 r  A[19] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[19]_inst/I
    AA17                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.143     0.143 r  A_IBUF[19]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    A_IBUF[19]_inst/OUT
    AA17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.143 r  A_IBUF[19]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.637     0.780    A_IBUF[19]
    SLICE_X4Y110         FDRE                                         r  A1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.059     1.834    clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  A1_reg[19]/C

Slack:                    inf
  Source:                 A[16]
                            (input port)
  Destination:            A1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.161ns (20.467%)  route 0.624ns (79.533%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.055ns (routing 0.501ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  A[16] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[16]_inst/I
    Y18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.161     0.161 r  A_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.161    A_IBUF[16]_inst/OUT
    Y18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.161 r  A_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.624     0.785    A_IBUF[16]
    SLICE_X3Y110         FDRE                                         r  A1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.055     1.829    clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  A1_reg[16]/C

Slack:                    inf
  Source:                 A[18]
                            (input port)
  Destination:            A1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.699%)  route 0.644ns (81.301%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.057ns (routing 0.501ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  A[18] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[18]_inst/I
    Y17                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.148     0.148 r  A_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.148    A_IBUF[18]_inst/OUT
    Y17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.148 r  A_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.644     0.792    A_IBUF[18]
    SLICE_X4Y110         FDRE                                         r  A1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.057     1.832    clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  A1_reg[18]/C

Slack:                    inf
  Source:                 A[26]
                            (input port)
  Destination:            A2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.136ns (17.053%)  route 0.663ns (82.947%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.501ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y20                                               0.000     0.000 r  A[26] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[26]_inst/I
    Y20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.136     0.136 r  A_IBUF[26]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.136    A_IBUF[26]_inst/OUT
    Y20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.136 r  A_IBUF[26]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.663     0.799    A_IBUF[26]
    SLICE_X4Y110         FDRE                                         r  A2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.059     1.834    clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  A2_reg[2]/C

Slack:                    inf
  Source:                 A[20]
                            (input port)
  Destination:            A1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.158ns (19.670%)  route 0.645ns (80.330%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.059ns (routing 0.501ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  A[20] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[20]_inst/I
    AB17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.158     0.158 r  A_IBUF[20]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.158    A_IBUF[20]_inst/OUT
    AB17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.158 r  A_IBUF[20]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.645     0.803    A_IBUF[20]
    SLICE_X4Y110         FDRE                                         r  A1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.059     1.834    clk_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  A1_reg[20]/C

Slack:                    inf
  Source:                 A[23]
                            (input port)
  Destination:            A1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.154ns (19.006%)  route 0.657ns (80.994%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.055ns (routing 0.501ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  A[23] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[23]_inst/I
    AB20                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.154     0.154 r  A_IBUF[23]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.154    A_IBUF[23]_inst/OUT
    AB20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.154 r  A_IBUF[23]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.657     0.811    A_IBUF[23]
    SLICE_X3Y111         FDRE                                         r  A1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.055     1.829    clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  A1_reg[23]/C

Slack:                    inf
  Source:                 A[22]
                            (input port)
  Destination:            A1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.042ns period=2.083ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.152ns (18.697%)  route 0.662ns (81.303%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.055ns (routing 0.501ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  A[22] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[22]_inst/I
    AA20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.152     0.152 r  A_IBUF[22]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.152    A_IBUF[22]_inst/OUT
    AA20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.152 r  A_IBUF[22]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.662     0.814    A_IBUF[22]
    SLICE_X3Y111         FDRE                                         r  A1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=776, routed)         1.055     1.829    clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  A1_reg[22]/C





