@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":432:0:432:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4LiteSlaveCtrl.WREADYReg because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4LiteSlaveCtrl.currState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":344:0:344:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4LiteSlaveCtrl.AWREADYReg because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4LiteSlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":360:0:360:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4LiteSlaveCtrl.ARREADYReg because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4LiteSlaveCtrl.currState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":481:0:481:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4LiteSlaveCtrl.RVALIDReg because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4LiteSlaveCtrl.currState[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v":449:0:449:5|Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4LiteSlaveCtrl.BVALIDReg because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4LiteSlaveCtrl.currState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v":317:0:317:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.rmrReq because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_bufferDescriptors.currWrState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":1545:0:1545:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4MasterDMACtrl.beatsInWrBurst[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4MasterDMACtrl.beatsInWrBurst[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":2506:0:2506:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4MasterDMACtrl.beatsInRdBurst[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4MasterDMACtrl.beatsInRdBurst[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":1673:0:1673:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4MasterDMACtrl.AWLENReg[1] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4MasterDMACtrl.AWLENReg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v":610:2:610:7|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4MasterDMACtrl.ren_sc_d1 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.rdEn_f1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\se50p\se_50_p_bsp\libero\pcie_gen2_ep_demo_se50p_v2021.2\component\work\coredma_controller\coredma_controller_0\rtl\vlog\core\coreaxi4dmacontroller_cache.v":131:0:131:5|Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_memoryMapDMACache.rdEn_f2 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_AXI4MasterDMACtrl.ren_sc_d2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock PF_DDR4_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.CCC_0.pll_inst_0_clkint_4.
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock COREDDR_TIP_INT_Z146|VCO_PHSEL_ROTATE_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.CCC_0.PHASE_ROTATE_0.
@W: MT420 |Found inferred clock top|REF_CLK_0 with period 10.00ns. Please declare a user-defined clock on port REF_CLK_0.
