<div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Item No</th><th class="confluenceTh">Task Name</th><th class="confluenceTh">Task Description</th><th class="confluenceTh">Task Owner</th><th colspan="1" class="confluenceTh">Time Line</th><th class="confluenceTh">Update</th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ADM support needed for Width Adapters</td><td class="confluenceTd">Width adapters is in ADM. Need to work on architecture &amp; Parameters mapping</td><td class="confluenceTd">Mokhtar</td><td colspan="1" class="confluenceTd">Sept 18</td><td class="highlight-green confluenceTd" data-highlight-colour="green">Done</td><td class="confluenceTd"><ul style="list-style-type: square;"><li>Should be able to close on it 18 Sept</li><li>Ready 9/20</li><li>Saad to verify the Width adapter. Report status by Wed.</li></ul></td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">ADM support for Asynch Adapter</td><td class="confluenceTd">Asynch Adapter is in ADM. Need to work on architecture/parameters mapping.</td><td class="confluenceTd">Mokhtar</td><td colspan="1" class="confluenceTd"><p>Planned: Sept 18</p><p>Completed: Sept 25</p></td><td class="highlight-green confluenceTd" data-highlight-colour="green">Done</td><td class="confluenceTd"><ul style="list-style-type: square;"><li>Should be done 9/18</li><li>Missing capability in Maestro (Federico/Ken) to attach 2nd clock to outClk (<strong>RESOLVED 9/24/19</strong>)</li><li>Ken to add TCL support. Please update date. Done</li><li>Saad to receive the Asynch adapter later this week. Feedback received 9/25. <strong>Passing</strong>.</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">ATU-I parameter cleanup</td><td colspan="1" class="confluenceTd">All the ATU-I parameters required for the board demo have been reconciled between CPR and TACHL</td><td colspan="1" class="confluenceTd">Mokhtar</td><td colspan="1" class="confluenceTd">Sept 18</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">Done</td><td colspan="1" class="confluenceTd"><p>ATU-I (AXI) to ATU-T (APB) working.</p><p>Working on ATU-I to ATU-T (both AXI)</p><p>Verilator clean (PAM added by Mokhtar)</p></td></tr><tr><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">Pipe Adapter</td><td colspan="1" class="confluenceTd">Exercise the component in small design. Take it through RTL/Verilator.</td><td colspan="1" class="confluenceTd">Mokhtar</td><td colspan="1" class="confluenceTd">Sept 18</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">Done</td><td colspan="1" class="confluenceTd"><p>Mostly validation. Component already used in dryrun</p><p>Pipe is clean (9/18)</p><p>Passed on testcase to Saad. Update by end of today to Mokhtar and Design.</p><p>Pipe adapter currently verification test bench issue. RTL and SW clean. Sept 26/27 done.</p></td></tr><tr><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">Small sample network</td><td colspan="1" class="confluenceTd">Generate a small sample network as a pipe cleaner</td><td colspan="1" class="confluenceTd">Mokhtar</td><td colspan="1" class="confluenceTd">Json delivered by Mokhtar.</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">Done</td><td colspan="1" class="confluenceTd"><p>DV and Design will provide feedback to Mokhtar by 9/19</p><ul style="list-style-type: square;"><li>PAM added.</li><li>9/19 verification to provide feedback on the small design.</li><li>Mokhtar received feedback from Chandra/Saad. Made correction in pamSz. Chandra to do rerun.</li><li>Test cases are passing.</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">JSON description of the Seagate Network</td><td colspan="1" class="confluenceTd">Capture the Seagate design in a JSON format</td><td colspan="1" class="confluenceTd">Benoit</td><td colspan="1" class="confluenceTd">Done</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">Done</td><td colspan="1" class="confluenceTd">Design and SW to see if the JSON provided is complete.</td></tr><tr><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd">TCL script to create the Seagate Design</td><td colspan="1" class="confluenceTd">Generating TCL script from Benoit's provided JSON files</td><td colspan="1" class="confluenceTd">Dan/Mokhtar</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd">Done</td><td colspan="1" class="confluenceTd"><p>Ongoing activity. Found a bug that Benoit is in process of fixing</p><p>Mokhtar and Dan to validate the Seagate design using this script.</p></td></tr><tr><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">Support for fixed memory maps</td><td colspan="1" class="confluenceTd">Add support for fixed memory maps in addition to programmable ones. Requires some TCL front-end too</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36daed4d6b0070161eea" href="https://arterisip.atlassian.net/wiki/people/624b36daed4d6b0070161eea?ref=confluence" target="_blank" data-linked-resource-id="754406" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Federico Angiolini</a> / <a class="confluence-userlink user-mention" data-account-id="624b37831da0e100713c9ac2" href="https://arterisip.atlassian.net/wiki/people/624b37831da0e100713c9ac2?ref=confluence" target="_blank" data-linked-resource-id="789105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Ken Law</a></td><td colspan="1" class="confluenceTd"><p>Initial objective: Sep 30th</p></td><td colspan="1" class="confluenceTd">ongoing</td><td colspan="1" class="confluenceTd"><p>Initial ADM support for fixed memory maps committed Sep 30th. Structural rework requested by Benoit on Oct 1st to be completed by Oct 12th (<a class="confluence-userlink user-mention" data-account-id="624b36daed4d6b0070161eea" href="https://arterisip.atlassian.net/wiki/people/624b36daed4d6b0070161eea?ref=confluence" target="_blank" data-linked-resource-id="754406" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Federico Angiolini</a>), TCL by Oct 15th (<a class="confluence-userlink user-mention" data-account-id="624b37831da0e100713c9ac2" href="https://arterisip.atlassian.net/wiki/people/624b37831da0e100713c9ac2?ref=confluence" target="_blank" data-linked-resource-id="789105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Ken Law</a>). Aspects still unspecified.</p><ul class="inline-task-list" data-inline-tasks-content-id="16154800"><li data-inline-task-id="1">Benoit to provide spec on address translation (IxT triplets) as well as memory map switch bits.</li></ul>
</td></tr><tr><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Populating Packet header</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b36daed4d6b0070161eea" href="https://arterisip.atlassian.net/wiki/people/624b36daed4d6b0070161eea?ref=confluence" target="_blank" data-linked-resource-id="754406" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Federico Angiolini</a></td><td colspan="1" class="confluenceTd">Committed by Allan 9/26 ahead of schedule. Refactoring/cleanups by Federico also committed.</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">Done</td><td colspan="1" class="confluenceTd"><p>Placeholder logic exists, but only knows how to describe the packet format for an Ncore3 configuration network. Must be extended to accept arbitrary native sockets.</p></td></tr><tr><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">Memory Map</td><td colspan="1" class="confluenceTd">Benoit to provide the memory map for the design</td><td colspan="1" class="confluenceTd">Benoit</td><td colspan="1" class="confluenceTd"><p>Sept 20: memory map for the design (done)</p><p>Sept 27: update JSON files with memory map (done)</p></td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">Done</td><td colspan="1" class="confluenceTd">Benoit to complete update of JSON files 9/27: done</td></tr><tr><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd">Design Verification</td><td colspan="1" class="confluenceTd">Saad to perform design verification before the Demo</td><td colspan="1" class="confluenceTd">Saad</td><td colspan="1" class="confluenceTd">Oct 18th.</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Sept 30th as design input to DV team. This is the complete Seagate design</td></tr><tr><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd">Synthesis (PPA)</td><td colspan="1" class="confluenceTd">Mark to perform Synthesis on the Seagate design for PPA analysis</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a></td><td colspan="1" class="confluenceTd">Oct 15th</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p>Sept 30th as design input to Mark.</p><p>Syed to talk to Khaled about this. Khaled to talk to Khalil about this.</p></td></tr><tr><td colspan="1" class="confluenceTd">13</td><td colspan="1" class="confluenceTd">Mid sized network pipe cleaner</td><td colspan="1" class="confluenceTd"><p>Mid sized design before the full blown version of the Seagate design is built</p><p>1) Case 1: only ATUs and switches</p><p>2) Case 2: case 1 + pipe adapters</p><p>3) Case 3: case 2 + width adapters</p><p>4) Case 4: case 3 + async adapters</p></td><td colspan="1" class="confluenceTd">Mokhtar/John</td><td colspan="1" class="confluenceTd">Sept 20</td><td class="highlight-yellow confluenceTd" colspan="1" data-highlight-colour="yellow">Done</td><td colspan="1" class="confluenceTd"><p>Build a new mid sized network with all the different network elements present.</p><p>Planned Sept 20 : case 1 &amp; 2 testcases to DV. Delivered to DV on Sept 22. Done</p><p>Planned Sept 23 : case 2 &amp; 3 testcases to DV. To be delivered on Sept 24.</p><p>Case 3 delivered 09/24/19.</p><p>Case 4 (aka mid-size-full) delivered 09/26/19. Saad to provide feedback on 09/30/19</p><p> </p></td></tr><tr><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd">Simplified Seagate Powerpoint</td><td colspan="1" class="confluenceTd">Simplified network design on power point</td><td colspan="1" class="confluenceTd">Syed</td><td colspan="1" class="confluenceTd">Done</td><td class="highlight-green confluenceTd" colspan="1" data-highlight-colour="green">Done</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">PAM table population</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b36daed4d6b0070161eea" href="https://arterisip.atlassian.net/wiki/people/624b36daed4d6b0070161eea?ref=confluence" target="_blank" data-linked-resource-id="754406" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Federico Angiolini</a></p><p> </p></td><td colspan="1" class="confluenceTd">Initial objective: Oct 7th</td><td colspan="1" class="confluenceTd">Completion after #8.</td><td colspan="1" class="confluenceTd"><p>Maestro knows how to populate PAMs for an Ncore configuration network, this is an extension based on #8.<br/>Not blocking issue for now, as we can do it in TCL.</p></td></tr><tr><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">Seagate Design</td><td colspan="1" class="confluenceTd">Large design</td><td colspan="1" class="confluenceTd">Mokhtar/Dan</td><td colspan="1" class="confluenceTd">Oct 2</td><td colspan="1" class="confluenceTd">Delivered on 3th Oct</td><td colspan="1" class="confluenceTd">On track for now...</td></tr><tr><td colspan="1" class="confluenceTd">17</td><td colspan="1" class="confluenceTd">Presentation to the Board</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Oct 15</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr></tbody></table></div>