
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/johan/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Running command `verilog_defaults -push; verilog_defaults -add -defer; read_verilog i2s_topm.v i2s_codec.v dpram_rtl.v gen_event_reg.v  rx_i2s_wbd.v gen_control_reg.v  tx_i2s_wbd.v; verilog_defaults -pop; attrmap -tocase keep -imap keep=true keep=1 -imap keep=false keep=0 -remove keep=0; synth_ecp5 -top i2s_topm; write_json i2s_topm.json' --

1. Executing Verilog-2005 frontend: i2s_topm.v
Parsing Verilog input from `i2s_topm.v' to AST representation.
Storing AST representation for module `$abstract\i2s_topm'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: i2s_codec.v
Parsing Verilog input from `i2s_codec.v' to AST representation.
Storing AST representation for module `$abstract\i2s_codec'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: dpram_rtl.v
Parsing Verilog input from `dpram_rtl.v' to AST representation.
Storing AST representation for module `$abstract\dpram'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: gen_event_reg.v
Parsing Verilog input from `gen_event_reg.v' to AST representation.
Storing AST representation for module `$abstract\gen_event_reg'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: rx_i2s_wbd.v
Parsing Verilog input from `rx_i2s_wbd.v' to AST representation.
Storing AST representation for module `$abstract\rx_i2s_wbd'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: gen_control_reg.v
Parsing Verilog input from `gen_control_reg.v' to AST representation.
Storing AST representation for module `$abstract\gen_control_reg'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: tx_i2s_wbd.v
Parsing Verilog input from `tx_i2s_wbd.v' to AST representation.
Storing AST representation for module `$abstract\tx_i2s_wbd'.
Successfully finished Verilog frontend.

8. Executing ATTRMAP pass (move or copy attributes).

9. Executing SYNTH_ECP5 pass.

9.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

9.2. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

9.3. Executing HIERARCHY pass (managing design hierarchy).

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\i2s_topm'.
Generating RTLIL representation for module `\i2s_topm'.

9.4.1. Analyzing design hierarchy..
Top module:  \i2s_topm
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 6
Parameter \IS_RECEIVER = 0

9.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\i2s_codec'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 6
Parameter \IS_RECEIVER = 0
Generating RTLIL representation for module `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec'.
Parameter \DATA_WIDTH = 16
Parameter \RAM_WIDTH = 5
Parameter \mem_file_sound = 104'01101001011011100110100101110100011100110110111101110101011011100110010000101110011011010110010101101110

9.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \DATA_WIDTH = 16
Parameter \RAM_WIDTH = 5
Parameter \mem_file_sound = 104'01101001011011100110100101110100011100110110111101110101011011100110010000101110011011010110010101101110
Generating RTLIL representation for module `$paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram'.
Parameter \DATA_WIDTH = 16

9.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\gen_event_reg'.
Parameter \DATA_WIDTH = 16
Generating RTLIL representation for module `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 6

9.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\tx_i2s_wbd'.
Parameter \DATA_WIDTH = 16
Parameter \ADDR_WIDTH = 6
Generating RTLIL representation for module `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd'.
Parameter \DATA_WIDTH = 16

9.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\gen_control_reg'.
Parameter \DATA_WIDTH = 16
Generating RTLIL representation for module `$paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000'.

9.4.7. Analyzing design hierarchy..
Top module:  \i2s_topm
Used module:     $paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec
Used module:     $paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram
Used module:     $paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000
Used module:     $paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd
Used module:     $paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000

9.4.8. Analyzing design hierarchy..
Top module:  \i2s_topm
Used module:     $paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec
Used module:     $paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram
Used module:     $paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000
Used module:     $paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd
Used module:     $paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000
Removing unused module `$abstract\tx_i2s_wbd'.
Removing unused module `$abstract\gen_control_reg'.
Removing unused module `$abstract\rx_i2s_wbd'.
Removing unused module `$abstract\gen_event_reg'.
Removing unused module `$abstract\dpram'.
Removing unused module `$abstract\i2s_codec'.
Removing unused module `$abstract\i2s_topm'.
Removed 7 unused modules.

9.5. Executing PROC pass (convert processes to netlists).

9.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 1 empty switch in `$paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram.$proc$dpram_rtl.v:0$351'.
Removing empty process `$paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram.$proc$dpram_rtl.v:0$351'.
Found and cleaned up 1 empty switch in `$paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram.$proc$dpram_rtl.v:33$347'.
Removing empty process `$paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram.$proc$dpram_rtl.v:33$347'.
Found and cleaned up 1 empty switch in `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
Cleaned up 4 empty switches.

9.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$gen_control_reg.v:28$419 in module $paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000.
Marked 4 switch rules as full_case in process $proc$tx_i2s_wbd.v:79$375 in module $paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.
Marked 4 switch rules as full_case in process $proc$tx_i2s_wbd.v:54$369 in module $paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.
Marked 3 switch rules as full_case in process $proc$gen_event_reg.v:53$360 in module $paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$gen_event_reg.v:44$355 in module $paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.
Marked 13 switch rules as full_case in process $proc$i2s_codec.v:123$248 in module $paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.
Marked 4 switch rules as full_case in process $proc$i2s_codec.v:90$238 in module $paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.
Marked 2 switch rules as full_case in process $proc$i2s_codec.v:69$231 in module $paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.
Removed a total of 0 dead cases.

9.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 50 assignments to connections.

9.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0

9.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_control_reg.v:28$419'.
Found async reset \wb_rst_i in `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:79$375'.
Found async reset \wb_rst_i in `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:54$369'.
Found async reset \rst in `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_event_reg.v:53$360'.

9.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `$paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_control_reg.v:28$419'.
     1/1: $0\ctrl_internal[15:0]
Creating decoders for process `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:107$392'.
Creating decoders for process `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:79$375'.
     1/1: $0\iwr[0:0]
Creating decoders for process `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:54$369'.
     1/1: $0\iack[0:0]
Creating decoders for process `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_event_reg.v:53$360'.
     1/2: $0\evt1[0:0]
     2/2: $0\evt0[0:0]
Creating decoders for process `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_event_reg.v:44$355'.
     1/1: $0\evt_irq[0:0]
Creating decoders for process `$paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram.$proc$dpram_rtl.v:39$348'.
     1/1: $0\dout[15:0]
Creating decoders for process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:47$346'.
Creating decoders for process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
     1/34: $5$lookahead\data_in$247[15:0]$305
     2/34: $5$bitselwrite$data$i2s_codec.v:178$228[15:0]$302
     3/34: $5$bitselwrite$mask$i2s_codec.v:178$227[15:0]$301
     4/34: $5$bitselwrite$data$i2s_codec.v:181$230[15:0]$304
     5/34: $5$bitselwrite$mask$i2s_codec.v:181$229[15:0]$303
     6/34: $4$lookahead\data_in$247[15:0]$297
     7/34: $4$bitselwrite$data$i2s_codec.v:181$230[15:0]$296
     8/34: $4$bitselwrite$mask$i2s_codec.v:181$229[15:0]$295
     9/34: $4$bitselwrite$data$i2s_codec.v:178$228[15:0]$294
    10/34: $4$bitselwrite$mask$i2s_codec.v:178$227[15:0]$293
    11/34: $3$lookahead\data_in$247[15:0]$289
    12/34: $3$bitselwrite$data$i2s_codec.v:181$230[15:0]$288
    13/34: $3$bitselwrite$mask$i2s_codec.v:181$229[15:0]$287
    14/34: $3$bitselwrite$data$i2s_codec.v:178$228[15:0]$286
    15/34: $3$bitselwrite$mask$i2s_codec.v:178$227[15:0]$285
    16/34: $2$lookahead\data_in$247[15:0]$264
    17/34: $2$bitselwrite$data$i2s_codec.v:181$230[15:0]$263
    18/34: $2$bitselwrite$mask$i2s_codec.v:181$229[15:0]$262
    19/34: $2$bitselwrite$data$i2s_codec.v:178$228[15:0]$261
    20/34: $2$bitselwrite$mask$i2s_codec.v:178$227[15:0]$260
    21/34: $1$lookahead\data_in$247[15:0]$259
    22/34: $1$bitselwrite$data$i2s_codec.v:181$230[15:0]$258
    23/34: $1$bitselwrite$mask$i2s_codec.v:181$229[15:0]$257
    24/34: $1$bitselwrite$data$i2s_codec.v:178$228[15:0]$256
    25/34: $1$bitselwrite$mask$i2s_codec.v:178$227[15:0]$255
    26/34: $0\imem_rdwr[0:0]
    27/34: $0\new_word[0:0]
    28/34: $0\bits_to_trx[5:0]
    29/34: $0\bit_cnt[5:0]
    30/34: $0\sd_ctrl[4:0]
    31/34: $0\adr_cnt[7:0]
    32/34: $0\evt_lsbf[0:0]
    33/34: $0\evt_hsbf[0:0]
    34/34: $0\i2s_sd_o[0:0]
Creating decoders for process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:90$238'.
     1/4: $0\ws_cnt[4:0]
     2/4: $0\i2s_ws[0:0]
     3/4: $0\ws_neg_edge[0:0]
     4/4: $0\ws_pos_edge[0:0]
Creating decoders for process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:69$231'.
     1/4: $0\toggle[0:0]
     2/4: $0\clk_cnt[4:0]
     3/4: $0\i2s_clk_en[0:0]
     4/4: $0\neg_edge[0:0]

9.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\temp_data' from process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:47$346'.

9.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$998' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$999' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$1000' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$1001' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1002' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1003' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1004' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000.\ctrl_internal' using process `$paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_control_reg.v:28$419'.
  created $adff cell `$procdff$1005' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.\rdout' using process `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:107$392'.
  created $dff cell `$procdff$1006' with positive edge clock.
Creating register for signal `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.\iwr' using process `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:79$375'.
  created $adff cell `$procdff$1007' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.\iack' using process `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:54$369'.
  created $adff cell `$procdff$1008' with positive edge clock and positive level reset.
Creating register for signal `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.\evt0' using process `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_event_reg.v:53$360'.
  created $adff cell `$procdff$1009' with positive edge clock and positive level reset.
Creating register for signal `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.\evt1' using process `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_event_reg.v:53$360'.
  created $adff cell `$procdff$1010' with positive edge clock and positive level reset.
Creating register for signal `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.\evt_irq' using process `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_event_reg.v:44$355'.
  created $dff cell `$procdff$1011' with positive edge clock.
Creating register for signal `$paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram.\dout' using process `$paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram.$proc$dpram_rtl.v:39$348'.
  created $dff cell `$procdff$1012' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\i2s_sd_o' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1013' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\evt_hsbf' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1014' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\evt_lsbf' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1015' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\adr_cnt' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1016' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\sd_ctrl' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1017' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\bit_cnt' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1018' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\bits_to_trx' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1019' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\data_in' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1020' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\new_word' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1021' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\imem_rdwr' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1022' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$bitselwrite$mask$i2s_codec.v:178$227' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1023' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$bitselwrite$data$i2s_codec.v:178$228' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1024' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$bitselwrite$mask$i2s_codec.v:181$229' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1025' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$bitselwrite$data$i2s_codec.v:181$230' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1026' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$lookahead\data_in$247' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
  created $dff cell `$procdff$1027' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\ws_pos_edge' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:90$238'.
  created $dff cell `$procdff$1028' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\ws_neg_edge' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:90$238'.
  created $dff cell `$procdff$1029' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\i2s_ws' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:90$238'.
  created $dff cell `$procdff$1030' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\ws_cnt' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:90$238'.
  created $dff cell `$procdff$1031' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\i2s_clk_en' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:69$231'.
  created $dff cell `$procdff$1032' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\clk_cnt' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:69$231'.
  created $dff cell `$procdff$1033' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\toggle' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:69$231'.
  created $dff cell `$procdff$1034' with positive edge clock.
Creating register for signal `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.\neg_edge' using process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:69$231'.
  created $dff cell `$procdff$1035' with positive edge clock.

9.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 1 empty switch in `$paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_control_reg.v:28$419'.
Removing empty process `$paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_control_reg.v:28$419'.
Removing empty process `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:107$392'.
Found and cleaned up 3 empty switches in `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:79$375'.
Removing empty process `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:79$375'.
Found and cleaned up 3 empty switches in `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:54$369'.
Removing empty process `$paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.$proc$tx_i2s_wbd.v:54$369'.
Found and cleaned up 4 empty switches in `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_event_reg.v:53$360'.
Removing empty process `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_event_reg.v:53$360'.
Found and cleaned up 1 empty switch in `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_event_reg.v:44$355'.
Removing empty process `$paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.$proc$gen_event_reg.v:44$355'.
Found and cleaned up 1 empty switch in `$paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram.$proc$dpram_rtl.v:39$348'.
Removing empty process `$paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram.$proc$dpram_rtl.v:39$348'.
Removing empty process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:47$346'.
Found and cleaned up 19 empty switches in `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
Removing empty process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:123$248'.
Found and cleaned up 4 empty switches in `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:90$238'.
Removing empty process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:90$238'.
Found and cleaned up 2 empty switches in `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:69$231'.
Removing empty process `$paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.$proc$i2s_codec.v:69$231'.
Cleaned up 42 empty switches.

9.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000.
Optimizing module $paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.
Optimizing module $paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.
Optimizing module $paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram.
Optimizing module $paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.
Optimizing module i2s_topm.

9.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\gen_control_reg\DATA_WIDTH=s32'00000000000000000000000000010000.
Deleting now unused module $paramod$2392eb50145e567dd559ac4eec2907baf93cc7de\tx_i2s_wbd.
Deleting now unused module $paramod\gen_event_reg\DATA_WIDTH=s32'00000000000000000000000000010000.
Deleting now unused module $paramod$7374775e7aa620748e02042d41801cc6efc39cbf\dpram.
Deleting now unused module $paramod$0a225e74ba4a70548319fe4afc40ab29a71931a3\i2s_codec.

9.7. Executing TRIBUF pass.

9.8. Executing DEMINOUT pass (demote inout ports to input or output).

9.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 100 unused cells and 391 unused wires.

9.11. Executing CHECK pass (checking for obvious problems).
Checking module i2s_topm...
Warning: Wire i2s_topm.\rx_int_o is used but has no driver.
Found and reported 1 problems.

9.12. Executing OPT pass (performing simple optimizations).

9.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 44 cells.

9.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2s_topm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\genblk5.TRANSMITTER_DEC.$procmux$771.
    dead port 2/2 on $mux $flatten\genblk5.TRANSMITTER_DEC.$procmux$853.
Removed 2 multiplexer ports.

9.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2s_topm.
    New ctrl vector for $pmux cell $flatten\genblk5.TRANSMITTER_DEC.$procmux$746: { $flatten\genblk5.TRANSMITTER_DEC.$procmux$773_CMP $flatten\genblk5.TRANSMITTER_DEC.$procmux$765_CMP $auto$opt_reduce.cc:134:opt_mux$1037 }
    New ctrl vector for $pmux cell $flatten\genblk5.TRANSMITTER_DEC.$procmux$778: { $flatten\genblk5.TRANSMITTER_DEC.$procmux$765_CMP $auto$opt_reduce.cc:134:opt_mux$1039 }
    New ctrl vector for $pmux cell $flatten\genblk5.TRANSMITTER_DEC.$procmux$801: { $flatten\genblk5.TRANSMITTER_DEC.$procmux$765_CMP $auto$opt_reduce.cc:134:opt_mux$1041 }
    New ctrl vector for $mux cell $flatten\genblk5.TRANSMITTER_DEC.$procmux$813: { }
    New ctrl vector for $pmux cell $flatten\genblk2.TRANSMITTER_WB.$procmux$447: $flatten\genblk2.TRANSMITTER_WB.$procmux$452_CMP
    New ctrl vector for $pmux cell $flatten\genblk2.TRANSMITTER_WB.$procmux$457: $flatten\genblk2.TRANSMITTER_WB.$procmux$452_CMP
  Optimizing cells in module \i2s_topm.
Performed a total of 6 changes.

9.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 3 cells.

9.12.6. Executing OPT_DFF pass (perform DFF optimizations).

9.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 1 unused cells and 54 unused wires.

9.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.12.9. Rerunning OPT passes. (Maybe there is more to do..)

9.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2s_topm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2s_topm.
Performed a total of 0 changes.

9.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 0 cells.

9.12.13. Executing OPT_DFF pass (perform DFF optimizations).

9.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..

9.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.12.16. Finished OPT passes. (There is nothing left to do.)

9.13. Executing FSM pass (extract and optimize FSM).

9.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register i2s_topm.genblk5.TRANSMITTER_DEC.sd_ctrl.

9.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\genblk5.TRANSMITTER_DEC.sd_ctrl' from module `\i2s_topm'.
  found $dff cell for state register: $flatten\genblk5.TRANSMITTER_DEC.$procdff$1017
  root of input selection tree: $flatten\genblk5.TRANSMITTER_DEC.$0\sd_ctrl[4:0]
  found reset state: 5'00000 (guessed from mux tree)
  found ctrl input: \CONF.ctrl_internal [0]
  found state code: 5'00000
  found ctrl input: $flatten\genblk5.TRANSMITTER_DEC.$procmux$747_CMP
  found ctrl input: $flatten\genblk5.TRANSMITTER_DEC.$procmux$748_CMP
  found ctrl input: $flatten\genblk5.TRANSMITTER_DEC.$procmux$765_CMP
  found ctrl input: $flatten\genblk5.TRANSMITTER_DEC.$procmux$783_CMP
  found ctrl input: $flatten\genblk5.TRANSMITTER_DEC.$procmux$773_CMP
  found state code: 5'00010
  found state code: 5'00100
  found ctrl input: $flatten\genblk5.TRANSMITTER_DEC.$logic_and$i2s_codec.v:161$280_Y
  found ctrl input: $flatten\genblk5.TRANSMITTER_DEC.$logic_and$i2s_codec.v:189$329_Y
  found ctrl input: $flatten\genblk5.TRANSMITTER_DEC.$logic_or$i2s_codec.v:145$276_Y
  found ctrl output: $flatten\genblk5.TRANSMITTER_DEC.$procmux$783_CMP
  found ctrl output: $flatten\genblk5.TRANSMITTER_DEC.$procmux$773_CMP
  found ctrl output: $flatten\genblk5.TRANSMITTER_DEC.$procmux$765_CMP
  found ctrl output: $flatten\genblk5.TRANSMITTER_DEC.$procmux$748_CMP
  found ctrl output: $flatten\genblk5.TRANSMITTER_DEC.$procmux$747_CMP
  ctrl inputs: { $flatten\genblk5.TRANSMITTER_DEC.$logic_or$i2s_codec.v:145$276_Y $flatten\genblk5.TRANSMITTER_DEC.$logic_and$i2s_codec.v:161$280_Y $flatten\genblk5.TRANSMITTER_DEC.$logic_and$i2s_codec.v:189$329_Y \CONF.ctrl_internal [0] }
  ctrl outputs: { $flatten\genblk5.TRANSMITTER_DEC.$0\sd_ctrl[4:0] $flatten\genblk5.TRANSMITTER_DEC.$procmux$747_CMP $flatten\genblk5.TRANSMITTER_DEC.$procmux$748_CMP $flatten\genblk5.TRANSMITTER_DEC.$procmux$765_CMP $flatten\genblk5.TRANSMITTER_DEC.$procmux$773_CMP $flatten\genblk5.TRANSMITTER_DEC.$procmux$783_CMP }
  transition:    5'00000 4'---0 ->    5'00000 10'0000000010
  transition:    5'00000 4'0--1 ->    5'00000 10'0000000010
  transition:    5'00000 4'1--1 ->    5'00010 10'0001000010
  transition:    5'00100 4'---0 ->    5'00000 10'0000010000
  transition:    5'00100 4'---1 ->    5'00010 10'0001010000
  transition:    5'00010 4'---0 ->    5'00000 10'0000000100
  transition:    5'00010 4'-0-1 ->    5'00010 10'0001000100
  transition:    5'00010 4'-101 ->    5'00100 10'0010000100
  transition:    5'00010 4'-111 ->    5'00010 10'0001000100

9.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\genblk5.TRANSMITTER_DEC.sd_ctrl$1042' from module `\i2s_topm'.

9.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 12 unused cells and 12 unused wires.

9.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\genblk5.TRANSMITTER_DEC.sd_ctrl$1042' from module `\i2s_topm'.
  Removing unused output signal $flatten\genblk5.TRANSMITTER_DEC.$0\sd_ctrl[4:0] [0].
  Removing unused output signal $flatten\genblk5.TRANSMITTER_DEC.$0\sd_ctrl[4:0] [1].
  Removing unused output signal $flatten\genblk5.TRANSMITTER_DEC.$0\sd_ctrl[4:0] [2].
  Removing unused output signal $flatten\genblk5.TRANSMITTER_DEC.$0\sd_ctrl[4:0] [3].
  Removing unused output signal $flatten\genblk5.TRANSMITTER_DEC.$0\sd_ctrl[4:0] [4].

9.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\genblk5.TRANSMITTER_DEC.sd_ctrl$1042' from module `\i2s_topm' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> --1
  00100 -> -1-
  00010 -> 1--

9.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\genblk5.TRANSMITTER_DEC.sd_ctrl$1042' from module `i2s_topm':
-------------------------------------

  Information on FSM $fsm$\genblk5.TRANSMITTER_DEC.sd_ctrl$1042 (\genblk5.TRANSMITTER_DEC.sd_ctrl):

  Number of input signals:    4
  Number of output signals:   5
  Number of state bits:       3

  Input signals:
    0: \CONF.ctrl_internal [0]
    1: $flatten\genblk5.TRANSMITTER_DEC.$logic_and$i2s_codec.v:189$329_Y
    2: $flatten\genblk5.TRANSMITTER_DEC.$logic_and$i2s_codec.v:161$280_Y
    3: $flatten\genblk5.TRANSMITTER_DEC.$logic_or$i2s_codec.v:145$276_Y

  Output signals:
    0: $flatten\genblk5.TRANSMITTER_DEC.$procmux$783_CMP
    1: $flatten\genblk5.TRANSMITTER_DEC.$procmux$773_CMP
    2: $flatten\genblk5.TRANSMITTER_DEC.$procmux$765_CMP
    3: $flatten\genblk5.TRANSMITTER_DEC.$procmux$748_CMP
    4: $flatten\genblk5.TRANSMITTER_DEC.$procmux$747_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 5'00010
      1:     0 4'0--1   ->     0 5'00010
      2:     0 4'1--1   ->     2 5'00010
      3:     1 4'---0   ->     0 5'10000
      4:     1 4'---1   ->     2 5'10000
      5:     2 4'---0   ->     0 5'00100
      6:     2 4'-101   ->     1 5'00100
      7:     2 4'-111   ->     2 5'00100
      8:     2 4'-0-1   ->     2 5'00100

-------------------------------------

9.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\genblk5.TRANSMITTER_DEC.sd_ctrl$1042' from module `\i2s_topm'.

9.14. Executing OPT pass (performing simple optimizations).

9.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 0 cells.

9.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2s_topm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/4 on $pmux $flatten\genblk5.TRANSMITTER_DEC.$procmux$861.
    dead port 3/4 on $pmux $flatten\genblk5.TRANSMITTER_DEC.$procmux$861.
    dead port 2/4 on $pmux $flatten\genblk5.TRANSMITTER_DEC.$procmux$876.
    dead port 2/4 on $pmux $flatten\genblk5.TRANSMITTER_DEC.$procmux$897.
Removed 4 multiplexer ports.

9.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2s_topm.
Performed a total of 0 changes.

9.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 0 cells.

9.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1035 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$993_Y, Q = \genblk5.TRANSMITTER_DEC.neg_edge, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1081 ($sdff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$logic_not$i2s_codec.v:82$237_Y, Q = \genblk5.TRANSMITTER_DEC.neg_edge).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1034 ($dff) from module i2s_topm (D = \genblk5.TRANSMITTER_DEC.neg_edge, Q = \genblk5.TRANSMITTER_DEC.toggle, rval = 1'0).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1033 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$mod$i2s_codec.v:77$236_Y [4:0], Q = \genblk5.TRANSMITTER_DEC.clk_cnt, rval = 5'00000).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1032 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$987_Y, Q = \genblk5.TRANSMITTER_DEC.i2s_clk_en, rval = 1'0).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1031 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$939_Y, Q = \genblk5.TRANSMITTER_DEC.ws_cnt, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$1088 ($sdff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$937_Y, Q = \genblk5.TRANSMITTER_DEC.ws_cnt).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1030 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$948_Y, Q = \genblk5.TRANSMITTER_DEC.i2s_ws, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1090 ($sdff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$logic_not$i2s_codec.v:101$245_Y, Q = \genblk5.TRANSMITTER_DEC.i2s_ws).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1029 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$958_Y, Q = \genblk5.TRANSMITTER_DEC.ws_neg_edge, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1098 ($sdff) from module i2s_topm (D = 1'1, Q = \genblk5.TRANSMITTER_DEC.ws_neg_edge).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1028 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$970_Y, Q = \genblk5.TRANSMITTER_DEC.ws_pos_edge, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1106 ($sdff) from module i2s_topm (D = 1'1, Q = \genblk5.TRANSMITTER_DEC.ws_pos_edge).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1022 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$746_Y, Q = \genblk5.TRANSMITTER_DEC.imem_rdwr, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1114 ($sdff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$746_Y, Q = \genblk5.TRANSMITTER_DEC.imem_rdwr).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1021 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$778_Y, Q = \genblk5.TRANSMITTER_DEC.new_word, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1118 ($sdff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$778_Y, Q = \genblk5.TRANSMITTER_DEC.new_word).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1019 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$795_Y, Q = \genblk5.TRANSMITTER_DEC.bits_to_trx, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1126 ($sdff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$793_Y, Q = \genblk5.TRANSMITTER_DEC.bits_to_trx).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1018 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$801_Y, Q = \genblk5.TRANSMITTER_DEC.bit_cnt, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1128 ($sdff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$801_Y, Q = \genblk5.TRANSMITTER_DEC.bit_cnt).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1016 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$861_Y, Q = \genblk5.TRANSMITTER_DEC.adr_cnt, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1136 ($sdff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$mod$i2s_codec.v:201$336_Y [7:0], Q = \genblk5.TRANSMITTER_DEC.adr_cnt).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1015 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$876_Y, Q = \genblk5.TRANSMITTER_DEC.evt_lsbf, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1142 ($sdff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$876_Y, Q = \genblk5.TRANSMITTER_DEC.evt_lsbf).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1014 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$897_Y, Q = \genblk5.TRANSMITTER_DEC.evt_hsbf, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1146 ($sdff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$897_Y, Q = \genblk5.TRANSMITTER_DEC.evt_hsbf).
Adding SRST signal on $flatten\genblk5.TRANSMITTER_DEC.$procdff$1013 ($dff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$930_Y, Q = \genblk5.TRANSMITTER_DEC.i2s_sd_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1150 ($sdff) from module i2s_topm (D = $flatten\genblk5.TRANSMITTER_DEC.$procmux$924_Y, Q = \genblk5.TRANSMITTER_DEC.i2s_sd_o).
Adding EN signal on $flatten\genblk4.TRANSMITTER_MEM.$procdff$1012 ($dff) from module i2s_topm (D = $flatten\genblk4.TRANSMITTER_MEM.$memrd$\memory$dpram_rtl.v:43$349_DATA, Q = \genblk4.TRANSMITTER_MEM.dout).
Adding EN signal on $flatten\genblk3.TRANSMITTER_ISTAT.$procdff$1010 ($adff) from module i2s_topm (D = $flatten\genblk3.TRANSMITTER_ISTAT.$0\evt1[0:0], Q = \genblk3.TRANSMITTER_ISTAT.evt1).
Adding EN signal on $flatten\genblk3.TRANSMITTER_ISTAT.$procdff$1009 ($adff) from module i2s_topm (D = $flatten\genblk3.TRANSMITTER_ISTAT.$0\evt0[0:0], Q = \genblk3.TRANSMITTER_ISTAT.evt0).
Adding EN signal on $flatten\CONF.$procdff$1005 ($adff) from module i2s_topm (D = \wb_dat_i, Q = \CONF.ctrl_internal).

9.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 35 unused cells and 46 unused wires.

9.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.14.9. Rerunning OPT passes. (Maybe there is more to do..)

9.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2s_topm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2s_topm.
Performed a total of 0 changes.

9.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 6 cells.

9.14.13. Executing OPT_DFF pass (perform DFF optimizations).

9.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 0 unused cells and 6 unused wires.

9.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.14.16. Rerunning OPT passes. (Maybe there is more to do..)

9.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2s_topm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2s_topm.
Performed a total of 0 changes.

9.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 0 cells.

9.14.20. Executing OPT_DFF pass (perform DFF optimizations).

9.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..

9.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.14.23. Finished OPT passes. (There is nothing left to do.)

9.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port i2s_topm.$flatten\genblk4.TRANSMITTER_MEM.$meminit$\memory$dpram_rtl.v:0$350 (genblk4.TRANSMITTER_MEM.memory).
Removed top 16 bits (of 32) from port Y of cell i2s_topm.$or$i2s_topm.v:60$225 ($or).
Removed top 16 bits (of 32) from mux cell i2s_topm.$ternary$i2s_topm.v:60$226 ($mux).
Removed top 16 bits (of 32) from mux cell i2s_topm.$flatten\CONF.$ternary$gen_control_reg.v:25$418 ($mux).
Removed top 1 bits (of 3) from port B of cell i2s_topm.$flatten\genblk2.TRANSMITTER_WB.$procmux$452_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell i2s_topm.$flatten\genblk2.TRANSMITTER_WB.$eq$tx_i2s_wbd.v:117$403 ($eq).
Removed cell i2s_topm.$flatten\genblk3.TRANSMITTER_ISTAT.$procmux$465 ($mux).
Removed cell i2s_topm.$flatten\genblk3.TRANSMITTER_ISTAT.$procmux$470 ($mux).
Removed top 14 bits (of 16) from port A of cell i2s_topm.$flatten\genblk3.TRANSMITTER_ISTAT.$and$gen_event_reg.v:45$356 ($and).
Removed top 14 bits (of 16) from port B of cell i2s_topm.$flatten\genblk3.TRANSMITTER_ISTAT.$and$gen_event_reg.v:45$356 ($and).
Removed top 14 bits (of 16) from port Y of cell i2s_topm.$flatten\genblk3.TRANSMITTER_ISTAT.$and$gen_event_reg.v:45$356 ($and).
Removed top 30 bits (of 32) from mux cell i2s_topm.$flatten\genblk3.TRANSMITTER_ISTAT.$ternary$gen_event_reg.v:37$354 ($mux).
Removed top 1 bits (of 2) from port B of cell i2s_topm.$auto$opt_dff.cc:198:make_patterns_logic$1132 ($ne).
Removed top 1 bits (of 2) from port B of cell i2s_topm.$auto$opt_dff.cc:198:make_patterns_logic$1122 ($ne).
Removed top 1 bits (of 2) from port B of cell i2s_topm.$auto$fsm_map.cc:77:implement_pattern_cache$1056 ($eq).
Removed top 1 bits (of 2) from port B of cell i2s_topm.$auto$fsm_map.cc:77:implement_pattern_cache$1069 ($eq).
Removed cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$procmux$815 ($mux).
Removed cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$procmux$780 ($mux).
Removed top 3 bits (of 8) from port B of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$eq$i2s_codec.v:207$338 ($eq).
Removed top 4 bits (of 8) from port B of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$eq$i2s_codec.v:202$337 ($eq).
Removed top 24 bits (of 32) from port Y of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$mod$i2s_codec.v:201$336 ($and).
Removed top 24 bits (of 32) from port A of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$mod$i2s_codec.v:201$336 ($and).
Removed top 31 bits (of 32) from port B of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:201$335 ($add).
Removed top 24 bits (of 32) from port Y of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:201$335 ($add).
Removed top 31 bits (of 32) from port B of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:190$330 ($add).
Removed top 26 bits (of 32) from port Y of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:190$330 ($add).
Removed top 31 bits (of 32) from port B of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$sub$i2s_codec.v:140$268 ($sub).
Removed top 26 bits (of 32) from port Y of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$sub$i2s_codec.v:140$268 ($sub).
Removed top 26 bits (of 32) from port B of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$lt$i2s_codec.v:139$266 ($lt).
Removed top 28 bits (of 32) from port B of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$gt$i2s_codec.v:139$265 ($gt).
Removed top 31 bits (of 32) from port B of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:99$244 ($add).
Removed top 27 bits (of 32) from port Y of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:99$244 ($add).
Removed top 27 bits (of 32) from port Y of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$mod$i2s_codec.v:77$236 ($and).
Removed top 27 bits (of 32) from port A of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$mod$i2s_codec.v:77$236 ($and).
Removed top 31 bits (of 32) from port B of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:77$235 ($add).
Removed top 27 bits (of 32) from port Y of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:77$235 ($add).
Removed top 31 bits (of 32) from port B of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:76$233 ($add).
Removed top 26 bits (of 32) from port Y of cell i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:76$233 ($add).
Removed top 14 bits (of 16) from wire i2s_topm.$flatten\genblk3.TRANSMITTER_ISTAT.$and$gen_event_reg.v:45$356_Y.
Removed top 30 bits (of 32) from wire i2s_topm.$flatten\genblk3.TRANSMITTER_ISTAT.$ternary$gen_event_reg.v:37$354_Y.
Removed top 24 bits (of 32) from wire i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:201$335_Y.
Removed top 26 bits (of 32) from wire i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:76$233_Y.
Removed top 27 bits (of 32) from wire i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:77$235_Y.
Removed top 27 bits (of 32) from wire i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:99$244_Y.
Removed top 26 bits (of 32) from wire i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$mod$i2s_codec.v:201$336_Y.
Removed top 27 bits (of 32) from wire i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$mod$i2s_codec.v:77$236_Y.
Removed top 26 bits (of 32) from wire i2s_topm.$flatten\genblk5.TRANSMITTER_DEC.$sub$i2s_codec.v:140$268_Y.
Removed top 16 bits (of 32) from wire i2s_topm.$or$i2s_topm.v:60$225_Y.
Removed top 14 bits (of 16) from wire i2s_topm.intmask_bits.
Removed top 14 bits (of 16) from wire i2s_topm.intstat_dout.
Removed top 14 bits (of 16) from wire i2s_topm.intstat_events.

9.16. Executing PEEPOPT pass (run peephole optimizers).

9.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 0 unused cells and 20 unused wires.

9.18. Executing SHARE pass (SAT-based resource sharing).

9.19. Executing TECHMAP pass (map to technology primitives).

9.19.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

9.19.2. Continuing TECHMAP pass.
No more expansions possible.

9.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..

9.22. Executing TECHMAP pass (map to technology primitives).

9.22.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

9.22.2. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

9.22.3. Continuing TECHMAP pass.
No more expansions possible.

9.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module i2s_topm:
  creating $macc model for $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:190$330 ($add).
  creating $macc model for $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:201$335 ($add).
  creating $macc model for $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:76$233 ($add).
  creating $macc model for $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:77$235 ($add).
  creating $macc model for $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:99$244 ($add).
  creating $macc model for $flatten\genblk5.TRANSMITTER_DEC.$sub$i2s_codec.v:140$268 ($sub).
  creating $macc model for $flatten\genblk5.TRANSMITTER_DEC.$sub$i2s_codec.v:191$331 ($sub).
  creating $alu model for $macc $flatten\genblk5.TRANSMITTER_DEC.$sub$i2s_codec.v:191$331.
  creating $alu model for $macc $flatten\genblk5.TRANSMITTER_DEC.$sub$i2s_codec.v:140$268.
  creating $alu model for $macc $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:99$244.
  creating $alu model for $macc $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:77$235.
  creating $alu model for $macc $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:76$233.
  creating $alu model for $macc $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:201$335.
  creating $alu model for $macc $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:190$330.
  creating $alu model for $flatten\genblk5.TRANSMITTER_DEC.$gt$i2s_codec.v:139$265 ($gt): new $alu
  creating $alu model for $flatten\genblk5.TRANSMITTER_DEC.$gt$i2s_codec.v:194$334 ($gt): new $alu
  creating $alu model for $flatten\genblk5.TRANSMITTER_DEC.$lt$i2s_codec.v:139$266 ($lt): new $alu
  creating $alu model for $flatten\genblk5.TRANSMITTER_DEC.$lt$i2s_codec.v:189$327 ($lt): merged with $flatten\genblk5.TRANSMITTER_DEC.$gt$i2s_codec.v:194$334.
  creating $alu model for $flatten\genblk5.TRANSMITTER_DEC.$lt$i2s_codec.v:76$234 ($lt): new $alu
  creating $alu model for $flatten\genblk5.TRANSMITTER_DEC.$lt$i2s_codec.v:98$243 ($lt): new $alu
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$lt$i2s_codec.v:98$243: $auto$alumacc.cc:485:replace_alu$1181
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$lt$i2s_codec.v:76$234: $auto$alumacc.cc:485:replace_alu$1186
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$lt$i2s_codec.v:139$266: $auto$alumacc.cc:485:replace_alu$1191
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$gt$i2s_codec.v:194$334, $flatten\genblk5.TRANSMITTER_DEC.$lt$i2s_codec.v:189$327: $auto$alumacc.cc:485:replace_alu$1202
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$gt$i2s_codec.v:139$265: $auto$alumacc.cc:485:replace_alu$1213
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:190$330: $auto$alumacc.cc:485:replace_alu$1218
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:201$335: $auto$alumacc.cc:485:replace_alu$1221
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:76$233: $auto$alumacc.cc:485:replace_alu$1224
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:77$235: $auto$alumacc.cc:485:replace_alu$1227
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$add$i2s_codec.v:99$244: $auto$alumacc.cc:485:replace_alu$1230
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$sub$i2s_codec.v:140$268: $auto$alumacc.cc:485:replace_alu$1233
  creating $alu cell for $flatten\genblk5.TRANSMITTER_DEC.$sub$i2s_codec.v:191$331: $auto$alumacc.cc:485:replace_alu$1236
  created 12 $alu and 0 $macc cells.

9.24. Executing OPT pass (performing simple optimizations).

9.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 0 cells.

9.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2s_topm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2s_topm.
Performed a total of 0 changes.

9.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 0 cells.

9.24.6. Executing OPT_DFF pass (perform DFF optimizations).

9.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 2 unused cells and 9 unused wires.

9.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.24.9. Rerunning OPT passes. (Maybe there is more to do..)

9.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2s_topm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2s_topm.
Performed a total of 0 changes.

9.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 0 cells.

9.24.13. Executing OPT_DFF pass (perform DFF optimizations).

9.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..

9.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.24.16. Finished OPT passes. (There is nothing left to do.)

9.25. Executing MEMORY pass.

9.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

9.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

9.25.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\genblk4.TRANSMITTER_MEM.memory'[0] in module `\i2s_topm': merging output FF to cell.

9.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 1 unused cells and 17 unused wires.

9.25.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.25.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

9.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..

9.25.9. Executing MEMORY_COLLECT pass (generating $mem cells).

9.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..

9.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing i2s_topm.genblk4.TRANSMITTER_MEM.memory:
  Properties: ports=1 bits=512 rports=1 wports=0 dbits=16 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.

9.28. Executing TECHMAP pass (map to technology primitives).

9.28.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

9.28.2. Continuing TECHMAP pass.
No more expansions possible.

9.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing i2s_topm.genblk4.TRANSMITTER_MEM.memory:
  Properties: ports=1 bits=512 rports=1 wports=0 dbits=16 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) rejected: requirement 'min wports 1' not met.
  No acceptable bram resources found.

9.30. Executing TECHMAP pass (map to technology primitives).

9.30.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

9.30.2. Continuing TECHMAP pass.
No more expansions possible.

9.31. Executing OPT pass (performing simple optimizations).

9.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 1 cells.

9.31.3. Executing OPT_DFF pass (perform DFF optimizations).

9.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 4 unused cells and 21 unused wires.

9.31.5. Finished fast OPT passes.

9.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \genblk4.TRANSMITTER_MEM.memory in module \i2s_topm:
  created 32 $dff cells and 0 static cells of width 16.
Extracted data FF from read port 0 of i2s_topm.genblk4.TRANSMITTER_MEM.memory: $\genblk4.TRANSMITTER_MEM.memory$rdreg[0]
  read interface: 1 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.

9.33. Executing OPT pass (performing simple optimizations).

9.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 0 cells.

9.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2s_topm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2s_topm.
Performed a total of 0 changes.

9.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 0 cells.

9.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$1141 ($sdffe) from module i2s_topm.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$1141 ($sdffe) from module i2s_topm.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$1141 ($sdffe) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 1-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 1-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 1-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 1-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 1-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 1-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 1-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[0]$1272 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm (removing D path).
Setting constant 1-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[1]$1274 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[2]$1276 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm (removing D path).
Setting constant 1-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 1-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 1-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 1-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[3]$1278 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 1-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 1-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 1-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 1-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[4]$1280 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 1-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 1-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 1-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[5]$1282 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[6]$1284 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[7]$1286 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[8]$1288 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[9]$1290 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[10]$1292 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[11]$1294 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[12]$1296 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[13]$1298 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[14]$1300 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[15]$1302 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 1-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 1-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 1-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 1-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 1-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 1-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 1-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[16]$1304 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm (removing D path).
Setting constant 1-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[17]$1306 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[18]$1308 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm (removing D path).
Setting constant 1-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 1-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 1-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 1-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[19]$1310 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 1-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 1-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 1-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 1-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[20]$1312 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 1-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 1-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 1-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[21]$1314 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[22]$1316 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Setting constant 1-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[23]$1318 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[24]$1320 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[25]$1322 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[26]$1324 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 1-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[27]$1326 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[28]$1328 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 1-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[29]$1330 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 1-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[30]$1332 ($dff) from module i2s_topm.
Handling const CLK on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm (removing D path).
Setting constant 0-bit at position 0 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 1 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 2 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 3 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 4 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 5 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 6 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 7 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 8 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 9 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 10 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 11 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 12 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 13 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 14 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.
Setting constant 0-bit at position 15 on $memory\genblk4.TRANSMITTER_MEM.memory[31]$1334 ($dff) from module i2s_topm.

9.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 0 unused cells and 64 unused wires.

9.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.33.9. Rerunning OPT passes. (Maybe there is more to do..)

9.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2s_topm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2s_topm.
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][0]$1381:
      Old ports: A=16'0000101010111100, B=16'1110000000000001, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358
      New ports: A=2'10, B=2'01, Y={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [0] }
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [15:3] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [1] } = { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [0] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [0] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [0] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][10]$1411:
      Old ports: A=16'1011001101000010, B=16'1010000001010100, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$a$1373
      New ports: A=2'01, B=2'10, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$a$1373 [2:1]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$a$1373 [15:3] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$a$1373 [0] } = { 3'101 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$a$1373 [1] 2'00 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$a$1373 [1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$a$1373 [1] 3'010 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$a$1373 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][11]$1414:
      Old ports: A=16'1001000000000000, B=16'1000000000000000, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$b$1374
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$b$1374 [12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$b$1374 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$b$1374 [11:0] } = 15'100000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][12]$1417:
      Old ports: A=16'0111000000000000, B=16'0110000000000000, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$a$1376
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$a$1376 [12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$a$1376 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$a$1376 [11:0] } = 15'011000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][13]$1420:
      Old ports: A=16'0101000000000000, B=16'0100000000000000, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$b$1377
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$b$1377 [12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$b$1377 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$b$1377 [11:0] } = 15'010000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][14]$1423:
      Old ports: A=16'0011000000000000, B=16'0010000000000000, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$a$1379
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$a$1379 [12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$a$1379 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$a$1379 [11:0] } = 15'001000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][15]$1426:
      Old ports: A=16'0001000000000000, B=16'0000000000000000, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$b$1380
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$b$1380 [12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$b$1380 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$b$1380 [11:0] } = 15'000000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][1]$1384:
      Old ports: A=16'0000000000000000, B=16'1100000100100011, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359
      New ports: A=1'0, B=1'1, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359 [0]
      New connections: $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359 [15:1] = { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359 [0] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359 [0] 5'00000 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359 [0] 2'00 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359 [0] 3'000 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359 [0] }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][2]$1387:
      Old ports: A=16'1011001101000010, B=16'1010000001010100, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$a$1361
      New ports: A=2'01, B=2'10, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$a$1361 [2:1]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$a$1361 [15:3] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$a$1361 [0] } = { 3'101 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$a$1361 [1] 2'00 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$a$1361 [1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$a$1361 [1] 3'010 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$a$1361 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][3]$1390:
      Old ports: A=16'1001000000000000, B=16'1000000000000000, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$b$1362
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$b$1362 [12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$b$1362 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$b$1362 [11:0] } = 15'100000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][4]$1393:
      Old ports: A=16'0111000000000000, B=16'0110000000000000, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$a$1364
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$a$1364 [12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$a$1364 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$a$1364 [11:0] } = 15'011000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][5]$1396:
      Old ports: A=16'0101000000000000, B=16'0100000000000000, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$b$1365
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$b$1365 [12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$b$1365 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$b$1365 [11:0] } = 15'010000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][6]$1399:
      Old ports: A=16'0011000000000000, B=16'0010000000000000, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$a$1367
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$a$1367 [12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$a$1367 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$a$1367 [11:0] } = 15'001000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][7]$1402:
      Old ports: A=16'0001000000000000, B=16'0000000000000000, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$b$1368
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$b$1368 [12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$b$1368 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$b$1368 [11:0] } = 15'000000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][8]$1405:
      Old ports: A=16'1111101010111100, B=16'1110000000000001, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370
      New ports: A=2'10, B=2'01, Y={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [0] }
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [15:3] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [1] } = { 3'111 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][4][9]$1408:
      Old ports: A=16'0000000000000000, B=16'1100000100100011, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371
      New ports: A=1'0, B=1'1, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371 [0]
      New connections: $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371 [15:1] = { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371 [0] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371 [0] 5'00000 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371 [0] 2'00 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371 [0] 3'000 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371 [0] }
  Optimizing cells in module \i2s_topm.
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$1357:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346
      New ports: A={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [0] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$a$1358 [0] }, B={ 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359 [0] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359 [0] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][0]$b$1359 [0] }, Y={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [2:0] }
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [15:14] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [12:6] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [4:3] } = { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [0] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [0] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [2:1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [2] }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$1360:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$a$1361, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$b$1362, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347
      New ports: A={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$a$1361 [1] 1'1 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$a$1361 [2:1] }, B={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$b$1362 [12] 3'000 }, Y={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [6] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [2:1] }
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [11:7] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [5:3] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [0] } = { 2'10 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [6] 2'00 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [1] 2'00 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$1363:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$a$1364, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$b$1365, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349
      New ports: A={ 1'1 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$a$1364 [12] }, B={ 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$b$1365 [12] }, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349 [13:12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349 [15:14] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349 [11:0] } = 14'01000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$1366:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$a$1367, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$b$1368, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$b$1350
      New ports: A={ 1'1 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$a$1367 [12] }, B={ 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][3]$b$1368 [12] }, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$b$1350 [13:12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$b$1350 [15:14] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$b$1350 [11:0] } = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$1369:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352
      New ports: A={ 2'11 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$a$1370 [0] }, B={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371 [0] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371 [0] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371 [0] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][4]$b$1371 [0] }, Y={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [14:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [2:0] }
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [15] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [12:6] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [4:3] } = { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [14] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [2:1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [2] }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$1372:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$a$1373, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$b$1374, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353
      New ports: A={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$a$1373 [1] 1'1 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$a$1373 [2:1] }, B={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][5]$b$1374 [12] 3'000 }, Y={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [6] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [2:1] }
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [15:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [11:7] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [5:3] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [0] } = { 2'10 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [6] 2'00 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [1] 2'00 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$1375:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$a$1376, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$b$1377, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$a$1355
      New ports: A={ 1'1 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$a$1376 [12] }, B={ 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][6]$b$1377 [12] }, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$a$1355 [13:12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$a$1355 [15:14] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$a$1355 [11:0] } = 14'01000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$1378:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$a$1379, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$b$1380, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$b$1356
      New ports: A={ 1'1 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$a$1379 [12] }, B={ 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][7]$b$1380 [12] }, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$b$1356 [13:12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$b$1356 [15:14] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$b$1356 [11:0] } = 14'00000000000000
  Optimizing cells in module \i2s_topm.
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$1345:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340
      New ports: A={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [0] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [13] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$a$1346 [2:0] }, B={ 1'1 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [6] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [6] 2'00 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][0]$b$1347 [2:1] 1'0 }, Y={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [15] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [13:12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [9] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [6:5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [3:0] }
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [14] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [11:10] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [8:7] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [4] } = { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [0] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [3] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [3:2] }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$1348:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$b$1350, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$b$1341
      New ports: A={ 1'1 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349 [13:12] }, B={ 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$b$1350 [13:12] }, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$b$1341 [14:12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$b$1341 [15] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$b$1341 [11:0] } = 13'0000000000000
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$1351:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343
      New ports: A={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [14] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [14:13] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [2] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [2] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$a$1352 [2:0] }, B={ 2'10 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [6] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [6] 2'00 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][2]$b$1353 [2:1] 1'0 }, Y={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [15:12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [9] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [6:5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [3:0] }
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [11:10] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [8:7] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [4] } = { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [3] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [3:2] }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$1354:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$a$1355, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$b$1356, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$b$1344
      New ports: A={ 1'1 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$a$1355 [13:12] }, B={ 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][3]$b$1356 [13:12] }, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$b$1344 [14:12]
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$b$1344 [15] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$b$1344 [11:0] } = 13'0000000000000
  Optimizing cells in module \i2s_topm.
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$1339:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$b$1341, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337
      New ports: A={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [15] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [0] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [13:12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [9] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [6:5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$a$1340 [3:0] }, B={ 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$b$1341 [14:12] 7'0000000 }, Y={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [15:12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [9] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [6:5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [3:0] }
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [11:10] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [8:7] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [4] } = { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [3] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [3:2] }
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$1342:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$b$1344, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338
      New ports: A={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [15:12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [9] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [6:5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$a$1343 [3:0] }, B={ 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][1]$b$1344 [14:12] 7'0000000 }, Y={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [15:12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [9] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [6:5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [3:0] }
      New connections: { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [11:10] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [8:7] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [4] } = { $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [3] 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [1] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [3:2] }
  Optimizing cells in module \i2s_topm.
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$1336:
      Old ports: A=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337, B=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338, Y=$\genblk4.TRANSMITTER_MEM.memory$rdreg[0]$d
      New ports: A={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [15:12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [9] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [6:5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$a$1337 [3:0] }, B={ $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [15:12] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [9] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [6:5] $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][0][0]$b$1338 [3:0] }, Y={ $\genblk4.TRANSMITTER_MEM.memory$rdreg[0]$d [15:12] $\genblk4.TRANSMITTER_MEM.memory$rdreg[0]$d [9] $\genblk4.TRANSMITTER_MEM.memory$rdreg[0]$d [6:5] $\genblk4.TRANSMITTER_MEM.memory$rdreg[0]$d [3:0] }
      New connections: { $\genblk4.TRANSMITTER_MEM.memory$rdreg[0]$d [11:10] $\genblk4.TRANSMITTER_MEM.memory$rdreg[0]$d [8:7] $\genblk4.TRANSMITTER_MEM.memory$rdreg[0]$d [4] } = { $\genblk4.TRANSMITTER_MEM.memory$rdreg[0]$d [3] 1'0 $\genblk4.TRANSMITTER_MEM.memory$rdreg[0]$d [1] $\genblk4.TRANSMITTER_MEM.memory$rdreg[0]$d [3:2] }
  Optimizing cells in module \i2s_topm.
Performed a total of 31 changes.

9.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 17 cells.

9.33.13. Executing OPT_DFF pass (perform DFF optimizations).

9.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 0 unused cells and 19 unused wires.

9.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.33.16. Rerunning OPT passes. (Maybe there is more to do..)

9.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2s_topm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2s_topm.
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$1348:
      Old ports: A={ 1'1 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349 [13:12] }, B={ 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349 [13:12] }, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$b$1341 [14:12]
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$b$1341 [14]
      New connections: $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][1][0]$b$1341 [13:12] = $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349 [13:12]
    Consolidated identical input bits for $mux cell $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][2]$1363:
      Old ports: A={ 1'1 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$b$1362 [12] }, B={ 1'0 $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$b$1362 [12] }, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349 [13:12]
      New ports: A=1'1, B=1'0, Y=$memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349 [13]
      New connections: $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][2][1]$a$1349 [12] = $memory\genblk4.TRANSMITTER_MEM.memory$rdmux[0][3][1]$b$1362 [12]
  Optimizing cells in module \i2s_topm.
Performed a total of 2 changes.

9.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 0 cells.

9.33.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 10 on $\genblk4.TRANSMITTER_MEM.memory$rdreg[0] ($dffe) from module i2s_topm.

9.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 0 unused cells and 2 unused wires.

9.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.33.23. Rerunning OPT passes. (Maybe there is more to do..)

9.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2s_topm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

9.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2s_topm.
Performed a total of 0 changes.

9.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 0 cells.

9.33.27. Executing OPT_DFF pass (perform DFF optimizations).

9.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..

9.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.33.30. Finished OPT passes. (There is nothing left to do.)

9.34. Executing TECHMAP pass (map to technology primitives).

9.34.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.34.2. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

9.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$5e23d2e0f07f5403e3d2c5b606bab0c16e4174c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:b81e55fefe18980d28c04dba742ead65d11848dd$paramod$637a4751fd1c3bf529ac84abb253c8211d7c587b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b0777dc865134c8525a4aa84de8cfa938974cad1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.

9.35. Executing OPT pass (performing simple optimizations).

9.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2s_topm'.
Removed a total of 79 cells.

9.35.3. Executing OPT_DFF pass (perform DFF optimizations).

9.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 154 unused cells and 522 unused wires.

9.35.5. Finished fast OPT passes.

9.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..

9.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

9.38. Executing TECHMAP pass (map to technology primitives).

9.38.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

9.38.2. Continuing TECHMAP pass.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.

9.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2s_topm.

9.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

9.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in i2s_topm.

9.42. Executing ATTRMVCP pass (move or copy attributes).

9.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2s_topm..
Removed 0 unused cells and 475 unused wires.

9.44. Executing TECHMAP pass (map to technology primitives).

9.44.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

9.44.2. Continuing TECHMAP pass.
No more expansions possible.

9.45. Executing ABC pass (technology mapping using ABC).

9.45.1. Extracting gate netlist of module `\i2s_topm' to `<abc-temp-dir>/input.blif'..
Extracted 313 gates and 432 wires to a netlist network with 117 inputs and 124 outputs.

9.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =      82.
ABC: Participating nodes from both networks       =     240.
ABC: Participating nodes from the first network   =     116. (  75.82 % of nodes)
ABC: Participating nodes from the second network  =     124. (  81.05 % of nodes)
ABC: Node pairs (any polarity)                    =     116. (  75.82 % of names can be moved)
ABC: Node pairs (same polarity)                   =     114. (  74.51 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

9.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      152
ABC RESULTS:        internal signals:      191
ABC RESULTS:           input signals:      117
ABC RESULTS:          output signals:      124
Removing temp directory.
Removed 0 unused cells and 358 unused wires.

9.46. Executing TECHMAP pass (map to technology primitives).

9.46.1. Executing Verilog-2005 frontend: /home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/johan/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

9.46.2. Continuing TECHMAP pass.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$74875a342721503cdbc0acb472b0fd09458df213\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$7927bcf0ebf9ad32c99c221ff948f324620c5795\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$f91974ed76679978bb5ed737ed2baef1784b50ab\$lut for cells of type $lut.
Using template $paramod$f44e1eab45e047e709d5dfed32527eb1f7745488\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$1a6ea9151e749fe94446f4fb089a0baf2adde081\$lut for cells of type $lut.
Using template $paramod$79bb43cadf8005e4ca4a38b51d1dedfa209a6c2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$ec8f389d3b0c4ac15bc66a5f07b2ffe4e8f89d74\$lut for cells of type $lut.
Using template $paramod$bfef5debccf353a5a69937b2a4dcc612190b7dd1\$lut for cells of type $lut.
Using template $paramod$58984eea88c92c4ce8b2bfa4db414ee76edbecd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$a7bd353d45ccaa6325665766574a21b07181ca6a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$228785ff12cf8dc5fe50418928a485d3b7c70aa9\$lut for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$bb59fc9d73f3ced261e3a74efef030fd29d37b76\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
No more expansions possible.

9.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in i2s_topm.
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3057$auto$blifparse.cc:515:parse_blif$3160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
Removed 0 unused cells and 310 unused wires.

9.48. Executing AUTONAME pass.
Renamed 2820 objects in module i2s_topm (37 iterations).

9.49. Executing HIERARCHY pass (managing design hierarchy).

9.49.1. Analyzing design hierarchy..
Top module:  \i2s_topm

9.49.2. Analyzing design hierarchy..
Top module:  \i2s_topm
Removed 0 unused modules.

9.50. Printing statistics.

=== i2s_topm ===

   Number of wires:                300
   Number of wire bits:           1504
   Number of public wires:         300
   Number of public wire bits:    1504
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     CCU2C                          44
     L6MUX21                         4
     LUT4                          167
     PFUMX                          16
     TRELLIS_FF                     89

9.51. Executing CHECK pass (checking for obvious problems).
Checking module i2s_topm...
Found and reported 0 problems.

10. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: a3cefb2060, CPU: user 1.07s system 0.06s, MEM: 290.57 MB peak
Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/johan/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 36% 21x read_verilog (0 sec), 13% 25x opt_expr (0 sec), ...
