# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../Adder.sv" \
"../../../../../MUX_2.sv" \
"../../../../../Program_Counter.sv" \
"../../../../../cpu.sv" \
"../../../../../cpu_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
