**Folder Intentionally Kept Empty**  
SystemVerilog Design Files represented as Netlists, will be stored in this folder.