--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Feb 20 23:59:51 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets sys_clk_c]
            581 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.813ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \divide_1ms/cnt_p_17084__i16  (from sys_clk_c +)
   Destination:    FD1S3IX    CD             \divide_1ms/cnt_p_17084__i0  (to sys_clk_c +)

   Delay:                  10.027ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.027ns data_path \divide_1ms/cnt_p_17084__i16 to \divide_1ms/cnt_p_17084__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.813ns

 Path Details: \divide_1ms/cnt_p_17084__i16 to \divide_1ms/cnt_p_17084__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \divide_1ms/cnt_p_17084__i16 (from sys_clk_c)
Route         3   e 1.315                                  \divide_1ms/cnt_p[16]
LUT4        ---     0.493              A to Z              \divide_1ms/i13_4_lut
Route         1   e 0.941                                  \divide_1ms/n34
LUT4        ---     0.493              B to Z              \divide_1ms/i17_4_lut
Route         1   e 0.941                                  \divide_1ms/n38
LUT4        ---     0.493              B to Z              \divide_1ms/i19_4_lut
Route         1   e 0.941                                  \divide_1ms/n40
LUT4        ---     0.493              B to Z              \divide_1ms/i39763_4_lut
Route         1   e 0.941                                  \divide_1ms/n36390
LUT4        ---     0.493              A to Z              \divide_1ms/i39764_4_lut
Route        32   e 2.039                                  \divide_1ms/n34497
                  --------
                   10.027  (29.0% logic, 71.0% route), 6 logic levels.


Passed:  The following path meets requirements by 989.813ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \divide_1ms/cnt_p_17084__i16  (from sys_clk_c +)
   Destination:    FD1S3IX    CD             \divide_1ms/cnt_p_17084__i1  (to sys_clk_c +)

   Delay:                  10.027ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.027ns data_path \divide_1ms/cnt_p_17084__i16 to \divide_1ms/cnt_p_17084__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.813ns

 Path Details: \divide_1ms/cnt_p_17084__i16 to \divide_1ms/cnt_p_17084__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \divide_1ms/cnt_p_17084__i16 (from sys_clk_c)
Route         3   e 1.315                                  \divide_1ms/cnt_p[16]
LUT4        ---     0.493              A to Z              \divide_1ms/i13_4_lut
Route         1   e 0.941                                  \divide_1ms/n34
LUT4        ---     0.493              B to Z              \divide_1ms/i17_4_lut
Route         1   e 0.941                                  \divide_1ms/n38
LUT4        ---     0.493              B to Z              \divide_1ms/i19_4_lut
Route         1   e 0.941                                  \divide_1ms/n40
LUT4        ---     0.493              B to Z              \divide_1ms/i39763_4_lut
Route         1   e 0.941                                  \divide_1ms/n36390
LUT4        ---     0.493              A to Z              \divide_1ms/i39764_4_lut
Route        32   e 2.039                                  \divide_1ms/n34497
                  --------
                   10.027  (29.0% logic, 71.0% route), 6 logic levels.


Passed:  The following path meets requirements by 989.813ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \divide_1ms/cnt_p_17084__i16  (from sys_clk_c +)
   Destination:    FD1S3IX    CD             \divide_1ms/cnt_p_17084__i2  (to sys_clk_c +)

   Delay:                  10.027ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.027ns data_path \divide_1ms/cnt_p_17084__i16 to \divide_1ms/cnt_p_17084__i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.813ns

 Path Details: \divide_1ms/cnt_p_17084__i16 to \divide_1ms/cnt_p_17084__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \divide_1ms/cnt_p_17084__i16 (from sys_clk_c)
Route         3   e 1.315                                  \divide_1ms/cnt_p[16]
LUT4        ---     0.493              A to Z              \divide_1ms/i13_4_lut
Route         1   e 0.941                                  \divide_1ms/n34
LUT4        ---     0.493              B to Z              \divide_1ms/i17_4_lut
Route         1   e 0.941                                  \divide_1ms/n38
LUT4        ---     0.493              B to Z              \divide_1ms/i19_4_lut
Route         1   e 0.941                                  \divide_1ms/n40
LUT4        ---     0.493              B to Z              \divide_1ms/i39763_4_lut
Route         1   e 0.941                                  \divide_1ms/n36390
LUT4        ---     0.493              A to Z              \divide_1ms/i39764_4_lut
Route        32   e 2.039                                  \divide_1ms/n34497
                  --------
                   10.027  (29.0% logic, 71.0% route), 6 logic levels.

Report: 10.187 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_p]
            1410 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 986.217ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             music_cnt_i0_i4  (from clk_p +)
   Destination:    FD1P3AX    SP             cnt_run_i0_i4  (to clk_p +)

   Delay:                  13.498ns  (28.9% logic, 71.1% route), 8 logic levels.

 Constraint Details:

     13.498ns data_path music_cnt_i0_i4 to cnt_run_i0_i4 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 986.217ns

 Path Details: music_cnt_i0_i4 to cnt_run_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              music_cnt_i0_i4 (from clk_p)
Route        14   e 1.865                                  music_cnt[4]
LUT4        ---     0.493              B to Z              i39659_2_lut_rep_74
Route         2   e 1.141                                  n36618
LUT4        ---     0.493              C to Z              i5_4_lut
Route         1   e 0.941                                  n12
LUT4        ---     0.493              B to Z              i6_4_lut_rep_64
Route         3   e 1.258                                  n36608
LUT4        ---     0.493              A to Z              i2_3_lut_rep_62
Route         3   e 1.258                                  n36606
LUT4        ---     0.493              A to Z              i1_3_lut_4_lut_adj_2412
Route         3   e 1.258                                  n36208
LUT4        ---     0.493              A to Z              i2_4_lut_adj_2415
Route         1   e 0.941                                  n36211
LUT4        ---     0.493              C to Z              i37851_4_lut
Route         1   e 0.941                                  clk_p_enable_12
                  --------
                   13.498  (28.9% logic, 71.1% route), 8 logic levels.


Passed:  The following path meets requirements by 986.217ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             music_cnt_i0_i4  (from clk_p +)
   Destination:    FD1P3AX    SP             cnt_run_i0_i5  (to clk_p +)

   Delay:                  13.498ns  (28.9% logic, 71.1% route), 8 logic levels.

 Constraint Details:

     13.498ns data_path music_cnt_i0_i4 to cnt_run_i0_i5 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 986.217ns

 Path Details: music_cnt_i0_i4 to cnt_run_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              music_cnt_i0_i4 (from clk_p)
Route        14   e 1.865                                  music_cnt[4]
LUT4        ---     0.493              B to Z              i39659_2_lut_rep_74
Route         2   e 1.141                                  n36618
LUT4        ---     0.493              C to Z              i5_4_lut
Route         1   e 0.941                                  n12
LUT4        ---     0.493              B to Z              i6_4_lut_rep_64
Route         3   e 1.258                                  n36608
LUT4        ---     0.493              A to Z              i2_3_lut_rep_62
Route         3   e 1.258                                  n36606
LUT4        ---     0.493              A to Z              i1_3_lut_4_lut_adj_2412
Route         3   e 1.258                                  n36208
LUT4        ---     0.493              D to Z              i2_3_lut_4_lut
Route         1   e 0.941                                  n36210
LUT4        ---     0.493              C to Z              i37853_4_lut
Route         1   e 0.941                                  clk_p_enable_11
                  --------
                   13.498  (28.9% logic, 71.1% route), 8 logic levels.


Passed:  The following path meets requirements by 986.217ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             music_cnt_i0_i4  (from clk_p +)
   Destination:    FD1P3AX    SP             cnt_run_i0_i6  (to clk_p +)

   Delay:                  13.498ns  (28.9% logic, 71.1% route), 8 logic levels.

 Constraint Details:

     13.498ns data_path music_cnt_i0_i4 to cnt_run_i0_i6 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 986.217ns

 Path Details: music_cnt_i0_i4 to cnt_run_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              music_cnt_i0_i4 (from clk_p)
Route        14   e 1.865                                  music_cnt[4]
LUT4        ---     0.493              B to Z              i39659_2_lut_rep_74
Route         2   e 1.141                                  n36618
LUT4        ---     0.493              C to Z              i5_4_lut
Route         1   e 0.941                                  n12
LUT4        ---     0.493              B to Z              i6_4_lut_rep_64
Route         3   e 1.258                                  n36608
LUT4        ---     0.493              A to Z              i2_3_lut_rep_62
Route         3   e 1.258                                  n36606
LUT4        ---     0.493              A to Z              i1_3_lut_4_lut_adj_2412
Route         3   e 1.258                                  n36208
LUT4        ---     0.493              A to Z              i2_4_lut
Route         1   e 0.941                                  n36209
LUT4        ---     0.493              C to Z              i37855_4_lut
Route         1   e 0.941                                  clk_p_enable_10
                  --------
                   13.498  (28.9% logic, 71.1% route), 8 logic levels.

Report: 13.783 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets sys_clk_c]               |  1000.000 ns|    10.187 ns|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_p]                   |  1000.000 ns|    13.783 ns|     8  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  5670 paths, 622 nets, and 1556 connections (96.0% coverage)


Peak memory: 88760320 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
