

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s'
================================================================
* Date:           Tue May 13 20:25:33 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.884 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.260 us|  0.260 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |       50|       50|         3|          1|          1|    49|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer9_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer8_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.53ns)   --->   "%store_ln109 = store i6 0, i6 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 9 'store' 'store_ln109' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln109 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%icmp_ln109 = icmp_eq  i6 %indvar_flatten_load, i6 49" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%add_ln109 = add i6 %indvar_flatten_load, i6 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'add' 'add_ln109' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc13, void %for.end15" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sX_1_load = load i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 15 'load' 'sX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_1_load = load i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 17 'load' 'pX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 18 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pY_1_load = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 19 'load' 'pY_1_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.14ns)   --->   "%icmp_ln55_5 = icmp_sgt  i32 %pY_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 20 'icmp' 'icmp_ln55_5' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%icmp_ln55_6 = icmp_sgt  i32 %pX_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 21 'icmp' 'icmp_ln55_6' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.48ns)   --->   "%add_ln76 = add i32 %pX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 22 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 7" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 23 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln109)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else39.i, void %if.then28.i" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 24 'br' 'br_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.53ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:89]   --->   Operation 25 'store' 'store_ln89' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 26 'select' 'select_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_1_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 27 'add' 'add_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.53ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 28 'store' 'store_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.53ns)   --->   "%store_ln78 = store i32 0, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:78]   --->   Operation 30 'store' 'store_ln78' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 31 [1/1] (0.53ns)   --->   "%store_ln79 = store i32 0, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:79]   --->   Operation 31 'store' 'store_ln79' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.53>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pY_1_load_1 = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 32 'load' 'pY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.48ns)   --->   "%add_ln80 = add i32 %pY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 33 'add' 'add_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.14ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 7" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 34 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then31.i" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 35 'br' 'br_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.53ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:84]   --->   Operation 36 'store' 'store_ln84' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 37 [1/1] (0.53ns)   --->   "%store_ln81 = store i32 0, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:81]   --->   Operation 37 'store' 'store_ln81' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 38 [1/1] (0.53ns)   --->   "%br_ln83 = br void %if.end38.i" [firmware/nnet_utils/nnet_pooling_stream.h:83]   --->   Operation 38 'br' 'br_ln83' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.53>
ST_1 : Operation 39 [1/1] (0.53ns)   --->   "%store_ln111 = store i6 %add_ln109, i6 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 39 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.53>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln111 = br void %arrayctor.loop.i" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 40 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.88>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49, i64 49, i64 49"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_pooling_stream.h:113]   --->   Operation 43 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 44 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.18ns)   --->   "%layer8_out_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer8_out" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 45 'read' 'layer8_out_read' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 49> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%pool_window_V_99 = trunc i128 %layer8_out_read" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 46 'trunc' 'pool_window_V_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%pool_window_V_128 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 112, i32 119" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 47 'partselect' 'pool_window_V_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%pool_window_V_68 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 120, i32 127" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 48 'partselect' 'pool_window_V_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%pool_window_V_69 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 8, i32 15" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 49 'partselect' 'pool_window_V_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%pool_window_V_70 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 16, i32 23" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 50 'partselect' 'pool_window_V_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%pool_window_V_71 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 24, i32 31" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 51 'partselect' 'pool_window_V_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%pool_window_V_72 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 32, i32 39" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 52 'partselect' 'pool_window_V_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%pool_window_V_73 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 40, i32 47" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 53 'partselect' 'pool_window_V_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%pool_window_V_74 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 48, i32 55" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 54 'partselect' 'pool_window_V_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%pool_window_V_75 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 56, i32 63" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 55 'partselect' 'pool_window_V_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%pool_window_V_76 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 64, i32 71" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 56 'partselect' 'pool_window_V_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%pool_window_V_77 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 72, i32 79" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 57 'partselect' 'pool_window_V_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%pool_window_V_78 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 80, i32 87" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 58 'partselect' 'pool_window_V_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%pool_window_V_79 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 88, i32 95" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 59 'partselect' 'pool_window_V_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%pool_window_V_80 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 96, i32 103" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 60 'partselect' 'pool_window_V_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%pool_window_V_81 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %layer8_out_read, i32 104, i32 111" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 61 'partselect' 'pool_window_V_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.57ns)   --->   "%pool_window_V_82 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_99, i1 1"   --->   Operation 62 'memshiftread' 'pool_window_V_82' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 63 [1/1] (0.57ns)   --->   "%pool_window_V_83 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_69, i1 1"   --->   Operation 63 'memshiftread' 'pool_window_V_83' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 64 [1/1] (0.57ns)   --->   "%pool_window_V_84 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_70, i1 1"   --->   Operation 64 'memshiftread' 'pool_window_V_84' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 65 [1/1] (0.57ns)   --->   "%pool_window_V_85 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_71, i1 1"   --->   Operation 65 'memshiftread' 'pool_window_V_85' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 66 [1/1] (0.57ns)   --->   "%pool_window_V_86 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_72, i1 1"   --->   Operation 66 'memshiftread' 'pool_window_V_86' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 67 [1/1] (0.57ns)   --->   "%pool_window_V_87 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_73, i1 1"   --->   Operation 67 'memshiftread' 'pool_window_V_87' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 68 [1/1] (0.57ns)   --->   "%pool_window_V_88 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_74, i1 1"   --->   Operation 68 'memshiftread' 'pool_window_V_88' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 69 [1/1] (0.57ns)   --->   "%pool_window_V_89 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_75, i1 1"   --->   Operation 69 'memshiftread' 'pool_window_V_89' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 70 [1/1] (0.57ns)   --->   "%pool_window_V_90 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_76, i1 1"   --->   Operation 70 'memshiftread' 'pool_window_V_90' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 71 [1/1] (0.57ns)   --->   "%pool_window_V_91 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_77, i1 1"   --->   Operation 71 'memshiftread' 'pool_window_V_91' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 72 [1/1] (0.57ns)   --->   "%pool_window_V_92 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_78, i1 1"   --->   Operation 72 'memshiftread' 'pool_window_V_92' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 73 [1/1] (0.57ns)   --->   "%pool_window_V_93 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_79, i1 1"   --->   Operation 73 'memshiftread' 'pool_window_V_93' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 74 [1/1] (0.57ns)   --->   "%pool_window_V_94 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_80, i1 1"   --->   Operation 74 'memshiftread' 'pool_window_V_94' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 75 [1/1] (0.57ns)   --->   "%pool_window_V_95 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_81, i1 1"   --->   Operation 75 'memshiftread' 'pool_window_V_95' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 76 [1/1] (0.57ns)   --->   "%pool_window_V_96 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_128, i1 1"   --->   Operation 76 'memshiftread' 'pool_window_V_96' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 77 [1/1] (0.57ns)   --->   "%pool_window_V_98 = memshiftread i8 @_ssdm_op_MemShiftRead.[7 x i8]P0A, i8 6, i8 %pool_window_V_68, i1 1"   --->   Operation 77 'memshiftread' 'pool_window_V_98' <Predicate = true> <Delay = 0.57> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.57> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 7> <ShiftMem>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%pool_window_V = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 78 'load' 'pool_window_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%pool_window_V_100 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 79 'load' 'pool_window_V_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%pool_window_V_102 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 80 'load' 'pool_window_V_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%pool_window_V_104 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 81 'load' 'pool_window_V_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%pool_window_V_106 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 82 'load' 'pool_window_V_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%pool_window_V_108 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 83 'load' 'pool_window_V_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%pool_window_V_110 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_93" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 84 'load' 'pool_window_V_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%pool_window_V_112 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_92" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 85 'load' 'pool_window_V_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%pool_window_V_114 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_91" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 86 'load' 'pool_window_V_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%pool_window_V_116 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_90" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 87 'load' 'pool_window_V_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%pool_window_V_118 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_89" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 88 'load' 'pool_window_V_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%pool_window_V_120 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_88" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 89 'load' 'pool_window_V_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%pool_window_V_122 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_87" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 90 'load' 'pool_window_V_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%pool_window_V_124 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_86" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 91 'load' 'pool_window_V_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%pool_window_V_126 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_85" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 92 'load' 'pool_window_V_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%pool_window_V_129 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_84" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 93 'load' 'pool_window_V_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%pool_window_V_97 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 94 'load' 'pool_window_V_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%pool_window_V_101 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 95 'load' 'pool_window_V_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%pool_window_V_103 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 96 'load' 'pool_window_V_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%pool_window_V_105 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 97 'load' 'pool_window_V_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%pool_window_V_107 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 98 'load' 'pool_window_V_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%pool_window_V_109 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 99 'load' 'pool_window_V_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%pool_window_V_111 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 100 'load' 'pool_window_V_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%pool_window_V_113 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 101 'load' 'pool_window_V_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%pool_window_V_115 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_75" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 102 'load' 'pool_window_V_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%pool_window_V_117 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 103 'load' 'pool_window_V_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%pool_window_V_119 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 104 'load' 'pool_window_V_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%pool_window_V_121 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 105 'load' 'pool_window_V_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%pool_window_V_123 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 106 'load' 'pool_window_V_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%pool_window_V_125 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 107 'load' 'pool_window_V_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%pool_window_V_127 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 108 'load' 'pool_window_V_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%pool_window_V_130 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 109 'load' 'pool_window_V_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_82, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 110 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_83, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 111 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_84, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 112 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_85, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 113 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_86, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 114 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_87, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 115 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_88, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_93" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 116 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_89, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_92" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 117 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_90, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_91" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 118 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_91, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_90" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 119 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_92, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_89" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 120 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_93, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_88" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 121 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_94, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_87" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 122 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_95, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_86" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 123 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_96, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_85" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 124 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_98, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_84" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 125 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_99, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 126 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_69, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 127 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_70, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 128 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_71, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 129 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_72, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 130 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_73, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 131 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_74, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 132 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_75, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 133 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_76, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_75" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 134 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_77, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 135 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_78, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 136 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_79, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 137 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_80, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 138 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_81, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 139 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_128, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 140 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln214 = store i8 %pool_window_V_68, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 141 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sY_1_load = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 142 'load' 'sY_1_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.14ns)   --->   "%icmp_ln55_4 = icmp_eq  i32 %sY_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 143 'icmp' 'icmp_ln55_4' <Predicate = (icmp_ln55)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_2)   --->   "%and_ln55 = and i1 %icmp_ln55_5, i1 %icmp_ln55_6" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 144 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln55_2 = and i1 %and_ln55, i1 %icmp_ln55_4" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 145 'and' 'and_ln55_2' <Predicate = (icmp_ln55)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_2, void %if.end.i, void %for.body19.i" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 146 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.78ns)   --->   "%icmp_ln1651 = icmp_slt  i8 %pool_window_V, i8 %pool_window_V_82"   --->   Operation 147 'icmp' 'icmp_ln1651' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 148 'xor' 'xor_ln1651' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i8 %pool_window_V, i8 %pool_window_V_82" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 149 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.78ns)   --->   "%icmp_ln1651_90 = icmp_slt  i8 %pool_window_V_97, i8 %pool_window_V_99"   --->   Operation 150 'icmp' 'icmp_ln1651_90' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_90)   --->   "%xor_ln1651_90 = xor i1 %icmp_ln1651_90, i1 1"   --->   Operation 151 'xor' 'xor_ln1651_90' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_90 = select i1 %xor_ln1651_90, i8 %pool_window_V_97, i8 %pool_window_V_99" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 152 'select' 'select_ln65_90' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.78ns)   --->   "%icmp_ln1651_92 = icmp_slt  i8 %pool_window_V_100, i8 %pool_window_V_83"   --->   Operation 153 'icmp' 'icmp_ln1651_92' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_92)   --->   "%xor_ln1651_92 = xor i1 %icmp_ln1651_92, i1 1"   --->   Operation 154 'xor' 'xor_ln1651_92' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_92 = select i1 %xor_ln1651_92, i8 %pool_window_V_100, i8 %pool_window_V_83" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 155 'select' 'select_ln65_92' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.78ns)   --->   "%icmp_ln1651_93 = icmp_slt  i8 %pool_window_V_101, i8 %pool_window_V_69"   --->   Operation 156 'icmp' 'icmp_ln1651_93' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_93)   --->   "%xor_ln1651_93 = xor i1 %icmp_ln1651_93, i1 1"   --->   Operation 157 'xor' 'xor_ln1651_93' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_93 = select i1 %xor_ln1651_93, i8 %pool_window_V_101, i8 %pool_window_V_69" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 158 'select' 'select_ln65_93' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.78ns)   --->   "%icmp_ln1651_95 = icmp_slt  i8 %pool_window_V_102, i8 %pool_window_V_84"   --->   Operation 159 'icmp' 'icmp_ln1651_95' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_95)   --->   "%xor_ln1651_95 = xor i1 %icmp_ln1651_95, i1 1"   --->   Operation 160 'xor' 'xor_ln1651_95' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_95 = select i1 %xor_ln1651_95, i8 %pool_window_V_102, i8 %pool_window_V_84" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 161 'select' 'select_ln65_95' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.78ns)   --->   "%icmp_ln1651_96 = icmp_slt  i8 %pool_window_V_103, i8 %pool_window_V_70"   --->   Operation 162 'icmp' 'icmp_ln1651_96' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_96)   --->   "%xor_ln1651_96 = xor i1 %icmp_ln1651_96, i1 1"   --->   Operation 163 'xor' 'xor_ln1651_96' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_96 = select i1 %xor_ln1651_96, i8 %pool_window_V_103, i8 %pool_window_V_70" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 164 'select' 'select_ln65_96' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.78ns)   --->   "%icmp_ln1651_98 = icmp_slt  i8 %pool_window_V_104, i8 %pool_window_V_85"   --->   Operation 165 'icmp' 'icmp_ln1651_98' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_98)   --->   "%xor_ln1651_98 = xor i1 %icmp_ln1651_98, i1 1"   --->   Operation 166 'xor' 'xor_ln1651_98' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_98 = select i1 %xor_ln1651_98, i8 %pool_window_V_104, i8 %pool_window_V_85" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 167 'select' 'select_ln65_98' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.78ns)   --->   "%icmp_ln1651_99 = icmp_slt  i8 %pool_window_V_105, i8 %pool_window_V_71"   --->   Operation 168 'icmp' 'icmp_ln1651_99' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_99)   --->   "%xor_ln1651_99 = xor i1 %icmp_ln1651_99, i1 1"   --->   Operation 169 'xor' 'xor_ln1651_99' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_99 = select i1 %xor_ln1651_99, i8 %pool_window_V_105, i8 %pool_window_V_71" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 170 'select' 'select_ln65_99' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.78ns)   --->   "%icmp_ln1651_101 = icmp_slt  i8 %pool_window_V_106, i8 %pool_window_V_86"   --->   Operation 171 'icmp' 'icmp_ln1651_101' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_101)   --->   "%xor_ln1651_101 = xor i1 %icmp_ln1651_101, i1 1"   --->   Operation 172 'xor' 'xor_ln1651_101' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_101 = select i1 %xor_ln1651_101, i8 %pool_window_V_106, i8 %pool_window_V_86" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 173 'select' 'select_ln65_101' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.78ns)   --->   "%icmp_ln1651_102 = icmp_slt  i8 %pool_window_V_107, i8 %pool_window_V_72"   --->   Operation 174 'icmp' 'icmp_ln1651_102' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_102)   --->   "%xor_ln1651_102 = xor i1 %icmp_ln1651_102, i1 1"   --->   Operation 175 'xor' 'xor_ln1651_102' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_102 = select i1 %xor_ln1651_102, i8 %pool_window_V_107, i8 %pool_window_V_72" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 176 'select' 'select_ln65_102' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.78ns)   --->   "%icmp_ln1651_104 = icmp_slt  i8 %pool_window_V_108, i8 %pool_window_V_87"   --->   Operation 177 'icmp' 'icmp_ln1651_104' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_104)   --->   "%xor_ln1651_104 = xor i1 %icmp_ln1651_104, i1 1"   --->   Operation 178 'xor' 'xor_ln1651_104' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_104 = select i1 %xor_ln1651_104, i8 %pool_window_V_108, i8 %pool_window_V_87" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 179 'select' 'select_ln65_104' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.78ns)   --->   "%icmp_ln1651_105 = icmp_slt  i8 %pool_window_V_109, i8 %pool_window_V_73"   --->   Operation 180 'icmp' 'icmp_ln1651_105' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_105)   --->   "%xor_ln1651_105 = xor i1 %icmp_ln1651_105, i1 1"   --->   Operation 181 'xor' 'xor_ln1651_105' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_105 = select i1 %xor_ln1651_105, i8 %pool_window_V_109, i8 %pool_window_V_73" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 182 'select' 'select_ln65_105' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.78ns)   --->   "%icmp_ln1651_107 = icmp_slt  i8 %pool_window_V_110, i8 %pool_window_V_88"   --->   Operation 183 'icmp' 'icmp_ln1651_107' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_107)   --->   "%xor_ln1651_107 = xor i1 %icmp_ln1651_107, i1 1"   --->   Operation 184 'xor' 'xor_ln1651_107' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_107 = select i1 %xor_ln1651_107, i8 %pool_window_V_110, i8 %pool_window_V_88" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 185 'select' 'select_ln65_107' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.78ns)   --->   "%icmp_ln1651_108 = icmp_slt  i8 %pool_window_V_111, i8 %pool_window_V_74"   --->   Operation 186 'icmp' 'icmp_ln1651_108' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_108)   --->   "%xor_ln1651_108 = xor i1 %icmp_ln1651_108, i1 1"   --->   Operation 187 'xor' 'xor_ln1651_108' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_108 = select i1 %xor_ln1651_108, i8 %pool_window_V_111, i8 %pool_window_V_74" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 188 'select' 'select_ln65_108' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.78ns)   --->   "%icmp_ln1651_110 = icmp_slt  i8 %pool_window_V_112, i8 %pool_window_V_89"   --->   Operation 189 'icmp' 'icmp_ln1651_110' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_110)   --->   "%xor_ln1651_110 = xor i1 %icmp_ln1651_110, i1 1"   --->   Operation 190 'xor' 'xor_ln1651_110' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_110 = select i1 %xor_ln1651_110, i8 %pool_window_V_112, i8 %pool_window_V_89" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 191 'select' 'select_ln65_110' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.78ns)   --->   "%icmp_ln1651_111 = icmp_slt  i8 %pool_window_V_113, i8 %pool_window_V_75"   --->   Operation 192 'icmp' 'icmp_ln1651_111' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_111)   --->   "%xor_ln1651_111 = xor i1 %icmp_ln1651_111, i1 1"   --->   Operation 193 'xor' 'xor_ln1651_111' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_111 = select i1 %xor_ln1651_111, i8 %pool_window_V_113, i8 %pool_window_V_75" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 194 'select' 'select_ln65_111' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.78ns)   --->   "%icmp_ln1651_113 = icmp_slt  i8 %pool_window_V_114, i8 %pool_window_V_90"   --->   Operation 195 'icmp' 'icmp_ln1651_113' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_113)   --->   "%xor_ln1651_113 = xor i1 %icmp_ln1651_113, i1 1"   --->   Operation 196 'xor' 'xor_ln1651_113' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_113 = select i1 %xor_ln1651_113, i8 %pool_window_V_114, i8 %pool_window_V_90" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 197 'select' 'select_ln65_113' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.78ns)   --->   "%icmp_ln1651_114 = icmp_slt  i8 %pool_window_V_115, i8 %pool_window_V_76"   --->   Operation 198 'icmp' 'icmp_ln1651_114' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_114)   --->   "%xor_ln1651_114 = xor i1 %icmp_ln1651_114, i1 1"   --->   Operation 199 'xor' 'xor_ln1651_114' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_114 = select i1 %xor_ln1651_114, i8 %pool_window_V_115, i8 %pool_window_V_76" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 200 'select' 'select_ln65_114' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.78ns)   --->   "%icmp_ln1651_116 = icmp_slt  i8 %pool_window_V_116, i8 %pool_window_V_91"   --->   Operation 201 'icmp' 'icmp_ln1651_116' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_116)   --->   "%xor_ln1651_116 = xor i1 %icmp_ln1651_116, i1 1"   --->   Operation 202 'xor' 'xor_ln1651_116' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_116 = select i1 %xor_ln1651_116, i8 %pool_window_V_116, i8 %pool_window_V_91" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 203 'select' 'select_ln65_116' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.78ns)   --->   "%icmp_ln1651_117 = icmp_slt  i8 %pool_window_V_117, i8 %pool_window_V_77"   --->   Operation 204 'icmp' 'icmp_ln1651_117' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_117)   --->   "%xor_ln1651_117 = xor i1 %icmp_ln1651_117, i1 1"   --->   Operation 205 'xor' 'xor_ln1651_117' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_117 = select i1 %xor_ln1651_117, i8 %pool_window_V_117, i8 %pool_window_V_77" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 206 'select' 'select_ln65_117' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.78ns)   --->   "%icmp_ln1651_119 = icmp_slt  i8 %pool_window_V_118, i8 %pool_window_V_92"   --->   Operation 207 'icmp' 'icmp_ln1651_119' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_119)   --->   "%xor_ln1651_119 = xor i1 %icmp_ln1651_119, i1 1"   --->   Operation 208 'xor' 'xor_ln1651_119' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_119 = select i1 %xor_ln1651_119, i8 %pool_window_V_118, i8 %pool_window_V_92" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 209 'select' 'select_ln65_119' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.78ns)   --->   "%icmp_ln1651_120 = icmp_slt  i8 %pool_window_V_119, i8 %pool_window_V_78"   --->   Operation 210 'icmp' 'icmp_ln1651_120' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_120)   --->   "%xor_ln1651_120 = xor i1 %icmp_ln1651_120, i1 1"   --->   Operation 211 'xor' 'xor_ln1651_120' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_120 = select i1 %xor_ln1651_120, i8 %pool_window_V_119, i8 %pool_window_V_78" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 212 'select' 'select_ln65_120' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.78ns)   --->   "%icmp_ln1651_122 = icmp_slt  i8 %pool_window_V_120, i8 %pool_window_V_93"   --->   Operation 213 'icmp' 'icmp_ln1651_122' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_122)   --->   "%xor_ln1651_122 = xor i1 %icmp_ln1651_122, i1 1"   --->   Operation 214 'xor' 'xor_ln1651_122' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_122 = select i1 %xor_ln1651_122, i8 %pool_window_V_120, i8 %pool_window_V_93" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 215 'select' 'select_ln65_122' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.78ns)   --->   "%icmp_ln1651_123 = icmp_slt  i8 %pool_window_V_121, i8 %pool_window_V_79"   --->   Operation 216 'icmp' 'icmp_ln1651_123' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_123)   --->   "%xor_ln1651_123 = xor i1 %icmp_ln1651_123, i1 1"   --->   Operation 217 'xor' 'xor_ln1651_123' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_123 = select i1 %xor_ln1651_123, i8 %pool_window_V_121, i8 %pool_window_V_79" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 218 'select' 'select_ln65_123' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.78ns)   --->   "%icmp_ln1651_125 = icmp_slt  i8 %pool_window_V_122, i8 %pool_window_V_94"   --->   Operation 219 'icmp' 'icmp_ln1651_125' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_125)   --->   "%xor_ln1651_125 = xor i1 %icmp_ln1651_125, i1 1"   --->   Operation 220 'xor' 'xor_ln1651_125' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_125 = select i1 %xor_ln1651_125, i8 %pool_window_V_122, i8 %pool_window_V_94" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 221 'select' 'select_ln65_125' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.78ns)   --->   "%icmp_ln1651_126 = icmp_slt  i8 %pool_window_V_123, i8 %pool_window_V_80"   --->   Operation 222 'icmp' 'icmp_ln1651_126' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_126)   --->   "%xor_ln1651_126 = xor i1 %icmp_ln1651_126, i1 1"   --->   Operation 223 'xor' 'xor_ln1651_126' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_126 = select i1 %xor_ln1651_126, i8 %pool_window_V_123, i8 %pool_window_V_80" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 224 'select' 'select_ln65_126' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.78ns)   --->   "%icmp_ln1651_128 = icmp_slt  i8 %pool_window_V_124, i8 %pool_window_V_95"   --->   Operation 225 'icmp' 'icmp_ln1651_128' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_128)   --->   "%xor_ln1651_128 = xor i1 %icmp_ln1651_128, i1 1"   --->   Operation 226 'xor' 'xor_ln1651_128' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_128 = select i1 %xor_ln1651_128, i8 %pool_window_V_124, i8 %pool_window_V_95" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 227 'select' 'select_ln65_128' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.78ns)   --->   "%icmp_ln1651_129 = icmp_slt  i8 %pool_window_V_125, i8 %pool_window_V_81"   --->   Operation 228 'icmp' 'icmp_ln1651_129' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_129)   --->   "%xor_ln1651_129 = xor i1 %icmp_ln1651_129, i1 1"   --->   Operation 229 'xor' 'xor_ln1651_129' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_129 = select i1 %xor_ln1651_129, i8 %pool_window_V_125, i8 %pool_window_V_81" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 230 'select' 'select_ln65_129' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.78ns)   --->   "%icmp_ln1651_131 = icmp_slt  i8 %pool_window_V_126, i8 %pool_window_V_96"   --->   Operation 231 'icmp' 'icmp_ln1651_131' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_131)   --->   "%xor_ln1651_131 = xor i1 %icmp_ln1651_131, i1 1"   --->   Operation 232 'xor' 'xor_ln1651_131' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_131 = select i1 %xor_ln1651_131, i8 %pool_window_V_126, i8 %pool_window_V_96" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 233 'select' 'select_ln65_131' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.78ns)   --->   "%icmp_ln1651_132 = icmp_slt  i8 %pool_window_V_127, i8 %pool_window_V_128"   --->   Operation 234 'icmp' 'icmp_ln1651_132' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_132)   --->   "%xor_ln1651_132 = xor i1 %icmp_ln1651_132, i1 1"   --->   Operation 235 'xor' 'xor_ln1651_132' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_132 = select i1 %xor_ln1651_132, i8 %pool_window_V_127, i8 %pool_window_V_128" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 236 'select' 'select_ln65_132' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.78ns)   --->   "%icmp_ln1651_134 = icmp_slt  i8 %pool_window_V_129, i8 %pool_window_V_98"   --->   Operation 237 'icmp' 'icmp_ln1651_134' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_134)   --->   "%xor_ln1651_134 = xor i1 %icmp_ln1651_134, i1 1"   --->   Operation 238 'xor' 'xor_ln1651_134' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_134 = select i1 %xor_ln1651_134, i8 %pool_window_V_129, i8 %pool_window_V_98" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 239 'select' 'select_ln65_134' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.78ns)   --->   "%icmp_ln1651_135 = icmp_slt  i8 %pool_window_V_130, i8 %pool_window_V_68"   --->   Operation 240 'icmp' 'icmp_ln1651_135' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_135)   --->   "%xor_ln1651_135 = xor i1 %icmp_ln1651_135, i1 1"   --->   Operation 241 'xor' 'xor_ln1651_135' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_135 = select i1 %xor_ln1651_135, i8 %pool_window_V_130, i8 %pool_window_V_68" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 242 'select' 'select_ln65_135' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%sY_1_load_1 = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 243 'load' 'sY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (1.14ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 244 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 245 'select' 'select_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_1_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 246 'add' 'add_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.53ns)   --->   "%br_ln0 = br void %if.end38.i"   --->   Operation 247 'br' 'br_ln0' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.53>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then31.i" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 248 'phi' 'storemerge' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %storemerge, i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:82]   --->   Operation 249 'store' 'store_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [firmware/nnet_utils/nnet_pooling_stream.h:88]   --->   Operation 250 'br' 'br_ln88' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 302 'ret' 'ret_ln118' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 251 [1/1] (0.78ns)   --->   "%icmp_ln1651_91 = icmp_slt  i8 %select_ln65, i8 %select_ln65_90"   --->   Operation 251 'icmp' 'icmp_ln1651_91' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data)   --->   "%xor_ln1651_91 = xor i1 %icmp_ln1651_91, i1 1"   --->   Operation 252 'xor' 'xor_ln1651_91' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data = select i1 %xor_ln1651_91, i8 %select_ln65, i8 %select_ln65_90" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 253 'select' 'res_pack_data' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.78ns)   --->   "%icmp_ln1651_94 = icmp_slt  i8 %select_ln65_92, i8 %select_ln65_93"   --->   Operation 254 'icmp' 'icmp_ln1651_94' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_6)   --->   "%xor_ln1651_94 = xor i1 %icmp_ln1651_94, i1 1"   --->   Operation 255 'xor' 'xor_ln1651_94' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_6 = select i1 %xor_ln1651_94, i8 %select_ln65_92, i8 %select_ln65_93" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 256 'select' 'res_pack_data_6' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.78ns)   --->   "%icmp_ln1651_97 = icmp_slt  i8 %select_ln65_95, i8 %select_ln65_96"   --->   Operation 257 'icmp' 'icmp_ln1651_97' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_7)   --->   "%xor_ln1651_97 = xor i1 %icmp_ln1651_97, i1 1"   --->   Operation 258 'xor' 'xor_ln1651_97' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_7 = select i1 %xor_ln1651_97, i8 %select_ln65_95, i8 %select_ln65_96" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 259 'select' 'res_pack_data_7' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.78ns)   --->   "%icmp_ln1651_100 = icmp_slt  i8 %select_ln65_98, i8 %select_ln65_99"   --->   Operation 260 'icmp' 'icmp_ln1651_100' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_8)   --->   "%xor_ln1651_100 = xor i1 %icmp_ln1651_100, i1 1"   --->   Operation 261 'xor' 'xor_ln1651_100' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_8 = select i1 %xor_ln1651_100, i8 %select_ln65_98, i8 %select_ln65_99" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 262 'select' 'res_pack_data_8' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.78ns)   --->   "%icmp_ln1651_103 = icmp_slt  i8 %select_ln65_101, i8 %select_ln65_102"   --->   Operation 263 'icmp' 'icmp_ln1651_103' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_9)   --->   "%xor_ln1651_103 = xor i1 %icmp_ln1651_103, i1 1"   --->   Operation 264 'xor' 'xor_ln1651_103' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_9 = select i1 %xor_ln1651_103, i8 %select_ln65_101, i8 %select_ln65_102" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 265 'select' 'res_pack_data_9' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.78ns)   --->   "%icmp_ln1651_106 = icmp_slt  i8 %select_ln65_104, i8 %select_ln65_105"   --->   Operation 266 'icmp' 'icmp_ln1651_106' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_10)   --->   "%xor_ln1651_106 = xor i1 %icmp_ln1651_106, i1 1"   --->   Operation 267 'xor' 'xor_ln1651_106' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_10 = select i1 %xor_ln1651_106, i8 %select_ln65_104, i8 %select_ln65_105" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 268 'select' 'res_pack_data_10' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.78ns)   --->   "%icmp_ln1651_109 = icmp_slt  i8 %select_ln65_107, i8 %select_ln65_108"   --->   Operation 269 'icmp' 'icmp_ln1651_109' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_11)   --->   "%xor_ln1651_109 = xor i1 %icmp_ln1651_109, i1 1"   --->   Operation 270 'xor' 'xor_ln1651_109' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_11 = select i1 %xor_ln1651_109, i8 %select_ln65_107, i8 %select_ln65_108" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 271 'select' 'res_pack_data_11' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.78ns)   --->   "%icmp_ln1651_112 = icmp_slt  i8 %select_ln65_110, i8 %select_ln65_111"   --->   Operation 272 'icmp' 'icmp_ln1651_112' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_12)   --->   "%xor_ln1651_112 = xor i1 %icmp_ln1651_112, i1 1"   --->   Operation 273 'xor' 'xor_ln1651_112' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_pack_data_12 = select i1 %xor_ln1651_112, i8 %select_ln65_110, i8 %select_ln65_111" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 274 'select' 'res_pack_data_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.78ns)   --->   "%icmp_ln1651_115 = icmp_slt  i8 %select_ln65_113, i8 %select_ln65_114"   --->   Operation 275 'icmp' 'icmp_ln1651_115' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_115)   --->   "%xor_ln1651_115 = xor i1 %icmp_ln1651_115, i1 1"   --->   Operation 276 'xor' 'xor_ln1651_115' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_115 = select i1 %xor_ln1651_115, i8 %select_ln65_113, i8 %select_ln65_114" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 277 'select' 'select_ln65_115' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.78ns)   --->   "%icmp_ln1651_118 = icmp_slt  i8 %select_ln65_116, i8 %select_ln65_117"   --->   Operation 278 'icmp' 'icmp_ln1651_118' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_118)   --->   "%xor_ln1651_118 = xor i1 %icmp_ln1651_118, i1 1"   --->   Operation 279 'xor' 'xor_ln1651_118' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_118 = select i1 %xor_ln1651_118, i8 %select_ln65_116, i8 %select_ln65_117" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 280 'select' 'select_ln65_118' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.78ns)   --->   "%icmp_ln1651_121 = icmp_slt  i8 %select_ln65_119, i8 %select_ln65_120"   --->   Operation 281 'icmp' 'icmp_ln1651_121' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_121)   --->   "%xor_ln1651_121 = xor i1 %icmp_ln1651_121, i1 1"   --->   Operation 282 'xor' 'xor_ln1651_121' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_121 = select i1 %xor_ln1651_121, i8 %select_ln65_119, i8 %select_ln65_120" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 283 'select' 'select_ln65_121' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.78ns)   --->   "%icmp_ln1651_124 = icmp_slt  i8 %select_ln65_122, i8 %select_ln65_123"   --->   Operation 284 'icmp' 'icmp_ln1651_124' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_124)   --->   "%xor_ln1651_124 = xor i1 %icmp_ln1651_124, i1 1"   --->   Operation 285 'xor' 'xor_ln1651_124' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_124 = select i1 %xor_ln1651_124, i8 %select_ln65_122, i8 %select_ln65_123" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 286 'select' 'select_ln65_124' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.78ns)   --->   "%icmp_ln1651_127 = icmp_slt  i8 %select_ln65_125, i8 %select_ln65_126"   --->   Operation 287 'icmp' 'icmp_ln1651_127' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_127)   --->   "%xor_ln1651_127 = xor i1 %icmp_ln1651_127, i1 1"   --->   Operation 288 'xor' 'xor_ln1651_127' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_127 = select i1 %xor_ln1651_127, i8 %select_ln65_125, i8 %select_ln65_126" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 289 'select' 'select_ln65_127' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.78ns)   --->   "%icmp_ln1651_130 = icmp_slt  i8 %select_ln65_128, i8 %select_ln65_129"   --->   Operation 290 'icmp' 'icmp_ln1651_130' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_130)   --->   "%xor_ln1651_130 = xor i1 %icmp_ln1651_130, i1 1"   --->   Operation 291 'xor' 'xor_ln1651_130' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_130 = select i1 %xor_ln1651_130, i8 %select_ln65_128, i8 %select_ln65_129" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 292 'select' 'select_ln65_130' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.78ns)   --->   "%icmp_ln1651_133 = icmp_slt  i8 %select_ln65_131, i8 %select_ln65_132"   --->   Operation 293 'icmp' 'icmp_ln1651_133' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_133)   --->   "%xor_ln1651_133 = xor i1 %icmp_ln1651_133, i1 1"   --->   Operation 294 'xor' 'xor_ln1651_133' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_133 = select i1 %xor_ln1651_133, i8 %select_ln65_131, i8 %select_ln65_132" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 295 'select' 'select_ln65_133' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.78ns)   --->   "%icmp_ln1651_136 = icmp_slt  i8 %select_ln65_134, i8 %select_ln65_135"   --->   Operation 296 'icmp' 'icmp_ln1651_136' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_136)   --->   "%xor_ln1651_136 = xor i1 %icmp_ln1651_136, i1 1"   --->   Operation 297 'xor' 'xor_ln1651_136' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln65_136 = select i1 %xor_ln1651_136, i8 %select_ln65_134, i8 %select_ln65_135" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 298 'select' 'select_ln65_136' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln72_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln65_136, i8 %select_ln65_133, i8 %select_ln65_130, i8 %select_ln65_127, i8 %select_ln65_124, i8 %select_ln65_121, i8 %select_ln65_118, i8 %select_ln65_115, i8 %res_pack_data_12, i8 %res_pack_data_11, i8 %res_pack_data_10, i8 %res_pack_data_9, i8 %res_pack_data_8, i8 %res_pack_data_7, i8 %res_pack_data_6, i8 %res_pack_data" [firmware/nnet_utils/nnet_pooling_stream.h:72]   --->   Operation 299 'bitconcatenate' 'or_ln72_s' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (2.18ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer9_out, i128 %or_ln72_s" [firmware/nnet_utils/nnet_pooling_stream.h:72]   --->   Operation 300 'write' 'write_ln72' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 9> <FIFO>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end.i" [firmware/nnet_utils/nnet_pooling_stream.h:73]   --->   Operation 301 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:55) on static variable 'sX_1' [151]  (0 ns)
	'icmp' operation ('icmp_ln55', firmware/nnet_utils/nnet_pooling_stream.h:55) [152]  (1.14 ns)
	'select' operation ('select_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [318]  (0 ns)
	'add' operation ('add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [319]  (1.49 ns)
	'store' operation ('store_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) of variable 'add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91 on static variable 'sX_1' [320]  (0.538 ns)
	blocking operation 0.337 ns on control path)

 <State 2>: 3.88ns
The critical path consists of the following:
	fifo read operation ('layer8_out_read', firmware/nnet_utils/nnet_pooling_stream.h:115) on port 'layer8_out' (firmware/nnet_utils/nnet_pooling_stream.h:115) [54]  (2.19 ns)
	'memshiftread' operation ('pool_window.V') [71]  (0.577 ns)
	'icmp' operation ('icmp_ln1651') [165]  (0.782 ns)
	'xor' operation ('xor_ln1651') [166]  (0 ns)
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65) [167]  (0.337 ns)

 <State 3>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1651_91') [171]  (0.782 ns)
	'xor' operation ('xor_ln1651_91') [172]  (0 ns)
	'select' operation ('res_pack.data', firmware/nnet_utils/nnet_common.h:65) [173]  (0.337 ns)
	fifo write operation ('write_ln72', firmware/nnet_utils/nnet_pooling_stream.h:72) on port 'layer9_out' (firmware/nnet_utils/nnet_pooling_stream.h:72) [310]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
