
EugenioProyect.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f868  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  0800fa00  0800fa00  0001fa00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ff28  0800ff28  000200e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ff28  0800ff28  0001ff28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ff30  0800ff30  000200e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ff30  0800ff30  0001ff30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ff34  0800ff34  0001ff34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e8  20000000  0800ff38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000255c  200000e8  08010020  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002644  08010020  00022644  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ea8c  00000000  00000000  0002015b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005c03  00000000  00000000  0003ebe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001640  00000000  00000000  000447f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010b7  00000000  00000000  00045e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d20c  00000000  00000000  00046ee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025ec7  00000000  00000000  000640f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008fc0e  00000000  00000000  00089fba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005b38  00000000  00000000  00119bc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0011f700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200000e8 	.word	0x200000e8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800f9e8 	.word	0x0800f9e8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200000ec 	.word	0x200000ec
 80001d4:	0800f9e8 	.word	0x0800f9e8

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b970 	b.w	80004d0 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	460d      	mov	r5, r1
 8000210:	4604      	mov	r4, r0
 8000212:	460f      	mov	r7, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4694      	mov	ip, r2
 800021c:	d965      	bls.n	80002ea <__udivmoddi4+0xe2>
 800021e:	fab2 f382 	clz	r3, r2
 8000222:	b143      	cbz	r3, 8000236 <__udivmoddi4+0x2e>
 8000224:	fa02 fc03 	lsl.w	ip, r2, r3
 8000228:	f1c3 0220 	rsb	r2, r3, #32
 800022c:	409f      	lsls	r7, r3
 800022e:	fa20 f202 	lsr.w	r2, r0, r2
 8000232:	4317      	orrs	r7, r2
 8000234:	409c      	lsls	r4, r3
 8000236:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800023a:	fa1f f58c 	uxth.w	r5, ip
 800023e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000242:	0c22      	lsrs	r2, r4, #16
 8000244:	fb0e 7711 	mls	r7, lr, r1, r7
 8000248:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800024c:	fb01 f005 	mul.w	r0, r1, r5
 8000250:	4290      	cmp	r0, r2
 8000252:	d90a      	bls.n	800026a <__udivmoddi4+0x62>
 8000254:	eb1c 0202 	adds.w	r2, ip, r2
 8000258:	f101 37ff 	add.w	r7, r1, #4294967295
 800025c:	f080 811c 	bcs.w	8000498 <__udivmoddi4+0x290>
 8000260:	4290      	cmp	r0, r2
 8000262:	f240 8119 	bls.w	8000498 <__udivmoddi4+0x290>
 8000266:	3902      	subs	r1, #2
 8000268:	4462      	add	r2, ip
 800026a:	1a12      	subs	r2, r2, r0
 800026c:	b2a4      	uxth	r4, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800027a:	fb00 f505 	mul.w	r5, r0, r5
 800027e:	42a5      	cmp	r5, r4
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x90>
 8000282:	eb1c 0404 	adds.w	r4, ip, r4
 8000286:	f100 32ff 	add.w	r2, r0, #4294967295
 800028a:	f080 8107 	bcs.w	800049c <__udivmoddi4+0x294>
 800028e:	42a5      	cmp	r5, r4
 8000290:	f240 8104 	bls.w	800049c <__udivmoddi4+0x294>
 8000294:	4464      	add	r4, ip
 8000296:	3802      	subs	r0, #2
 8000298:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029c:	1b64      	subs	r4, r4, r5
 800029e:	2100      	movs	r1, #0
 80002a0:	b11e      	cbz	r6, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40dc      	lsrs	r4, r3
 80002a4:	2300      	movs	r3, #0
 80002a6:	e9c6 4300 	strd	r4, r3, [r6]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d908      	bls.n	80002c4 <__udivmoddi4+0xbc>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80ed 	beq.w	8000492 <__udivmoddi4+0x28a>
 80002b8:	2100      	movs	r1, #0
 80002ba:	e9c6 0500 	strd	r0, r5, [r6]
 80002be:	4608      	mov	r0, r1
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	fab3 f183 	clz	r1, r3
 80002c8:	2900      	cmp	r1, #0
 80002ca:	d149      	bne.n	8000360 <__udivmoddi4+0x158>
 80002cc:	42ab      	cmp	r3, r5
 80002ce:	d302      	bcc.n	80002d6 <__udivmoddi4+0xce>
 80002d0:	4282      	cmp	r2, r0
 80002d2:	f200 80f8 	bhi.w	80004c6 <__udivmoddi4+0x2be>
 80002d6:	1a84      	subs	r4, r0, r2
 80002d8:	eb65 0203 	sbc.w	r2, r5, r3
 80002dc:	2001      	movs	r0, #1
 80002de:	4617      	mov	r7, r2
 80002e0:	2e00      	cmp	r6, #0
 80002e2:	d0e2      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	e9c6 4700 	strd	r4, r7, [r6]
 80002e8:	e7df      	b.n	80002aa <__udivmoddi4+0xa2>
 80002ea:	b902      	cbnz	r2, 80002ee <__udivmoddi4+0xe6>
 80002ec:	deff      	udf	#255	; 0xff
 80002ee:	fab2 f382 	clz	r3, r2
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	f040 8090 	bne.w	8000418 <__udivmoddi4+0x210>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2101      	movs	r1, #1
 8000304:	fbb2 f5f7 	udiv	r5, r2, r7
 8000308:	fb07 2015 	mls	r0, r7, r5, r2
 800030c:	0c22      	lsrs	r2, r4, #16
 800030e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000312:	fb0e f005 	mul.w	r0, lr, r5
 8000316:	4290      	cmp	r0, r2
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x124>
 800031a:	eb1c 0202 	adds.w	r2, ip, r2
 800031e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4290      	cmp	r0, r2
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2b8>
 800032a:	4645      	mov	r5, r8
 800032c:	1a12      	subs	r2, r2, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb2 f0f7 	udiv	r0, r2, r7
 8000334:	fb07 2210 	mls	r2, r7, r0, r2
 8000338:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x14e>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x14c>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2c2>
 8000354:	4610      	mov	r0, r2
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800035e:	e79f      	b.n	80002a0 <__udivmoddi4+0x98>
 8000360:	f1c1 0720 	rsb	r7, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa05 f401 	lsl.w	r4, r5, r1
 8000372:	fa20 f307 	lsr.w	r3, r0, r7
 8000376:	40fd      	lsrs	r5, r7
 8000378:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037c:	4323      	orrs	r3, r4
 800037e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000382:	fa1f fe8c 	uxth.w	lr, ip
 8000386:	fb09 5518 	mls	r5, r9, r8, r5
 800038a:	0c1c      	lsrs	r4, r3, #16
 800038c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000390:	fb08 f50e 	mul.w	r5, r8, lr
 8000394:	42a5      	cmp	r5, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	fa00 f001 	lsl.w	r0, r0, r1
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2b4>
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2b4>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4464      	add	r4, ip
 80003b8:	1b64      	subs	r4, r4, r5
 80003ba:	b29d      	uxth	r5, r3
 80003bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c0:	fb09 4413 	mls	r4, r9, r3, r4
 80003c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1c 0404 	adds.w	r4, ip, r4
 80003d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2ac>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2ac>
 80003de:	3b02      	subs	r3, #2
 80003e0:	4464      	add	r4, ip
 80003e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003e6:	fba3 9502 	umull	r9, r5, r3, r2
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	42ac      	cmp	r4, r5
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46ae      	mov	lr, r5
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x29c>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x298>
 80003f8:	b156      	cbz	r6, 8000410 <__udivmoddi4+0x208>
 80003fa:	ebb0 0208 	subs.w	r2, r0, r8
 80003fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000402:	fa04 f707 	lsl.w	r7, r4, r7
 8000406:	40ca      	lsrs	r2, r1
 8000408:	40cc      	lsrs	r4, r1
 800040a:	4317      	orrs	r7, r2
 800040c:	e9c6 7400 	strd	r7, r4, [r6]
 8000410:	4618      	mov	r0, r3
 8000412:	2100      	movs	r1, #0
 8000414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000418:	f1c3 0120 	rsb	r1, r3, #32
 800041c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000420:	fa20 f201 	lsr.w	r2, r0, r1
 8000424:	fa25 f101 	lsr.w	r1, r5, r1
 8000428:	409d      	lsls	r5, r3
 800042a:	432a      	orrs	r2, r5
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1510 	mls	r5, r7, r0, r1
 800043c:	0c11      	lsrs	r1, r2, #16
 800043e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000442:	fb00 f50e 	mul.w	r5, r0, lr
 8000446:	428d      	cmp	r5, r1
 8000448:	fa04 f403 	lsl.w	r4, r4, r3
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x258>
 800044e:	eb1c 0101 	adds.w	r1, ip, r1
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 8000458:	428d      	cmp	r5, r1
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800045c:	3802      	subs	r0, #2
 800045e:	4461      	add	r1, ip
 8000460:	1b49      	subs	r1, r1, r5
 8000462:	b292      	uxth	r2, r2
 8000464:	fbb1 f5f7 	udiv	r5, r1, r7
 8000468:	fb07 1115 	mls	r1, r7, r5, r1
 800046c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000470:	fb05 f10e 	mul.w	r1, r5, lr
 8000474:	4291      	cmp	r1, r2
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x282>
 8000478:	eb1c 0202 	adds.w	r2, ip, r2
 800047c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 8000482:	4291      	cmp	r1, r2
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000486:	3d02      	subs	r5, #2
 8000488:	4462      	add	r2, ip
 800048a:	1a52      	subs	r2, r2, r1
 800048c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0xfc>
 8000492:	4631      	mov	r1, r6
 8000494:	4630      	mov	r0, r6
 8000496:	e708      	b.n	80002aa <__udivmoddi4+0xa2>
 8000498:	4639      	mov	r1, r7
 800049a:	e6e6      	b.n	800026a <__udivmoddi4+0x62>
 800049c:	4610      	mov	r0, r2
 800049e:	e6fb      	b.n	8000298 <__udivmoddi4+0x90>
 80004a0:	4548      	cmp	r0, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ac:	3b01      	subs	r3, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004b0:	4645      	mov	r5, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x282>
 80004b4:	462b      	mov	r3, r5
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x258>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004c0:	3d02      	subs	r5, #2
 80004c2:	4462      	add	r2, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x124>
 80004c6:	4608      	mov	r0, r1
 80004c8:	e70a      	b.n	80002e0 <__udivmoddi4+0xd8>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x14e>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 80004d4:	b590      	push	{r4, r7, lr}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0
 80004da:	4603      	mov	r3, r0
 80004dc:	603a      	str	r2, [r7, #0]
 80004de:	80fb      	strh	r3, [r7, #6]
 80004e0:	460b      	mov	r3, r1
 80004e2:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 80004e4:	2300      	movs	r3, #0
 80004e6:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 80004e8:	2200      	movs	r2, #0
 80004ea:	6839      	ldr	r1, [r7, #0]
 80004ec:	481c      	ldr	r0, [pc, #112]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 80004ee:	f000 f8f9 	bl	80006e4 <AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 80004f2:	4b1b      	ldr	r3, [pc, #108]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 80004f4:	4a1b      	ldr	r2, [pc, #108]	; (8000564 <AUDIO_OUT_Init+0x90>)
 80004f6:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 80004f8:	4819      	ldr	r0, [pc, #100]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 80004fa:	f005 ffcd 	bl	8006498 <HAL_I2S_GetState>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d103      	bne.n	800050c <AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8000504:	2100      	movs	r1, #0
 8000506:	4816      	ldr	r0, [pc, #88]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 8000508:	f000 f94a 	bl	80007a0 <AUDIO_OUT_MspInit>
  }

  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 800050c:	6838      	ldr	r0, [r7, #0]
 800050e:	f000 fa0f 	bl	8000930 <I2S3_Init>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d001      	beq.n	800051c <AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8000518:	2301      	movs	r3, #1
 800051a:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 800051c:	7bfb      	ldrb	r3, [r7, #15]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d10e      	bne.n	8000540 <AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8000522:	4b11      	ldr	r3, [pc, #68]	; (8000568 <AUDIO_OUT_Init+0x94>)
 8000524:	689b      	ldr	r3, [r3, #8]
 8000526:	2094      	movs	r0, #148	; 0x94
 8000528:	4798      	blx	r3
 800052a:	4603      	mov	r3, r0
 800052c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8000530:	2be0      	cmp	r3, #224	; 0xe0
 8000532:	d103      	bne.n	800053c <AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8000534:	4b0d      	ldr	r3, [pc, #52]	; (800056c <AUDIO_OUT_Init+0x98>)
 8000536:	4a0c      	ldr	r2, [pc, #48]	; (8000568 <AUDIO_OUT_Init+0x94>)
 8000538:	601a      	str	r2, [r3, #0]
 800053a:	e001      	b.n	8000540 <AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 800053c:	2301      	movs	r3, #1
 800053e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8000540:	7bfb      	ldrb	r3, [r7, #15]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d107      	bne.n	8000556 <AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8000546:	4b09      	ldr	r3, [pc, #36]	; (800056c <AUDIO_OUT_Init+0x98>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	681c      	ldr	r4, [r3, #0]
 800054c:	797a      	ldrb	r2, [r7, #5]
 800054e:	88f9      	ldrh	r1, [r7, #6]
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	2094      	movs	r0, #148	; 0x94
 8000554:	47a0      	blx	r4
  }
  
  return ret;
 8000556:	7bfb      	ldrb	r3, [r7, #15]
}
 8000558:	4618      	mov	r0, r3
 800055a:	3714      	adds	r7, #20
 800055c:	46bd      	mov	sp, r7
 800055e:	bd90      	pop	{r4, r7, pc}
 8000560:	20000108 	.word	0x20000108
 8000564:	40003c00 	.word	0x40003c00
 8000568:	20000004 	.word	0x20000004
 800056c:	20000104 	.word	0x20000104

08000570 <AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800057a:	4b10      	ldr	r3, [pc, #64]	; (80005bc <AUDIO_OUT_Play+0x4c>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	68db      	ldr	r3, [r3, #12]
 8000580:	683a      	ldr	r2, [r7, #0]
 8000582:	b292      	uxth	r2, r2
 8000584:	6879      	ldr	r1, [r7, #4]
 8000586:	2094      	movs	r0, #148	; 0x94
 8000588:	4798      	blx	r3
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8000590:	2301      	movs	r3, #1
 8000592:	e00f      	b.n	80005b4 <AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800059a:	d203      	bcs.n	80005a4 <AUDIO_OUT_Play+0x34>
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	085b      	lsrs	r3, r3, #1
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	e001      	b.n	80005a8 <AUDIO_OUT_Play+0x38>
 80005a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005a8:	461a      	mov	r2, r3
 80005aa:	6879      	ldr	r1, [r7, #4]
 80005ac:	4804      	ldr	r0, [pc, #16]	; (80005c0 <AUDIO_OUT_Play+0x50>)
 80005ae:	f005 fbf1 	bl	8005d94 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80005b2:	2300      	movs	r3, #0
  }
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20000104 	.word	0x20000104
 80005c0:	20000108 	.word	0x20000108

080005c4 <AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Pause(void)
{    
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 80005c8:	4b07      	ldr	r3, [pc, #28]	; (80005e8 <AUDIO_OUT_Pause+0x24>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	691b      	ldr	r3, [r3, #16]
 80005ce:	2094      	movs	r0, #148	; 0x94
 80005d0:	4798      	blx	r3
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 80005d8:	2301      	movs	r3, #1
 80005da:	e003      	b.n	80005e4 <AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 80005dc:	4803      	ldr	r0, [pc, #12]	; (80005ec <AUDIO_OUT_Pause+0x28>)
 80005de:	f005 fc81 	bl	8005ee4 <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80005e2:	2300      	movs	r3, #0
  }
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000104 	.word	0x20000104
 80005ec:	20000108 	.word	0x20000108

080005f0 <AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Resume(void)
{    
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 80005f4:	4b07      	ldr	r3, [pc, #28]	; (8000614 <AUDIO_OUT_Resume+0x24>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	2094      	movs	r0, #148	; 0x94
 80005fc:	4798      	blx	r3
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 8000604:	2301      	movs	r3, #1
 8000606:	e003      	b.n	8000610 <AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 8000608:	4803      	ldr	r0, [pc, #12]	; (8000618 <AUDIO_OUT_Resume+0x28>)
 800060a:	f005 fccd 	bl	8005fa8 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800060e:	2300      	movs	r3, #0
  }
}
 8000610:	4618      	mov	r0, r3
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20000104 	.word	0x20000104
 8000618:	20000108 	.word	0x20000108

0800061c <AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Stop(uint32_t Option)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 8000624:	480e      	ldr	r0, [pc, #56]	; (8000660 <AUDIO_OUT_Stop+0x44>)
 8000626:	f005 fd53 	bl	80060d0 <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 800062a:	4b0e      	ldr	r3, [pc, #56]	; (8000664 <AUDIO_OUT_Stop+0x48>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	6879      	ldr	r1, [r7, #4]
 8000632:	2094      	movs	r0, #148	; 0x94
 8000634:	4798      	blx	r3
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 800063c:	2301      	movs	r3, #1
 800063e:	e00b      	b.n	8000658 <AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2b01      	cmp	r3, #1
 8000644:	d107      	bne.n	8000656 <AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 8000646:	2001      	movs	r0, #1
 8000648:	f001 fe4e 	bl	80022e8 <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	2110      	movs	r1, #16
 8000650:	4805      	ldr	r0, [pc, #20]	; (8000668 <AUDIO_OUT_Stop+0x4c>)
 8000652:	f002 fe25 	bl	80032a0 <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8000656:	2300      	movs	r3, #0
  }
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	20000108 	.word	0x20000108
 8000664:	20000104 	.word	0x20000104
 8000668:	40020c00 	.word	0x40020c00

0800066c <AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8000676:	4b08      	ldr	r3, [pc, #32]	; (8000698 <AUDIO_OUT_SetVolume+0x2c>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	6a1b      	ldr	r3, [r3, #32]
 800067c:	79fa      	ldrb	r2, [r7, #7]
 800067e:	4611      	mov	r1, r2
 8000680:	2094      	movs	r0, #148	; 0x94
 8000682:	4798      	blx	r3
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 800068a:	2301      	movs	r3, #1
 800068c:	e000      	b.n	8000690 <AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800068e:	2300      	movs	r3, #0
  }
}
 8000690:	4618      	mov	r0, r3
 8000692:	3708      	adds	r7, #8
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000104 	.word	0x20000104

0800069c <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a04      	ldr	r2, [pc, #16]	; (80006bc <HAL_I2S_TxCpltCallback+0x20>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d101      	bne.n	80006b2 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 80006ae:	f001 fd57 	bl	8002160 <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40003c00 	.word	0x40003c00

080006c0 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a04      	ldr	r2, [pc, #16]	; (80006e0 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d101      	bne.n	80006d6 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    AUDIO_OUT_HalfTransfer_CallBack();
 80006d2:	f001 fd59 	bl	8002188 <AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80006d6:	bf00      	nop
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	40003c00 	.word	0x40003c00

080006e4 <AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b08c      	sub	sp, #48	; 0x30
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80006f0:	2300      	movs	r3, #0
 80006f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80006f6:	23ff      	movs	r3, #255	; 0xff
 80006f8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  
  for(index = 0; index < 8; index++)
 80006fc:	2300      	movs	r3, #0
 80006fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000702:	e010      	b.n	8000726 <AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8000704:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000708:	4a22      	ldr	r2, [pc, #136]	; (8000794 <AUDIO_OUT_ClockConfig+0xb0>)
 800070a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800070e:	68ba      	ldr	r2, [r7, #8]
 8000710:	429a      	cmp	r2, r3
 8000712:	d103      	bne.n	800071c <AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8000714:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000718:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  for(index = 0; index < 8; index++)
 800071c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000720:	3301      	adds	r3, #1
 8000722:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000726:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800072a:	2b07      	cmp	r3, #7
 800072c:	d9ea      	bls.n	8000704 <AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800072e:	f107 0314 	add.w	r3, r7, #20
 8000732:	4618      	mov	r0, r3
 8000734:	f007 f802 	bl	800773c <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8000738:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800073c:	f003 0307 	and.w	r3, r3, #7
 8000740:	2b00      	cmp	r3, #0
 8000742:	d115      	bne.n	8000770 <AUDIO_OUT_ClockConfig+0x8c>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) ï¿½ (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000744:	2301      	movs	r3, #1
 8000746:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SM = 8;
 8000748:	2308      	movs	r3, #8
 800074a:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 800074c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000750:	4a11      	ldr	r2, [pc, #68]	; (8000798 <AUDIO_OUT_ClockConfig+0xb4>)
 8000752:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000756:	61fb      	str	r3, [r7, #28]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8000758:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800075c:	4a0f      	ldr	r2, [pc, #60]	; (800079c <AUDIO_OUT_ClockConfig+0xb8>)
 800075e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000762:	623b      	str	r3, [r7, #32]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000764:	f107 0314 	add.w	r3, r7, #20
 8000768:	4618      	mov	r0, r3
 800076a:	f006 fef7 	bl	800755c <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800076e:	e00d      	b.n	800078c <AUDIO_OUT_ClockConfig+0xa8>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000770:	2301      	movs	r3, #1
 8000772:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SM = 8;
 8000774:	2308      	movs	r3, #8
 8000776:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8000778:	f44f 7381 	mov.w	r3, #258	; 0x102
 800077c:	61fb      	str	r3, [r7, #28]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800077e:	2303      	movs	r3, #3
 8000780:	623b      	str	r3, [r7, #32]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000782:	f107 0314 	add.w	r3, r7, #20
 8000786:	4618      	mov	r0, r3
 8000788:	f006 fee8 	bl	800755c <HAL_RCCEx_PeriphCLKConfig>
}
 800078c:	bf00      	nop
 800078e:	3730      	adds	r7, #48	; 0x30
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	0800fa54 	.word	0x0800fa54
 8000798:	0800fa74 	.word	0x0800fa74
 800079c:	0800fa94 	.word	0x0800fa94

080007a0 <AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08c      	sub	sp, #48	; 0x30
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	61bb      	str	r3, [r7, #24]
 80007ae:	4b56      	ldr	r3, [pc, #344]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b2:	4a55      	ldr	r2, [pc, #340]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007b8:	6413      	str	r3, [r2, #64]	; 0x40
 80007ba:	4b53      	ldr	r3, [pc, #332]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80007c2:	61bb      	str	r3, [r7, #24]
 80007c4:	69bb      	ldr	r3, [r7, #24]

  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
 80007ca:	4b4f      	ldr	r3, [pc, #316]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a4e      	ldr	r2, [pc, #312]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007d0:	f043 0304 	orr.w	r3, r3, #4
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b4c      	ldr	r3, [pc, #304]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0304 	and.w	r3, r3, #4
 80007de:	617b      	str	r3, [r7, #20]
 80007e0:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	613b      	str	r3, [r7, #16]
 80007e6:	4b48      	ldr	r3, [pc, #288]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a47      	ldr	r2, [pc, #284]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
 80007f2:	4b45      	ldr	r3, [pc, #276]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]

  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 80007fe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8000804:	2302      	movs	r3, #2
 8000806:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 800080c:	2302      	movs	r3, #2
 800080e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8000810:	2306      	movs	r3, #6
 8000812:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8000814:	f107 031c 	add.w	r3, r7, #28
 8000818:	4619      	mov	r1, r3
 800081a:	483c      	ldr	r0, [pc, #240]	; (800090c <AUDIO_OUT_MspInit+0x16c>)
 800081c:	f002 fad8 	bl	8002dd0 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8000820:	2310      	movs	r3, #16
 8000822:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8000824:	f107 031c 	add.w	r3, r7, #28
 8000828:	4619      	mov	r1, r3
 800082a:	4839      	ldr	r0, [pc, #228]	; (8000910 <AUDIO_OUT_MspInit+0x170>)
 800082c:	f002 fad0 	bl	8002dd0 <HAL_GPIO_Init>

  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8000830:	2300      	movs	r3, #0
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	4b34      	ldr	r3, [pc, #208]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000838:	4a33      	ldr	r2, [pc, #204]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 800083a:	f043 0304 	orr.w	r3, r3, #4
 800083e:	6313      	str	r3, [r2, #48]	; 0x30
 8000840:	4b31      	ldr	r3, [pc, #196]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000844:	f003 0304 	and.w	r3, r3, #4
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 800084c:	2380      	movs	r3, #128	; 0x80
 800084e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8000850:	f107 031c 	add.w	r3, r7, #28
 8000854:	4619      	mov	r1, r3
 8000856:	482d      	ldr	r0, [pc, #180]	; (800090c <AUDIO_OUT_MspInit+0x16c>)
 8000858:	f002 faba 	bl	8002dd0 <HAL_GPIO_Init>

  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 800085c:	2300      	movs	r3, #0
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	4b29      	ldr	r3, [pc, #164]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000864:	4a28      	ldr	r2, [pc, #160]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000866:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800086a:	6313      	str	r3, [r2, #48]	; 0x30
 800086c:	4b26      	ldr	r3, [pc, #152]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 800086e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000870:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000874:	60bb      	str	r3, [r7, #8]
 8000876:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a25      	ldr	r2, [pc, #148]	; (8000914 <AUDIO_OUT_MspInit+0x174>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d136      	bne.n	80008f0 <AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8000882:	4b25      	ldr	r3, [pc, #148]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 8000884:	2200      	movs	r2, #0
 8000886:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8000888:	4b23      	ldr	r3, [pc, #140]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 800088a:	2240      	movs	r2, #64	; 0x40
 800088c:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800088e:	4b22      	ldr	r3, [pc, #136]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 8000890:	2200      	movs	r2, #0
 8000892:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8000894:	4b20      	ldr	r3, [pc, #128]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 8000896:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800089a:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 800089c:	4b1e      	ldr	r3, [pc, #120]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 800089e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008a2:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80008a4:	4b1c      	ldr	r3, [pc, #112]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008aa:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 80008ac:	4b1a      	ldr	r3, [pc, #104]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 80008b2:	4b19      	ldr	r3, [pc, #100]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80008b8:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80008ba:	4b17      	ldr	r3, [pc, #92]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008bc:	2204      	movs	r2, #4
 80008be:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80008c0:	4b15      	ldr	r3, [pc, #84]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008c2:	2203      	movs	r2, #3
 80008c4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80008c6:	4b14      	ldr	r3, [pc, #80]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80008cc:	4b12      	ldr	r3, [pc, #72]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80008d2:	4b11      	ldr	r3, [pc, #68]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008d4:	4a11      	ldr	r2, [pc, #68]	; (800091c <AUDIO_OUT_MspInit+0x17c>)
 80008d6:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a0f      	ldr	r2, [pc, #60]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008dc:	639a      	str	r2, [r3, #56]	; 0x38
 80008de:	4a0e      	ldr	r2, [pc, #56]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 80008e4:	480c      	ldr	r0, [pc, #48]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008e6:	f001 fee3 	bl	80026b0 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 80008ea:	480b      	ldr	r0, [pc, #44]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008ec:	f001 fe32 	bl	8002554 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80008f0:	2200      	movs	r2, #0
 80008f2:	210e      	movs	r1, #14
 80008f4:	202f      	movs	r0, #47	; 0x2f
 80008f6:	f001 fdf6 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ);  
 80008fa:	202f      	movs	r0, #47	; 0x2f
 80008fc:	f001 fe0f 	bl	800251e <HAL_NVIC_EnableIRQ>
}
 8000900:	bf00      	nop
 8000902:	3730      	adds	r7, #48	; 0x30
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	40023800 	.word	0x40023800
 800090c:	40020800 	.word	0x40020800
 8000910:	40020000 	.word	0x40020000
 8000914:	40003c00 	.word	0x40003c00
 8000918:	20000150 	.word	0x20000150
 800091c:	400260b8 	.word	0x400260b8

08000920 <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
	...

08000930 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8000938:	4b17      	ldr	r3, [pc, #92]	; (8000998 <I2S3_Init+0x68>)
 800093a:	4a18      	ldr	r2, [pc, #96]	; (800099c <I2S3_Init+0x6c>)
 800093c:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800093e:	4b16      	ldr	r3, [pc, #88]	; (8000998 <I2S3_Init+0x68>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	69da      	ldr	r2, [r3, #28]
 8000944:	4b14      	ldr	r3, [pc, #80]	; (8000998 <I2S3_Init+0x68>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800094c:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 800094e:	4a12      	ldr	r2, [pc, #72]	; (8000998 <I2S3_Init+0x68>)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8000954:	4b10      	ldr	r3, [pc, #64]	; (8000998 <I2S3_Init+0x68>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800095a:	4b0f      	ldr	r3, [pc, #60]	; (8000998 <I2S3_Init+0x68>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8000960:	4b0d      	ldr	r3, [pc, #52]	; (8000998 <I2S3_Init+0x68>)
 8000962:	2200      	movs	r2, #0
 8000964:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8000966:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <I2S3_Init+0x68>)
 8000968:	f44f 7200 	mov.w	r2, #512	; 0x200
 800096c:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 800096e:	4b0a      	ldr	r3, [pc, #40]	; (8000998 <I2S3_Init+0x68>)
 8000970:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000974:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8000976:	4b08      	ldr	r3, [pc, #32]	; (8000998 <I2S3_Init+0x68>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 800097c:	4806      	ldr	r0, [pc, #24]	; (8000998 <I2S3_Init+0x68>)
 800097e:	f005 f8c9 	bl	8005b14 <HAL_I2S_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8000988:	2301      	movs	r3, #1
 800098a:	e000      	b.n	800098e <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 800098c:	2300      	movs	r3, #0
  }
}
 800098e:	4618      	mov	r0, r3
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	20000108 	.word	0x20000108
 800099c:	40003c00 	.word	0x40003c00

080009a0 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a04      	ldr	r2, [pc, #16]	; (80009c0 <HAL_I2S_ErrorCallback+0x20>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d101      	bne.n	80009b6 <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 80009b2:	f7ff ffb5 	bl	8000920 <AUDIO_OUT_Error_CallBack>
  }
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40003c00 	.word	0x40003c00

080009c4 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80009c8:	4814      	ldr	r0, [pc, #80]	; (8000a1c <I2Cx_Init+0x58>)
 80009ca:	f004 fd39 	bl	8005440 <HAL_I2C_GetState>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d121      	bne.n	8000a18 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = AUDIO_I2Cx;
 80009d4:	4b11      	ldr	r3, [pc, #68]	; (8000a1c <I2Cx_Init+0x58>)
 80009d6:	4a12      	ldr	r2, [pc, #72]	; (8000a20 <I2Cx_Init+0x5c>)
 80009d8:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 80009da:	4b10      	ldr	r3, [pc, #64]	; (8000a1c <I2Cx_Init+0x58>)
 80009dc:	2243      	movs	r2, #67	; 0x43
 80009de:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 80009e0:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <I2Cx_Init+0x58>)
 80009e2:	4a10      	ldr	r2, [pc, #64]	; (8000a24 <I2Cx_Init+0x60>)
 80009e4:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009e6:	4b0d      	ldr	r3, [pc, #52]	; (8000a1c <I2Cx_Init+0x58>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009ec:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <I2Cx_Init+0x58>)
 80009ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009f2:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80009f4:	4b09      	ldr	r3, [pc, #36]	; (8000a1c <I2Cx_Init+0x58>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 80009fa:	4b08      	ldr	r3, [pc, #32]	; (8000a1c <I2Cx_Init+0x58>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8000a00:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <I2Cx_Init+0x58>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 8000a06:	4b05      	ldr	r3, [pc, #20]	; (8000a1c <I2Cx_Init+0x58>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8000a0c:	4803      	ldr	r0, [pc, #12]	; (8000a1c <I2Cx_Init+0x58>)
 8000a0e:	f000 f86b 	bl	8000ae8 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8000a12:	4802      	ldr	r0, [pc, #8]	; (8000a1c <I2Cx_Init+0x58>)
 8000a14:	f004 f880 	bl	8004b18 <HAL_I2C_Init>
  }
}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	200001b0 	.word	0x200001b0
 8000a20:	40005400 	.word	0x40005400
 8000a24:	000186a0 	.word	0x000186a0

08000a28 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af04      	add	r7, sp, #16
 8000a2e:	4603      	mov	r3, r0
 8000a30:	80fb      	strh	r3, [r7, #6]
 8000a32:	460b      	mov	r3, r1
 8000a34:	717b      	strb	r3, [r7, #5]
 8000a36:	4613      	mov	r3, r2
 8000a38:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8000a3e:	797b      	ldrb	r3, [r7, #5]
 8000a40:	b29a      	uxth	r2, r3
 8000a42:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <I2Cx_WriteData+0x48>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	88f9      	ldrh	r1, [r7, #6]
 8000a48:	9302      	str	r3, [sp, #8]
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	9301      	str	r3, [sp, #4]
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2301      	movs	r3, #1
 8000a54:	4807      	ldr	r0, [pc, #28]	; (8000a74 <I2Cx_WriteData+0x4c>)
 8000a56:	f004 f9d3 	bl	8004e00 <HAL_I2C_Mem_Write>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000a5e:	7bfb      	ldrb	r3, [r7, #15]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000a64:	f000 f834 	bl	8000ad0 <I2Cx_Error>
  }
}
 8000a68:	bf00      	nop
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000000 	.word	0x20000000
 8000a74:	200001b0 	.word	0x200001b0

08000a78 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af04      	add	r7, sp, #16
 8000a7e:	4603      	mov	r3, r0
 8000a80:	460a      	mov	r2, r1
 8000a82:	80fb      	strh	r3, [r7, #6]
 8000a84:	4613      	mov	r3, r2
 8000a86:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000a90:	797b      	ldrb	r3, [r7, #5]
 8000a92:	b29a      	uxth	r2, r3
 8000a94:	4b0c      	ldr	r3, [pc, #48]	; (8000ac8 <I2Cx_ReadData+0x50>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	88f9      	ldrh	r1, [r7, #6]
 8000a9a:	9302      	str	r3, [sp, #8]
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	9301      	str	r3, [sp, #4]
 8000aa0:	f107 030e 	add.w	r3, r7, #14
 8000aa4:	9300      	str	r3, [sp, #0]
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	4808      	ldr	r0, [pc, #32]	; (8000acc <I2Cx_ReadData+0x54>)
 8000aaa:	f004 faa3 	bl	8004ff4 <HAL_I2C_Mem_Read>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000ab2:	7bfb      	ldrb	r3, [r7, #15]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000ab8:	f000 f80a 	bl	8000ad0 <I2Cx_Error>
  }
  return value;
 8000abc:	7bbb      	ldrb	r3, [r7, #14]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3710      	adds	r7, #16
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000000 	.word	0x20000000
 8000acc:	200001b0 	.word	0x200001b0

08000ad0 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000ad4:	4803      	ldr	r0, [pc, #12]	; (8000ae4 <I2Cx_Error+0x14>)
 8000ad6:	f004 f963 	bl	8004da0 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8000ada:	f7ff ff73 	bl	80009c4 <I2Cx_Init>
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	200001b0 	.word	0x200001b0

08000ae8 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b08a      	sub	sp, #40	; 0x28
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the I2C peripheral */
  AUDIO_I2Cx_CLOCK_ENABLE();
 8000af0:	2300      	movs	r3, #0
 8000af2:	613b      	str	r3, [r7, #16]
 8000af4:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af8:	4a24      	ldr	r2, [pc, #144]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000afa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000afe:	6413      	str	r3, [r2, #64]	; 0x40
 8000b00:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  AUDIO_I2Cx_GPIO_CLK_ENABLE();
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	4b1e      	ldr	r3, [pc, #120]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b14:	4a1d      	ldr	r2, [pc, #116]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b16:	f043 0302 	orr.w	r3, r3, #2
 8000b1a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1c:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b20:	f003 0302 	and.w	r3, r3, #2
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = AUDIO_I2Cx_SDA_PIN | AUDIO_I2Cx_SCL_PIN;
 8000b28:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8000b2e:	2312      	movs	r3, #18
 8000b30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000b36:	2302      	movs	r3, #2
 8000b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = AUDIO_I2Cx_AF;
 8000b3a:	2304      	movs	r3, #4
 8000b3c:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(AUDIO_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8000b3e:	f107 0314 	add.w	r3, r7, #20
 8000b42:	4619      	mov	r1, r3
 8000b44:	4812      	ldr	r0, [pc, #72]	; (8000b90 <I2Cx_MspInit+0xa8>)
 8000b46:	f002 f943 	bl	8002dd0 <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  AUDIO_I2Cx_FORCE_RESET();
 8000b4a:	4b10      	ldr	r3, [pc, #64]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b4c:	6a1b      	ldr	r3, [r3, #32]
 8000b4e:	4a0f      	ldr	r2, [pc, #60]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b54:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  AUDIO_I2Cx_RELEASE_RESET();
 8000b56:	4b0d      	ldr	r3, [pc, #52]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b58:	6a1b      	ldr	r3, [r3, #32]
 8000b5a:	4a0c      	ldr	r2, [pc, #48]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b5c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000b60:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000b62:	2200      	movs	r2, #0
 8000b64:	210f      	movs	r1, #15
 8000b66:	201f      	movs	r0, #31
 8000b68:	f001 fcbd 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_EV_IRQn);
 8000b6c:	201f      	movs	r0, #31
 8000b6e:	f001 fcd6 	bl	800251e <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	210f      	movs	r1, #15
 8000b76:	2020      	movs	r0, #32
 8000b78:	f001 fcb5 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_ER_IRQn);
 8000b7c:	2020      	movs	r0, #32
 8000b7e:	f001 fcce 	bl	800251e <HAL_NVIC_EnableIRQ>
}
 8000b82:	bf00      	nop
 8000b84:	3728      	adds	r7, #40	; 0x28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40020400 	.word	0x40020400

08000b94 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	603b      	str	r3, [r7, #0]
 8000b9e:	4b17      	ldr	r3, [pc, #92]	; (8000bfc <AUDIO_IO_Init+0x68>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	4a16      	ldr	r2, [pc, #88]	; (8000bfc <AUDIO_IO_Init+0x68>)
 8000ba4:	f043 0308 	orr.w	r3, r3, #8
 8000ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8000baa:	4b14      	ldr	r3, [pc, #80]	; (8000bfc <AUDIO_IO_Init+0x68>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	f003 0308 	and.w	r3, r3, #8
 8000bb2:	603b      	str	r3, [r7, #0]
 8000bb4:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration -------------------------------------------*/
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000bb6:	2310      	movs	r3, #16
 8000bb8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000bc6:	1d3b      	adds	r3, r7, #4
 8000bc8:	4619      	mov	r1, r3
 8000bca:	480d      	ldr	r0, [pc, #52]	; (8000c00 <AUDIO_IO_Init+0x6c>)
 8000bcc:	f002 f900 	bl	8002dd0 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8000bd0:	f7ff fef8 	bl	80009c4 <I2Cx_Init>
  
  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2110      	movs	r1, #16
 8000bd8:	4809      	ldr	r0, [pc, #36]	; (8000c00 <AUDIO_IO_Init+0x6c>)
 8000bda:	f002 fb61 	bl	80032a0 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000bde:	2005      	movs	r0, #5
 8000be0:	f001 fb82 	bl	80022e8 <HAL_Delay>
  
  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000be4:	2201      	movs	r2, #1
 8000be6:	2110      	movs	r1, #16
 8000be8:	4805      	ldr	r0, [pc, #20]	; (8000c00 <AUDIO_IO_Init+0x6c>)
 8000bea:	f002 fb59 	bl	80032a0 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000bee:	2005      	movs	r0, #5
 8000bf0:	f001 fb7a 	bl	80022e8 <HAL_Delay>
}
 8000bf4:	bf00      	nop
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020c00 	.word	0x40020c00

08000c04 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void) 
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr

08000c12 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	b082      	sub	sp, #8
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	4603      	mov	r3, r0
 8000c1a:	71fb      	strb	r3, [r7, #7]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	71bb      	strb	r3, [r7, #6]
 8000c20:	4613      	mov	r3, r2
 8000c22:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	797a      	ldrb	r2, [r7, #5]
 8000c2a:	79b9      	ldrb	r1, [r7, #6]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fefb 	bl	8000a28 <I2Cx_WriteData>
}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read (uint8_t Addr, uint8_t Reg)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b082      	sub	sp, #8
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	4603      	mov	r3, r0
 8000c42:	460a      	mov	r2, r1
 8000c44:	71fb      	strb	r3, [r7, #7]
 8000c46:	4613      	mov	r3, r2
 8000c48:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	79ba      	ldrb	r2, [r7, #6]
 8000c50:	4611      	mov	r1, r2
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff ff10 	bl	8000a78 <I2Cx_ReadData>
 8000c58:	4603      	mov	r3, r0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <AUDIO_StorageParse>:

USBH_HandleTypeDef hUSBHost;
uint16_t NumObs = 0;

FRESULT AUDIO_StorageParse(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b0d6      	sub	sp, #344	; 0x158
 8000c68:	af00      	add	r7, sp, #0
  FRESULT res = FR_OK;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  FILINFO fno;
  DIR dir;
  char *fn;


  res = f_opendir(&dir, USBHPath);
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	4945      	ldr	r1, [pc, #276]	; (8000d88 <AUDIO_StorageParse+0x124>)
 8000c74:	4618      	mov	r0, r3
 8000c76:	f00e f803 	bl	800ec80 <f_opendir>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  FileList.ptr = 0;
 8000c80:	4b42      	ldr	r3, [pc, #264]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8

  if(res == FR_OK)
 8000c88:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d16b      	bne.n	8000d68 <AUDIO_StorageParse+0x104>
  {
    while(Appli_state == APPLICATION_READY)
 8000c90:	e066      	b.n	8000d60 <AUDIO_StorageParse+0xfc>
    {
      res = f_readdir(&dir, &fno);
 8000c92:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	4611      	mov	r1, r2
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f00e f889 	bl	800edb2 <f_readdir>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
      if(res != FR_OK || fno.fname[0] == 0)
 8000ca6:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d15c      	bne.n	8000d68 <AUDIO_StorageParse+0x104>
 8000cae:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000cb2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000cb6:	7d9b      	ldrb	r3, [r3, #22]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d055      	beq.n	8000d68 <AUDIO_StorageParse+0x104>
      {
        break;
      }
      if(fno.fname[0] == '.')
 8000cbc:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000cc0:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000cc4:	7d9b      	ldrb	r3, [r3, #22]
 8000cc6:	2b2e      	cmp	r3, #46	; 0x2e
 8000cc8:	d100      	bne.n	8000ccc <AUDIO_StorageParse+0x68>
      {
        continue;
 8000cca:	e049      	b.n	8000d60 <AUDIO_StorageParse+0xfc>
      }

      fn = fno.fname;
 8000ccc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cd0:	3316      	adds	r3, #22
 8000cd2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150

      if(FileList.ptr < FILEMGR_LIST_DEPDTH)
 8000cd6:	4b2d      	ldr	r3, [pc, #180]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000cd8:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000cdc:	2b17      	cmp	r3, #23
 8000cde:	d83f      	bhi.n	8000d60 <AUDIO_StorageParse+0xfc>
      {
        if((fno.fattrib & AM_DIR) == 0)
 8000ce0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000ce4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000ce8:	7a1b      	ldrb	r3, [r3, #8]
 8000cea:	f003 0310 	and.w	r3, r3, #16
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d136      	bne.n	8000d60 <AUDIO_StorageParse+0xfc>
        {
          if((strstr(fn, "wav")) || (strstr(fn, "WAV")))
 8000cf2:	4927      	ldr	r1, [pc, #156]	; (8000d90 <AUDIO_StorageParse+0x12c>)
 8000cf4:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 8000cf8:	f00e fdc9 	bl	800f88e <strstr>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d107      	bne.n	8000d12 <AUDIO_StorageParse+0xae>
 8000d02:	4924      	ldr	r1, [pc, #144]	; (8000d94 <AUDIO_StorageParse+0x130>)
 8000d04:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 8000d08:	f00e fdc1 	bl	800f88e <strstr>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d026      	beq.n	8000d60 <AUDIO_StorageParse+0xfc>
          {
            strncpy((char *)FileList.file[FileList.ptr].name, (char *)fn, FILEMGR_FILE_NAME_SIZE);
 8000d12:	4b1e      	ldr	r3, [pc, #120]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d14:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d18:	461a      	mov	r2, r3
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	4413      	add	r3, r2
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	4413      	add	r3, r2
 8000d24:	4a19      	ldr	r2, [pc, #100]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d26:	4413      	add	r3, r2
 8000d28:	3301      	adds	r3, #1
 8000d2a:	2228      	movs	r2, #40	; 0x28
 8000d2c:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8000d30:	4618      	mov	r0, r3
 8000d32:	f00e fd99 	bl	800f868 <strncpy>
            FileList.file[FileList.ptr].type = FILETYPE_FILE;
 8000d36:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d38:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	4913      	ldr	r1, [pc, #76]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d40:	4613      	mov	r3, r2
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	4413      	add	r3, r2
 8000d46:	00db      	lsls	r3, r3, #3
 8000d48:	4413      	add	r3, r2
 8000d4a:	440b      	add	r3, r1
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]
            FileList.ptr++;
 8000d50:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d52:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d56:	3301      	adds	r3, #1
 8000d58:	b29a      	uxth	r2, r3
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d5c:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8
    while(Appli_state == APPLICATION_READY)
 8000d60:	4b0d      	ldr	r3, [pc, #52]	; (8000d98 <AUDIO_StorageParse+0x134>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d094      	beq.n	8000c92 <AUDIO_StorageParse+0x2e>
          }
        }
      }
    }
  }
  NumObs = FileList.ptr;
 8000d68:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d6a:	f8b3 23d8 	ldrh.w	r2, [r3, #984]	; 0x3d8
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	; (8000d9c <AUDIO_StorageParse+0x138>)
 8000d70:	801a      	strh	r2, [r3, #0]
  f_closedir(&dir);
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	4618      	mov	r0, r3
 8000d76:	f00d fff6 	bl	800ed66 <f_closedir>
  return res;
 8000d7a:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	200019b0 	.word	0x200019b0
 8000d8c:	20001370 	.word	0x20001370
 8000d90:	0800fa00 	.word	0x0800fa00
 8000d94:	0800fa04 	.word	0x0800fa04
 8000d98:	200021f4 	.word	0x200021f4
 8000d9c:	20000206 	.word	0x20000206

08000da0 <AUDIO_GetWavObjectNumber>:

uint16_t AUDIO_GetWavObjectNumber(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
	if (AUDIO_StorageParse() == FR_OK) return NumObs;
 8000da4:	f7ff ff5e 	bl	8000c64 <AUDIO_StorageParse>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d102      	bne.n	8000db4 <AUDIO_GetWavObjectNumber+0x14>
 8000dae:	4b02      	ldr	r3, [pc, #8]	; (8000db8 <AUDIO_GetWavObjectNumber+0x18>)
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	e7ff      	b.n	8000db4 <AUDIO_GetWavObjectNumber+0x14>
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	20000206 	.word	0x20000206

08000dbc <Mount_USB>:

void Mount_USB (void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
	fresult = f_mount(&USBHFatFS, USBHPath, 1);
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	4905      	ldr	r1, [pc, #20]	; (8000dd8 <Mount_USB+0x1c>)
 8000dc4:	4805      	ldr	r0, [pc, #20]	; (8000ddc <Mount_USB+0x20>)
 8000dc6:	f00d f967 	bl	800e098 <f_mount>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <Mount_USB+0x24>)
 8000dd0:	701a      	strb	r2, [r3, #0]
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	200019b0 	.word	0x200019b0
 8000ddc:	200019b4 	.word	0x200019b4
 8000de0:	20000204 	.word	0x20000204

08000de4 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	607b      	str	r3, [r7, #4]
 8000dec:	4603      	mov	r3, r0
 8000dee:	81fb      	strh	r3, [r7, #14]
 8000df0:	460b      	mov	r3, r1
 8000df2:	81bb      	strh	r3, [r7, #12]
 8000df4:	4613      	mov	r3, r2
 8000df6:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000dfc:	f7ff feca 	bl	8000b94 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000e00:	89fb      	ldrh	r3, [r7, #14]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2201      	movs	r2, #1
 8000e06:	2102      	movs	r1, #2
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f000 fb01 	bl	8001410 <CODEC_IO_Write>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	461a      	mov	r2, r3
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	4413      	add	r3, r2
 8000e16:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000e18:	89bb      	ldrh	r3, [r7, #12]
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	2b03      	cmp	r3, #3
 8000e1e:	d81b      	bhi.n	8000e58 <cs43l22_Init+0x74>
 8000e20:	a201      	add	r2, pc, #4	; (adr r2, 8000e28 <cs43l22_Init+0x44>)
 8000e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e26:	bf00      	nop
 8000e28:	08000e39 	.word	0x08000e39
 8000e2c:	08000e41 	.word	0x08000e41
 8000e30:	08000e49 	.word	0x08000e49
 8000e34:	08000e51 	.word	0x08000e51
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000e38:	4b5b      	ldr	r3, [pc, #364]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e3a:	22fa      	movs	r2, #250	; 0xfa
 8000e3c:	701a      	strb	r2, [r3, #0]
    break;
 8000e3e:	e00f      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000e40:	4b59      	ldr	r3, [pc, #356]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e42:	22af      	movs	r2, #175	; 0xaf
 8000e44:	701a      	strb	r2, [r3, #0]
    break;
 8000e46:	e00b      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000e48:	4b57      	ldr	r3, [pc, #348]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e4a:	22aa      	movs	r2, #170	; 0xaa
 8000e4c:	701a      	strb	r2, [r3, #0]
    break;
 8000e4e:	e007      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000e50:	4b55      	ldr	r3, [pc, #340]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e52:	2205      	movs	r2, #5
 8000e54:	701a      	strb	r2, [r3, #0]
    break;    
 8000e56:	e003      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000e58:	4b53      	ldr	r3, [pc, #332]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e5a:	2205      	movs	r2, #5
 8000e5c:	701a      	strb	r2, [r3, #0]
    break;    
 8000e5e:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000e60:	89fb      	ldrh	r3, [r7, #14]
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	4a50      	ldr	r2, [pc, #320]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e66:	7812      	ldrb	r2, [r2, #0]
 8000e68:	b2d2      	uxtb	r2, r2
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f000 facf 	bl	8001410 <CODEC_IO_Write>
 8000e72:	4603      	mov	r3, r0
 8000e74:	461a      	mov	r2, r3
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	4413      	add	r3, r2
 8000e7a:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000e7c:	89fb      	ldrh	r3, [r7, #14]
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2281      	movs	r2, #129	; 0x81
 8000e82:	2105      	movs	r1, #5
 8000e84:	4618      	mov	r0, r3
 8000e86:	f000 fac3 	bl	8001410 <CODEC_IO_Write>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	4413      	add	r3, r2
 8000e92:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000e94:	89fb      	ldrh	r3, [r7, #14]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	2204      	movs	r2, #4
 8000e9a:	2106      	movs	r1, #6
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f000 fab7 	bl	8001410 <CODEC_IO_Write>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000eac:	7afa      	ldrb	r2, [r7, #11]
 8000eae:	89fb      	ldrh	r3, [r7, #14]
 8000eb0:	4611      	mov	r1, r2
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 f964 	bl	8001180 <cs43l22_SetVolume>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8000ec0:	89bb      	ldrh	r3, [r7, #12]
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d023      	beq.n	8000f0e <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000ec6:	89fb      	ldrh	r3, [r7, #14]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	2206      	movs	r2, #6
 8000ecc:	210f      	movs	r1, #15
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 fa9e 	bl	8001410 <CODEC_IO_Write>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	4413      	add	r3, r2
 8000edc:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8000ede:	89fb      	ldrh	r3, [r7, #14]
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2124      	movs	r1, #36	; 0x24
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 fa92 	bl	8001410 <CODEC_IO_Write>
 8000eec:	4603      	mov	r3, r0
 8000eee:	461a      	mov	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000ef6:	89fb      	ldrh	r3, [r7, #14]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2200      	movs	r2, #0
 8000efc:	2125      	movs	r1, #37	; 0x25
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 fa86 	bl	8001410 <CODEC_IO_Write>
 8000f04:	4603      	mov	r3, r0
 8000f06:	461a      	mov	r2, r3
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000f0e:	89fb      	ldrh	r3, [r7, #14]
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2200      	movs	r2, #0
 8000f14:	210a      	movs	r1, #10
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 fa7a 	bl	8001410 <CODEC_IO_Write>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	461a      	mov	r2, r3
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	4413      	add	r3, r2
 8000f24:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000f26:	89fb      	ldrh	r3, [r7, #14]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	2204      	movs	r2, #4
 8000f2c:	210e      	movs	r1, #14
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f000 fa6e 	bl	8001410 <CODEC_IO_Write>
 8000f34:	4603      	mov	r3, r0
 8000f36:	461a      	mov	r2, r3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000f3e:	89fb      	ldrh	r3, [r7, #14]
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2200      	movs	r2, #0
 8000f44:	2127      	movs	r1, #39	; 0x27
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 fa62 	bl	8001410 <CODEC_IO_Write>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	461a      	mov	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	4413      	add	r3, r2
 8000f54:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	220f      	movs	r2, #15
 8000f5c:	211f      	movs	r1, #31
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 fa56 	bl	8001410 <CODEC_IO_Write>
 8000f64:	4603      	mov	r3, r0
 8000f66:	461a      	mov	r2, r3
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000f6e:	89fb      	ldrh	r3, [r7, #14]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	220a      	movs	r2, #10
 8000f74:	211a      	movs	r1, #26
 8000f76:	4618      	mov	r0, r3
 8000f78:	f000 fa4a 	bl	8001410 <CODEC_IO_Write>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	461a      	mov	r2, r3
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	4413      	add	r3, r2
 8000f84:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000f86:	89fb      	ldrh	r3, [r7, #14]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	220a      	movs	r2, #10
 8000f8c:	211b      	movs	r1, #27
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 fa3e 	bl	8001410 <CODEC_IO_Write>
 8000f94:	4603      	mov	r3, r0
 8000f96:	461a      	mov	r2, r3
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000f9e:	697b      	ldr	r3, [r7, #20]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3718      	adds	r7, #24
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000208 	.word	0x20000208

08000fac <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8000fb0:	f7ff fe28 	bl	8000c04 <AUDIO_IO_DeInit>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8000fc2:	f7ff fde7 	bl	8000b94 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	2101      	movs	r1, #1
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fe34 	bl	8000c3a <AUDIO_IO_Read>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
 8000fd8:	f023 0307 	bic.w	r3, r3, #7
 8000fdc:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	6039      	str	r1, [r7, #0]
 8000ff2:	80fb      	strh	r3, [r7, #6]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8000ffc:	4b16      	ldr	r3, [pc, #88]	; (8001058 <cs43l22_Play+0x70>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d123      	bne.n	800104c <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001004:	88fb      	ldrh	r3, [r7, #6]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	2206      	movs	r2, #6
 800100a:	210e      	movs	r1, #14
 800100c:	4618      	mov	r0, r3
 800100e:	f000 f9ff 	bl	8001410 <CODEC_IO_Write>
 8001012:	4603      	mov	r3, r0
 8001014:	461a      	mov	r2, r3
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	4413      	add	r3, r2
 800101a:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	2100      	movs	r1, #0
 8001020:	4618      	mov	r0, r3
 8001022:	f000 f919 	bl	8001258 <cs43l22_SetMute>
 8001026:	4602      	mov	r2, r0
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4413      	add	r3, r2
 800102c:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 800102e:	88fb      	ldrh	r3, [r7, #6]
 8001030:	b2db      	uxtb	r3, r3
 8001032:	229e      	movs	r2, #158	; 0x9e
 8001034:	2102      	movs	r1, #2
 8001036:	4618      	mov	r0, r3
 8001038:	f000 f9ea 	bl	8001410 <CODEC_IO_Write>
 800103c:	4603      	mov	r3, r0
 800103e:	461a      	mov	r2, r3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4413      	add	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8001046:	4b04      	ldr	r3, [pc, #16]	; (8001058 <cs43l22_Play+0x70>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 800104c:	68fb      	ldr	r3, [r7, #12]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000034 	.word	0x20000034

0800105c <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800106a:	88fb      	ldrh	r3, [r7, #6]
 800106c:	2101      	movs	r1, #1
 800106e:	4618      	mov	r0, r3
 8001070:	f000 f8f2 	bl	8001258 <cs43l22_SetMute>
 8001074:	4602      	mov	r2, r0
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	4413      	add	r3, r2
 800107a:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 800107c:	88fb      	ldrh	r3, [r7, #6]
 800107e:	b2db      	uxtb	r3, r3
 8001080:	2201      	movs	r2, #1
 8001082:	2102      	movs	r1, #2
 8001084:	4618      	mov	r0, r3
 8001086:	f000 f9c3 	bl	8001410 <CODEC_IO_Write>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	4413      	add	r3, r2
 8001092:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001094:	68fb      	ldr	r3, [r7, #12]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 80010ae:	2300      	movs	r3, #0
 80010b0:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 f8ce 	bl	8001258 <cs43l22_SetMute>
 80010bc:	4602      	mov	r2, r0
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	4413      	add	r3, r2
 80010c2:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80010c4:	2300      	movs	r3, #0
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	e002      	b.n	80010d0 <cs43l22_Resume+0x30>
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	3301      	adds	r3, #1
 80010ce:	60bb      	str	r3, [r7, #8]
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	2bfe      	cmp	r3, #254	; 0xfe
 80010d4:	d9f9      	bls.n	80010ca <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80010d6:	88fb      	ldrh	r3, [r7, #6]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	4a0e      	ldr	r2, [pc, #56]	; (8001114 <cs43l22_Resume+0x74>)
 80010dc:	7812      	ldrb	r2, [r2, #0]
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	2104      	movs	r1, #4
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 f994 	bl	8001410 <CODEC_IO_Write>
 80010e8:	4603      	mov	r3, r0
 80010ea:	461a      	mov	r2, r3
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	4413      	add	r3, r2
 80010f0:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	229e      	movs	r2, #158	; 0x9e
 80010f8:	2102      	movs	r1, #2
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 f988 	bl	8001410 <CODEC_IO_Write>
 8001100:	4603      	mov	r3, r0
 8001102:	461a      	mov	r2, r3
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	4413      	add	r3, r2
 8001108:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800110a:	68fb      	ldr	r3, [r7, #12]
}
 800110c:	4618      	mov	r0, r3
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000208 	.word	0x20000208

08001118 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	6039      	str	r1, [r7, #0]
 8001122:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001128:	88fb      	ldrh	r3, [r7, #6]
 800112a:	2101      	movs	r1, #1
 800112c:	4618      	mov	r0, r3
 800112e:	f000 f893 	bl	8001258 <cs43l22_SetMute>
 8001132:	4602      	mov	r2, r0
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4413      	add	r3, r2
 8001138:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2204      	movs	r2, #4
 8001140:	210e      	movs	r1, #14
 8001142:	4618      	mov	r0, r3
 8001144:	f000 f964 	bl	8001410 <CODEC_IO_Write>
 8001148:	4603      	mov	r3, r0
 800114a:	461a      	mov	r2, r3
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	4413      	add	r3, r2
 8001150:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001152:	88fb      	ldrh	r3, [r7, #6]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	229f      	movs	r2, #159	; 0x9f
 8001158:	2102      	movs	r1, #2
 800115a:	4618      	mov	r0, r3
 800115c:	f000 f958 	bl	8001410 <CODEC_IO_Write>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	4413      	add	r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 800116a:	4b04      	ldr	r3, [pc, #16]	; (800117c <cs43l22_Stop+0x64>)
 800116c:	2201      	movs	r2, #1
 800116e:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001170:	68fb      	ldr	r3, [r7, #12]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000034 	.word	0x20000034

08001180 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	460a      	mov	r2, r1
 800118a:	80fb      	strh	r3, [r7, #6]
 800118c:	4613      	mov	r3, r2
 800118e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001194:	797b      	ldrb	r3, [r7, #5]
 8001196:	2b64      	cmp	r3, #100	; 0x64
 8001198:	d80b      	bhi.n	80011b2 <cs43l22_SetVolume+0x32>
 800119a:	797a      	ldrb	r2, [r7, #5]
 800119c:	4613      	mov	r3, r2
 800119e:	021b      	lsls	r3, r3, #8
 80011a0:	1a9b      	subs	r3, r3, r2
 80011a2:	4a25      	ldr	r2, [pc, #148]	; (8001238 <cs43l22_SetVolume+0xb8>)
 80011a4:	fb82 1203 	smull	r1, r2, r2, r3
 80011a8:	1152      	asrs	r2, r2, #5
 80011aa:	17db      	asrs	r3, r3, #31
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	e000      	b.n	80011b4 <cs43l22_SetVolume+0x34>
 80011b2:	23ff      	movs	r3, #255	; 0xff
 80011b4:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 80011b6:	7afb      	ldrb	r3, [r7, #11]
 80011b8:	2be6      	cmp	r3, #230	; 0xe6
 80011ba:	d91c      	bls.n	80011f6 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80011bc:	88fb      	ldrh	r3, [r7, #6]
 80011be:	b2d8      	uxtb	r0, r3
 80011c0:	7afb      	ldrb	r3, [r7, #11]
 80011c2:	3319      	adds	r3, #25
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	461a      	mov	r2, r3
 80011c8:	2120      	movs	r1, #32
 80011ca:	f000 f921 	bl	8001410 <CODEC_IO_Write>
 80011ce:	4603      	mov	r3, r0
 80011d0:	461a      	mov	r2, r3
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	4413      	add	r3, r2
 80011d6:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	b2d8      	uxtb	r0, r3
 80011dc:	7afb      	ldrb	r3, [r7, #11]
 80011de:	3319      	adds	r3, #25
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	461a      	mov	r2, r3
 80011e4:	2121      	movs	r1, #33	; 0x21
 80011e6:	f000 f913 	bl	8001410 <CODEC_IO_Write>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	4413      	add	r3, r2
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	e01b      	b.n	800122e <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80011f6:	88fb      	ldrh	r3, [r7, #6]
 80011f8:	b2d8      	uxtb	r0, r3
 80011fa:	7afb      	ldrb	r3, [r7, #11]
 80011fc:	3319      	adds	r3, #25
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	461a      	mov	r2, r3
 8001202:	2120      	movs	r1, #32
 8001204:	f000 f904 	bl	8001410 <CODEC_IO_Write>
 8001208:	4603      	mov	r3, r0
 800120a:	461a      	mov	r2, r3
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	4413      	add	r3, r2
 8001210:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001212:	88fb      	ldrh	r3, [r7, #6]
 8001214:	b2d8      	uxtb	r0, r3
 8001216:	7afb      	ldrb	r3, [r7, #11]
 8001218:	3319      	adds	r3, #25
 800121a:	b2db      	uxtb	r3, r3
 800121c:	461a      	mov	r2, r3
 800121e:	2121      	movs	r1, #33	; 0x21
 8001220:	f000 f8f6 	bl	8001410 <CODEC_IO_Write>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	4413      	add	r3, r2
 800122c:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 800122e:	68fb      	ldr	r3, [r7, #12]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	51eb851f 	.word	0x51eb851f

0800123c <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	6039      	str	r1, [r7, #0]
 8001246:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
	...

08001258 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	6039      	str	r1, [r7, #0]
 8001262:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d124      	bne.n	80012b8 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	b2db      	uxtb	r3, r3
 8001272:	22ff      	movs	r2, #255	; 0xff
 8001274:	2104      	movs	r1, #4
 8001276:	4618      	mov	r0, r3
 8001278:	f000 f8ca 	bl	8001410 <CODEC_IO_Write>
 800127c:	4603      	mov	r3, r0
 800127e:	461a      	mov	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001286:	88fb      	ldrh	r3, [r7, #6]
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2201      	movs	r2, #1
 800128c:	2122      	movs	r1, #34	; 0x22
 800128e:	4618      	mov	r0, r3
 8001290:	f000 f8be 	bl	8001410 <CODEC_IO_Write>
 8001294:	4603      	mov	r3, r0
 8001296:	461a      	mov	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	4413      	add	r3, r2
 800129c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800129e:	88fb      	ldrh	r3, [r7, #6]
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2201      	movs	r2, #1
 80012a4:	2123      	movs	r1, #35	; 0x23
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 f8b2 	bl	8001410 <CODEC_IO_Write>
 80012ac:	4603      	mov	r3, r0
 80012ae:	461a      	mov	r2, r3
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4413      	add	r3, r2
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	e025      	b.n	8001304 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	2200      	movs	r2, #0
 80012be:	2122      	movs	r1, #34	; 0x22
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 f8a5 	bl	8001410 <CODEC_IO_Write>
 80012c6:	4603      	mov	r3, r0
 80012c8:	461a      	mov	r2, r3
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	4413      	add	r3, r2
 80012ce:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80012d0:	88fb      	ldrh	r3, [r7, #6]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	2200      	movs	r2, #0
 80012d6:	2123      	movs	r1, #35	; 0x23
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f899 	bl	8001410 <CODEC_IO_Write>
 80012de:	4603      	mov	r3, r0
 80012e0:	461a      	mov	r2, r3
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4413      	add	r3, r2
 80012e6:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80012e8:	88fb      	ldrh	r3, [r7, #6]
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	4a08      	ldr	r2, [pc, #32]	; (8001310 <cs43l22_SetMute+0xb8>)
 80012ee:	7812      	ldrb	r2, [r2, #0]
 80012f0:	b2d2      	uxtb	r2, r2
 80012f2:	2104      	movs	r1, #4
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 f88b 	bl	8001410 <CODEC_IO_Write>
 80012fa:	4603      	mov	r3, r0
 80012fc:	461a      	mov	r2, r3
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	4413      	add	r3, r2
 8001302:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001304:	68fb      	ldr	r3, [r7, #12]
}
 8001306:	4618      	mov	r0, r3
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	20000208 	.word	0x20000208

08001314 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	460a      	mov	r2, r1
 800131e:	80fb      	strh	r3, [r7, #6]
 8001320:	4613      	mov	r3, r2
 8001322:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001324:	2300      	movs	r3, #0
 8001326:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001328:	797b      	ldrb	r3, [r7, #5]
 800132a:	3b01      	subs	r3, #1
 800132c:	2b03      	cmp	r3, #3
 800132e:	d84b      	bhi.n	80013c8 <cs43l22_SetOutputMode+0xb4>
 8001330:	a201      	add	r2, pc, #4	; (adr r2, 8001338 <cs43l22_SetOutputMode+0x24>)
 8001332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001336:	bf00      	nop
 8001338:	08001349 	.word	0x08001349
 800133c:	08001369 	.word	0x08001369
 8001340:	08001389 	.word	0x08001389
 8001344:	080013a9 	.word	0x080013a9
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001348:	88fb      	ldrh	r3, [r7, #6]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	22fa      	movs	r2, #250	; 0xfa
 800134e:	2104      	movs	r1, #4
 8001350:	4618      	mov	r0, r3
 8001352:	f000 f85d 	bl	8001410 <CODEC_IO_Write>
 8001356:	4603      	mov	r3, r0
 8001358:	461a      	mov	r2, r3
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4413      	add	r3, r2
 800135e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001360:	4b24      	ldr	r3, [pc, #144]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 8001362:	22fa      	movs	r2, #250	; 0xfa
 8001364:	701a      	strb	r2, [r3, #0]
      break;
 8001366:	e03f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001368:	88fb      	ldrh	r3, [r7, #6]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	22af      	movs	r2, #175	; 0xaf
 800136e:	2104      	movs	r1, #4
 8001370:	4618      	mov	r0, r3
 8001372:	f000 f84d 	bl	8001410 <CODEC_IO_Write>
 8001376:	4603      	mov	r3, r0
 8001378:	461a      	mov	r2, r3
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	4413      	add	r3, r2
 800137e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001380:	4b1c      	ldr	r3, [pc, #112]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 8001382:	22af      	movs	r2, #175	; 0xaf
 8001384:	701a      	strb	r2, [r3, #0]
      break;
 8001386:	e02f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	22aa      	movs	r2, #170	; 0xaa
 800138e:	2104      	movs	r1, #4
 8001390:	4618      	mov	r0, r3
 8001392:	f000 f83d 	bl	8001410 <CODEC_IO_Write>
 8001396:	4603      	mov	r3, r0
 8001398:	461a      	mov	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4413      	add	r3, r2
 800139e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80013a0:	4b14      	ldr	r3, [pc, #80]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 80013a2:	22aa      	movs	r2, #170	; 0xaa
 80013a4:	701a      	strb	r2, [r3, #0]
      break;
 80013a6:	e01f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80013a8:	88fb      	ldrh	r3, [r7, #6]
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	2205      	movs	r2, #5
 80013ae:	2104      	movs	r1, #4
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 f82d 	bl	8001410 <CODEC_IO_Write>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	4413      	add	r3, r2
 80013be:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 80013c2:	2205      	movs	r2, #5
 80013c4:	701a      	strb	r2, [r3, #0]
      break;    
 80013c6:	e00f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80013c8:	88fb      	ldrh	r3, [r7, #6]
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	2205      	movs	r2, #5
 80013ce:	2104      	movs	r1, #4
 80013d0:	4618      	mov	r0, r3
 80013d2:	f000 f81d 	bl	8001410 <CODEC_IO_Write>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	4413      	add	r3, r2
 80013de:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80013e0:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 80013e2:	2205      	movs	r2, #5
 80013e4:	701a      	strb	r2, [r3, #0]
      break;
 80013e6:	bf00      	nop
  }  
  return counter;
 80013e8:	68fb      	ldr	r3, [r7, #12]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000208 	.word	0x20000208

080013f8 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001402:	2300      	movs	r3, #0
}
 8001404:	4618      	mov	r0, r3
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
 800141a:	460b      	mov	r3, r1
 800141c:	71bb      	strb	r3, [r7, #6]
 800141e:	4613      	mov	r3, r2
 8001420:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001426:	797a      	ldrb	r2, [r7, #5]
 8001428:	79b9      	ldrb	r1, [r7, #6]
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fbf0 	bl	8000c12 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	b2db      	uxtb	r3, r3
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	607b      	str	r3, [r7, #4]
 800144a:	4b0c      	ldr	r3, [pc, #48]	; (800147c <MX_DMA_Init+0x3c>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	4a0b      	ldr	r2, [pc, #44]	; (800147c <MX_DMA_Init+0x3c>)
 8001450:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001454:	6313      	str	r3, [r2, #48]	; 0x30
 8001456:	4b09      	ldr	r3, [pc, #36]	; (800147c <MX_DMA_Init+0x3c>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800145e:	607b      	str	r3, [r7, #4]
 8001460:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2100      	movs	r1, #0
 8001466:	2010      	movs	r0, #16
 8001468:	f001 f83d 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800146c:	2010      	movs	r0, #16
 800146e:	f001 f856 	bl	800251e <HAL_NVIC_EnableIRQ>

}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40023800 	.word	0x40023800

08001480 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b08a      	sub	sp, #40	; 0x28
 8001484:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	60da      	str	r2, [r3, #12]
 8001494:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	613b      	str	r3, [r7, #16]
 800149a:	4b50      	ldr	r3, [pc, #320]	; (80015dc <MX_GPIO_Init+0x15c>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a4f      	ldr	r2, [pc, #316]	; (80015dc <MX_GPIO_Init+0x15c>)
 80014a0:	f043 0310 	orr.w	r3, r3, #16
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b4d      	ldr	r3, [pc, #308]	; (80015dc <MX_GPIO_Init+0x15c>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f003 0310 	and.w	r3, r3, #16
 80014ae:	613b      	str	r3, [r7, #16]
 80014b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	4b49      	ldr	r3, [pc, #292]	; (80015dc <MX_GPIO_Init+0x15c>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	4a48      	ldr	r2, [pc, #288]	; (80015dc <MX_GPIO_Init+0x15c>)
 80014bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014c0:	6313      	str	r3, [r2, #48]	; 0x30
 80014c2:	4b46      	ldr	r3, [pc, #280]	; (80015dc <MX_GPIO_Init+0x15c>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	60bb      	str	r3, [r7, #8]
 80014d2:	4b42      	ldr	r3, [pc, #264]	; (80015dc <MX_GPIO_Init+0x15c>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	4a41      	ldr	r2, [pc, #260]	; (80015dc <MX_GPIO_Init+0x15c>)
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	6313      	str	r3, [r2, #48]	; 0x30
 80014de:	4b3f      	ldr	r3, [pc, #252]	; (80015dc <MX_GPIO_Init+0x15c>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	f003 0304 	and.w	r3, r3, #4
 80014e6:	60bb      	str	r3, [r7, #8]
 80014e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	4b3b      	ldr	r3, [pc, #236]	; (80015dc <MX_GPIO_Init+0x15c>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a3a      	ldr	r2, [pc, #232]	; (80015dc <MX_GPIO_Init+0x15c>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b38      	ldr	r3, [pc, #224]	; (80015dc <MX_GPIO_Init+0x15c>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	603b      	str	r3, [r7, #0]
 800150a:	4b34      	ldr	r3, [pc, #208]	; (80015dc <MX_GPIO_Init+0x15c>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	4a33      	ldr	r2, [pc, #204]	; (80015dc <MX_GPIO_Init+0x15c>)
 8001510:	f043 0302 	orr.w	r3, r3, #2
 8001514:	6313      	str	r3, [r2, #48]	; 0x30
 8001516:	4b31      	ldr	r3, [pc, #196]	; (80015dc <MX_GPIO_Init+0x15c>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	603b      	str	r3, [r7, #0]
 8001520:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|sel_1_b_Pin|sel_1_a_Pin, GPIO_PIN_RESET);
 8001522:	2200      	movs	r2, #0
 8001524:	210b      	movs	r1, #11
 8001526:	482e      	ldr	r0, [pc, #184]	; (80015e0 <MX_GPIO_Init+0x160>)
 8001528:	f001 feba 	bl	80032a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, sel_3_b_Pin|sel_3_a_Pin|sel_2_b_Pin|sel_2_a_Pin, GPIO_PIN_RESET);
 800152c:	2200      	movs	r2, #0
 800152e:	21aa      	movs	r1, #170	; 0xaa
 8001530:	482c      	ldr	r0, [pc, #176]	; (80015e4 <MX_GPIO_Init+0x164>)
 8001532:	f001 feb5 	bl	80032a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001536:	2344      	movs	r3, #68	; 0x44
 8001538:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800153a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800153e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001540:	2301      	movs	r3, #1
 8001542:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4619      	mov	r1, r3
 800154a:	4827      	ldr	r0, [pc, #156]	; (80015e8 <MX_GPIO_Init+0x168>)
 800154c:	f001 fc40 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|sel_1_b_Pin|sel_1_a_Pin;
 8001550:	230b      	movs	r3, #11
 8001552:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001554:	2301      	movs	r3, #1
 8001556:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155c:	2300      	movs	r3, #0
 800155e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	4619      	mov	r1, r3
 8001566:	481e      	ldr	r0, [pc, #120]	; (80015e0 <MX_GPIO_Init+0x160>)
 8001568:	f001 fc32 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800156c:	2301      	movs	r3, #1
 800156e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001570:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001576:	2302      	movs	r3, #2
 8001578:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157a:	f107 0314 	add.w	r3, r7, #20
 800157e:	4619      	mov	r1, r3
 8001580:	4818      	ldr	r0, [pc, #96]	; (80015e4 <MX_GPIO_Init+0x164>)
 8001582:	f001 fc25 	bl	8002dd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = sel_3_b_Pin|sel_3_a_Pin|sel_2_b_Pin|sel_2_a_Pin;
 8001586:	23aa      	movs	r3, #170	; 0xaa
 8001588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158a:	2301      	movs	r3, #1
 800158c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158e:	2300      	movs	r3, #0
 8001590:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001592:	2300      	movs	r3, #0
 8001594:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001596:	f107 0314 	add.w	r3, r7, #20
 800159a:	4619      	mov	r1, r3
 800159c:	4811      	ldr	r0, [pc, #68]	; (80015e4 <MX_GPIO_Init+0x164>)
 800159e:	f001 fc17 	bl	8002dd0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2100      	movs	r1, #0
 80015a6:	2006      	movs	r0, #6
 80015a8:	f000 ff9d 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80015ac:	2006      	movs	r0, #6
 80015ae:	f000 ffb6 	bl	800251e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2100      	movs	r1, #0
 80015b6:	2008      	movs	r0, #8
 80015b8:	f000 ff95 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80015bc:	2008      	movs	r0, #8
 80015be:	f000 ffae 	bl	800251e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
 80015c6:	2017      	movs	r0, #23
 80015c8:	f000 ff8d 	bl	80024e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80015cc:	2017      	movs	r0, #23
 80015ce:	f000 ffa6 	bl	800251e <HAL_NVIC_EnableIRQ>

}
 80015d2:	bf00      	nop
 80015d4:	3728      	adds	r7, #40	; 0x28
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40023800 	.word	0x40023800
 80015e0:	40020800 	.word	0x40020800
 80015e4:	40020000 	.word	0x40020000
 80015e8:	40021000 	.word	0x40021000

080015ec <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015f0:	4b12      	ldr	r3, [pc, #72]	; (800163c <MX_I2C1_Init+0x50>)
 80015f2:	4a13      	ldr	r2, [pc, #76]	; (8001640 <MX_I2C1_Init+0x54>)
 80015f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80015f6:	4b11      	ldr	r3, [pc, #68]	; (800163c <MX_I2C1_Init+0x50>)
 80015f8:	4a12      	ldr	r2, [pc, #72]	; (8001644 <MX_I2C1_Init+0x58>)
 80015fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	; (800163c <MX_I2C1_Init+0x50>)
 80015fe:	2200      	movs	r2, #0
 8001600:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001602:	4b0e      	ldr	r3, [pc, #56]	; (800163c <MX_I2C1_Init+0x50>)
 8001604:	2200      	movs	r2, #0
 8001606:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001608:	4b0c      	ldr	r3, [pc, #48]	; (800163c <MX_I2C1_Init+0x50>)
 800160a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800160e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001610:	4b0a      	ldr	r3, [pc, #40]	; (800163c <MX_I2C1_Init+0x50>)
 8001612:	2200      	movs	r2, #0
 8001614:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001616:	4b09      	ldr	r3, [pc, #36]	; (800163c <MX_I2C1_Init+0x50>)
 8001618:	2200      	movs	r2, #0
 800161a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800161c:	4b07      	ldr	r3, [pc, #28]	; (800163c <MX_I2C1_Init+0x50>)
 800161e:	2200      	movs	r2, #0
 8001620:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001622:	4b06      	ldr	r3, [pc, #24]	; (800163c <MX_I2C1_Init+0x50>)
 8001624:	2200      	movs	r2, #0
 8001626:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001628:	4804      	ldr	r0, [pc, #16]	; (800163c <MX_I2C1_Init+0x50>)
 800162a:	f003 fa75 	bl	8004b18 <HAL_I2C_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001634:	f000 fafc 	bl	8001c30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}
 800163c:	2000020c 	.word	0x2000020c
 8001640:	40005400 	.word	0x40005400
 8001644:	00061a80 	.word	0x00061a80

08001648 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800164c:	4b12      	ldr	r3, [pc, #72]	; (8001698 <MX_I2C2_Init+0x50>)
 800164e:	4a13      	ldr	r2, [pc, #76]	; (800169c <MX_I2C2_Init+0x54>)
 8001650:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001652:	4b11      	ldr	r3, [pc, #68]	; (8001698 <MX_I2C2_Init+0x50>)
 8001654:	4a12      	ldr	r2, [pc, #72]	; (80016a0 <MX_I2C2_Init+0x58>)
 8001656:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001658:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <MX_I2C2_Init+0x50>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800165e:	4b0e      	ldr	r3, [pc, #56]	; (8001698 <MX_I2C2_Init+0x50>)
 8001660:	2200      	movs	r2, #0
 8001662:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001664:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <MX_I2C2_Init+0x50>)
 8001666:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800166a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800166c:	4b0a      	ldr	r3, [pc, #40]	; (8001698 <MX_I2C2_Init+0x50>)
 800166e:	2200      	movs	r2, #0
 8001670:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001672:	4b09      	ldr	r3, [pc, #36]	; (8001698 <MX_I2C2_Init+0x50>)
 8001674:	2200      	movs	r2, #0
 8001676:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001678:	4b07      	ldr	r3, [pc, #28]	; (8001698 <MX_I2C2_Init+0x50>)
 800167a:	2200      	movs	r2, #0
 800167c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800167e:	4b06      	ldr	r3, [pc, #24]	; (8001698 <MX_I2C2_Init+0x50>)
 8001680:	2200      	movs	r2, #0
 8001682:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001684:	4804      	ldr	r0, [pc, #16]	; (8001698 <MX_I2C2_Init+0x50>)
 8001686:	f003 fa47 	bl	8004b18 <HAL_I2C_Init>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001690:	f000 face 	bl	8001c30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000260 	.word	0x20000260
 800169c:	40005800 	.word	0x40005800
 80016a0:	00061a80 	.word	0x00061a80

080016a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08c      	sub	sp, #48	; 0x30
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ac:	f107 031c 	add.w	r3, r7, #28
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a3b      	ldr	r2, [pc, #236]	; (80017b0 <HAL_I2C_MspInit+0x10c>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d12d      	bne.n	8001722 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	61bb      	str	r3, [r7, #24]
 80016ca:	4b3a      	ldr	r3, [pc, #232]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	4a39      	ldr	r2, [pc, #228]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 80016d0:	f043 0302 	orr.w	r3, r3, #2
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b37      	ldr	r3, [pc, #220]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	61bb      	str	r3, [r7, #24]
 80016e0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80016e2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80016e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e8:	2312      	movs	r3, #18
 80016ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f0:	2303      	movs	r3, #3
 80016f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016f4:	2304      	movs	r3, #4
 80016f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f8:	f107 031c 	add.w	r3, r7, #28
 80016fc:	4619      	mov	r1, r3
 80016fe:	482e      	ldr	r0, [pc, #184]	; (80017b8 <HAL_I2C_MspInit+0x114>)
 8001700:	f001 fb66 	bl	8002dd0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
 8001708:	4b2a      	ldr	r3, [pc, #168]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170c:	4a29      	ldr	r2, [pc, #164]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 800170e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001712:	6413      	str	r3, [r2, #64]	; 0x40
 8001714:	4b27      	ldr	r3, [pc, #156]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 8001716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001718:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800171c:	617b      	str	r3, [r7, #20]
 800171e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001720:	e041      	b.n	80017a6 <HAL_I2C_MspInit+0x102>
  else if(i2cHandle->Instance==I2C2)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a25      	ldr	r2, [pc, #148]	; (80017bc <HAL_I2C_MspInit+0x118>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d13c      	bne.n	80017a6 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800172c:	2300      	movs	r3, #0
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	4b20      	ldr	r3, [pc, #128]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 8001732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001734:	4a1f      	ldr	r2, [pc, #124]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 8001736:	f043 0302 	orr.w	r3, r3, #2
 800173a:	6313      	str	r3, [r2, #48]	; 0x30
 800173c:	4b1d      	ldr	r3, [pc, #116]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 800173e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	613b      	str	r3, [r7, #16]
 8001746:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001748:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800174c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800174e:	2312      	movs	r3, #18
 8001750:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001756:	2303      	movs	r3, #3
 8001758:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800175a:	2304      	movs	r3, #4
 800175c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175e:	f107 031c 	add.w	r3, r7, #28
 8001762:	4619      	mov	r1, r3
 8001764:	4814      	ldr	r0, [pc, #80]	; (80017b8 <HAL_I2C_MspInit+0x114>)
 8001766:	f001 fb33 	bl	8002dd0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800176a:	2308      	movs	r3, #8
 800176c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800176e:	2312      	movs	r3, #18
 8001770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001776:	2303      	movs	r3, #3
 8001778:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 800177a:	2309      	movs	r3, #9
 800177c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177e:	f107 031c 	add.w	r3, r7, #28
 8001782:	4619      	mov	r1, r3
 8001784:	480c      	ldr	r0, [pc, #48]	; (80017b8 <HAL_I2C_MspInit+0x114>)
 8001786:	f001 fb23 	bl	8002dd0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 8001790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001792:	4a08      	ldr	r2, [pc, #32]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 8001794:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001798:	6413      	str	r3, [r2, #64]	; 0x40
 800179a:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <HAL_I2C_MspInit+0x110>)
 800179c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]
}
 80017a6:	bf00      	nop
 80017a8:	3730      	adds	r7, #48	; 0x30
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40005400 	.word	0x40005400
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40020400 	.word	0x40020400
 80017bc:	40005800 	.word	0x40005800

080017c0 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a15      	ldr	r2, [pc, #84]	; (8001824 <HAL_I2C_MspDeInit+0x64>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d10f      	bne.n	80017f2 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80017d2:	4b15      	ldr	r3, [pc, #84]	; (8001828 <HAL_I2C_MspDeInit+0x68>)
 80017d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d6:	4a14      	ldr	r2, [pc, #80]	; (8001828 <HAL_I2C_MspDeInit+0x68>)
 80017d8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80017dc:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80017de:	2140      	movs	r1, #64	; 0x40
 80017e0:	4812      	ldr	r0, [pc, #72]	; (800182c <HAL_I2C_MspDeInit+0x6c>)
 80017e2:	f001 fc79 	bl	80030d8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80017e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017ea:	4810      	ldr	r0, [pc, #64]	; (800182c <HAL_I2C_MspDeInit+0x6c>)
 80017ec:	f001 fc74 	bl	80030d8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 80017f0:	e013      	b.n	800181a <HAL_I2C_MspDeInit+0x5a>
  else if(i2cHandle->Instance==I2C2)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a0e      	ldr	r2, [pc, #56]	; (8001830 <HAL_I2C_MspDeInit+0x70>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d10e      	bne.n	800181a <HAL_I2C_MspDeInit+0x5a>
    __HAL_RCC_I2C2_CLK_DISABLE();
 80017fc:	4b0a      	ldr	r3, [pc, #40]	; (8001828 <HAL_I2C_MspDeInit+0x68>)
 80017fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001800:	4a09      	ldr	r2, [pc, #36]	; (8001828 <HAL_I2C_MspDeInit+0x68>)
 8001802:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001806:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001808:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800180c:	4807      	ldr	r0, [pc, #28]	; (800182c <HAL_I2C_MspDeInit+0x6c>)
 800180e:	f001 fc63 	bl	80030d8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 8001812:	2108      	movs	r1, #8
 8001814:	4805      	ldr	r0, [pc, #20]	; (800182c <HAL_I2C_MspDeInit+0x6c>)
 8001816:	f001 fc5f 	bl	80030d8 <HAL_GPIO_DeInit>
}
 800181a:	bf00      	nop
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40005400 	.word	0x40005400
 8001828:	40023800 	.word	0x40023800
 800182c:	40020400 	.word	0x40020400
 8001830:	40005800 	.word	0x40005800

08001834 <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001838:	4b13      	ldr	r3, [pc, #76]	; (8001888 <MX_I2S3_Init+0x54>)
 800183a:	4a14      	ldr	r2, [pc, #80]	; (800188c <MX_I2S3_Init+0x58>)
 800183c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800183e:	4b12      	ldr	r3, [pc, #72]	; (8001888 <MX_I2S3_Init+0x54>)
 8001840:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001844:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001846:	4b10      	ldr	r3, [pc, #64]	; (8001888 <MX_I2S3_Init+0x54>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800184c:	4b0e      	ldr	r3, [pc, #56]	; (8001888 <MX_I2S3_Init+0x54>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001852:	4b0d      	ldr	r3, [pc, #52]	; (8001888 <MX_I2S3_Init+0x54>)
 8001854:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001858:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800185a:	4b0b      	ldr	r3, [pc, #44]	; (8001888 <MX_I2S3_Init+0x54>)
 800185c:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001860:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001862:	4b09      	ldr	r3, [pc, #36]	; (8001888 <MX_I2S3_Init+0x54>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001868:	4b07      	ldr	r3, [pc, #28]	; (8001888 <MX_I2S3_Init+0x54>)
 800186a:	2200      	movs	r2, #0
 800186c:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800186e:	4b06      	ldr	r3, [pc, #24]	; (8001888 <MX_I2S3_Init+0x54>)
 8001870:	2200      	movs	r2, #0
 8001872:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001874:	4804      	ldr	r0, [pc, #16]	; (8001888 <MX_I2S3_Init+0x54>)
 8001876:	f004 f94d 	bl	8005b14 <HAL_I2S_Init>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001880:	f000 f9d6 	bl	8001c30 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001884:	bf00      	nop
 8001886:	bd80      	pop	{r7, pc}
 8001888:	200002b4 	.word	0x200002b4
 800188c:	40003c00 	.word	0x40003c00

08001890 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b090      	sub	sp, #64	; 0x40
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001898:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018a8:	f107 0314 	add.w	r3, r7, #20
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]
 80018b6:	611a      	str	r2, [r3, #16]
 80018b8:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI3)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a4f      	ldr	r2, [pc, #316]	; (80019fc <HAL_I2S_MspInit+0x16c>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	f040 8096 	bne.w	80019f2 <HAL_I2S_MspInit+0x162>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80018c6:	2301      	movs	r3, #1
 80018c8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 80018ca:	23c8      	movs	r3, #200	; 0xc8
 80018cc:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 80018ce:	2305      	movs	r3, #5
 80018d0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80018d2:	2302      	movs	r3, #2
 80018d4:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	4618      	mov	r0, r3
 80018dc:	f005 fe3e 	bl	800755c <HAL_RCCEx_PeriphCLKConfig>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 80018e6:	f000 f9a3 	bl	8001c30 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	4b44      	ldr	r3, [pc, #272]	; (8001a00 <HAL_I2S_MspInit+0x170>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	4a43      	ldr	r2, [pc, #268]	; (8001a00 <HAL_I2S_MspInit+0x170>)
 80018f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018f8:	6413      	str	r3, [r2, #64]	; 0x40
 80018fa:	4b41      	ldr	r3, [pc, #260]	; (8001a00 <HAL_I2S_MspInit+0x170>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	4b3d      	ldr	r3, [pc, #244]	; (8001a00 <HAL_I2S_MspInit+0x170>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	4a3c      	ldr	r2, [pc, #240]	; (8001a00 <HAL_I2S_MspInit+0x170>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6313      	str	r3, [r2, #48]	; 0x30
 8001916:	4b3a      	ldr	r3, [pc, #232]	; (8001a00 <HAL_I2S_MspInit+0x170>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	60bb      	str	r3, [r7, #8]
 8001926:	4b36      	ldr	r3, [pc, #216]	; (8001a00 <HAL_I2S_MspInit+0x170>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	4a35      	ldr	r2, [pc, #212]	; (8001a00 <HAL_I2S_MspInit+0x170>)
 800192c:	f043 0304 	orr.w	r3, r3, #4
 8001930:	6313      	str	r3, [r2, #48]	; 0x30
 8001932:	4b33      	ldr	r3, [pc, #204]	; (8001a00 <HAL_I2S_MspInit+0x170>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	f003 0304 	and.w	r3, r3, #4
 800193a:	60bb      	str	r3, [r7, #8]
 800193c:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800193e:	2310      	movs	r3, #16
 8001940:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001942:	2302      	movs	r3, #2
 8001944:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194a:	2300      	movs	r3, #0
 800194c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800194e:	2306      	movs	r3, #6
 8001950:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001952:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001956:	4619      	mov	r1, r3
 8001958:	482a      	ldr	r0, [pc, #168]	; (8001a04 <HAL_I2S_MspInit+0x174>)
 800195a:	f001 fa39 	bl	8002dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 800195e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001962:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001964:	2302      	movs	r3, #2
 8001966:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	2300      	movs	r3, #0
 800196a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196c:	2300      	movs	r3, #0
 800196e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001970:	2306      	movs	r3, #6
 8001972:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001974:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001978:	4619      	mov	r1, r3
 800197a:	4823      	ldr	r0, [pc, #140]	; (8001a08 <HAL_I2S_MspInit+0x178>)
 800197c:	f001 fa28 	bl	8002dd0 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001980:	4b22      	ldr	r3, [pc, #136]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 8001982:	4a23      	ldr	r2, [pc, #140]	; (8001a10 <HAL_I2S_MspInit+0x180>)
 8001984:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001986:	4b21      	ldr	r3, [pc, #132]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 8001988:	2200      	movs	r2, #0
 800198a:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800198c:	4b1f      	ldr	r3, [pc, #124]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 800198e:	2240      	movs	r2, #64	; 0x40
 8001990:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001992:	4b1e      	ldr	r3, [pc, #120]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 8001994:	2200      	movs	r2, #0
 8001996:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001998:	4b1c      	ldr	r3, [pc, #112]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 800199a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800199e:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019a0:	4b1a      	ldr	r3, [pc, #104]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 80019a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019a6:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019a8:	4b18      	ldr	r3, [pc, #96]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 80019aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019ae:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80019b0:	4b16      	ldr	r3, [pc, #88]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 80019b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019b6:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80019b8:	4b14      	ldr	r3, [pc, #80]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80019be:	4b13      	ldr	r3, [pc, #76]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 80019c0:	2204      	movs	r2, #4
 80019c2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80019c4:	4b11      	ldr	r3, [pc, #68]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 80019c6:	2203      	movs	r2, #3
 80019c8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80019ca:	4b10      	ldr	r3, [pc, #64]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80019d0:	4b0e      	ldr	r3, [pc, #56]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80019d6:	480d      	ldr	r0, [pc, #52]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 80019d8:	f000 fdbc 	bl	8002554 <HAL_DMA_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <HAL_I2S_MspInit+0x156>
    {
      Error_Handler();
 80019e2:	f000 f925 	bl	8001c30 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a08      	ldr	r2, [pc, #32]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 80019ea:	639a      	str	r2, [r3, #56]	; 0x38
 80019ec:	4a07      	ldr	r2, [pc, #28]	; (8001a0c <HAL_I2S_MspInit+0x17c>)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80019f2:	bf00      	nop
 80019f4:	3740      	adds	r7, #64	; 0x40
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40003c00 	.word	0x40003c00
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40020000 	.word	0x40020000
 8001a08:	40020800 	.word	0x40020800
 8001a0c:	200002fc 	.word	0x200002fc
 8001a10:	40026088 	.word	0x40026088

08001a14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a18:	f000 fbf4 	bl	8002204 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a1c:	f000 f884 	bl	8001b28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a20:	f7ff fd2e 	bl	8001480 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a24:	f7ff fd0c 	bl	8001440 <MX_DMA_Init>
  MX_I2C1_Init();
 8001a28:	f7ff fde0 	bl	80015ec <MX_I2C1_Init>
  MX_I2S3_Init();
 8001a2c:	f7ff ff02 	bl	8001834 <MX_I2S3_Init>
  MX_FATFS_Init();
 8001a30:	f006 ff0c 	bl	800884c <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8001a34:	f00d fb1c 	bl	800f070 <MX_USB_HOST_Init>
  MX_I2C2_Init();
 8001a38:	f7ff fe06 	bl	8001648 <MX_I2C2_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOC,sel_1_a_Pin,GPIO_PIN_RESET );
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2108      	movs	r1, #8
 8001a40:	4831      	ldr	r0, [pc, #196]	; (8001b08 <main+0xf4>)
 8001a42:	f001 fc2d 	bl	80032a0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,sel_1_b_Pin, GPIO_PIN_RESET);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2102      	movs	r1, #2
 8001a4a:	482f      	ldr	r0, [pc, #188]	; (8001b08 <main+0xf4>)
 8001a4c:	f001 fc28 	bl	80032a0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, sel_3_b_Pin|sel_3_a_Pin|sel_2_b_Pin|sel_2_a_Pin, GPIO_PIN_RESET);
 8001a50:	2200      	movs	r2, #0
 8001a52:	21aa      	movs	r1, #170	; 0xaa
 8001a54:	482d      	ldr	r0, [pc, #180]	; (8001b0c <main+0xf8>)
 8001a56:	f001 fc23 	bl	80032a0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, sel_2_b_Pin, GPIO_PIN_RESET);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2120      	movs	r1, #32
 8001a5e:	482b      	ldr	r0, [pc, #172]	; (8001b0c <main+0xf8>)
 8001a60:	f001 fc1e 	bl	80032a0 <HAL_GPIO_WritePin>

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001a64:	f00d fb2a 	bl	800f0bc <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */

	    if (Appli_state == APPLICATION_READY)
 8001a68:	4b29      	ldr	r3, [pc, #164]	; (8001b10 <main+0xfc>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d1e5      	bne.n	8001a3c <main+0x28>
	    {
	    	Mount_USB();
 8001a70:	f7ff f9a4 	bl	8000dbc <Mount_USB>
	    	AUDIO_PLAYER_Start(idx);
 8001a74:	4b27      	ldr	r3, [pc, #156]	; (8001b14 <main+0x100>)
 8001a76:	f993 3000 	ldrsb.w	r3, [r3]
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f000 f9f1 	bl	8001e64 <AUDIO_PLAYER_Start>
	    	while (1)
	    	{
	    		AUDIO_PLAYER_Process(TRUE,idx);
 8001a82:	4b24      	ldr	r3, [pc, #144]	; (8001b14 <main+0x100>)
 8001a84:	f993 3000 	ldrsb.w	r3, [r3]
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	f000 fa49 	bl	8001f24 <AUDIO_PLAYER_Process>

	    		if (next_song)
 8001a92:	4b21      	ldr	r3, [pc, #132]	; (8001b18 <main+0x104>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d016      	beq.n	8001ac8 <main+0xb4>
	    		{
	    			idx = idx + 1;
 8001a9a:	4b1e      	ldr	r3, [pc, #120]	; (8001b14 <main+0x100>)
 8001a9c:	f993 3000 	ldrsb.w	r3, [r3]
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	b25a      	sxtb	r2, r3
 8001aa8:	4b1a      	ldr	r3, [pc, #104]	; (8001b14 <main+0x100>)
 8001aaa:	701a      	strb	r2, [r3, #0]
	    			/* Control de indice */
	    			if(idx>(cantidad_wavs-1))
 8001aac:	4b1b      	ldr	r3, [pc, #108]	; (8001b1c <main+0x108>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4b18      	ldr	r3, [pc, #96]	; (8001b14 <main+0x100>)
 8001ab4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	dc02      	bgt.n	8001ac2 <main+0xae>
	    			{
	    				idx = 0;
 8001abc:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <main+0x100>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	701a      	strb	r2, [r3, #0]
	    			}
	    			next_song = false;
 8001ac2:	4b15      	ldr	r3, [pc, #84]	; (8001b18 <main+0x104>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	701a      	strb	r2, [r3, #0]
	    		};

	    		if (next_speaker)
 8001ac8:	4b15      	ldr	r3, [pc, #84]	; (8001b20 <main+0x10c>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d0d8      	beq.n	8001a82 <main+0x6e>
	    		{
	    			idS = idS + 1;
 8001ad0:	4b14      	ldr	r3, [pc, #80]	; (8001b24 <main+0x110>)
 8001ad2:	f993 3000 	ldrsb.w	r3, [r3]
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	3301      	adds	r3, #1
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	b25a      	sxtb	r2, r3
 8001ade:	4b11      	ldr	r3, [pc, #68]	; (8001b24 <main+0x110>)
 8001ae0:	701a      	strb	r2, [r3, #0]
	    			/* Control de indice */
	    			if(idS>NUM_PARLANTES)
 8001ae2:	4b10      	ldr	r3, [pc, #64]	; (8001b24 <main+0x110>)
 8001ae4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ae8:	2b06      	cmp	r3, #6
 8001aea:	dd02      	ble.n	8001af2 <main+0xde>
	    			{
	    				idS = 0;
 8001aec:	4b0d      	ldr	r3, [pc, #52]	; (8001b24 <main+0x110>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	701a      	strb	r2, [r3, #0]
	    			}
	    			Activar_Parlante(idS);
 8001af2:	4b0c      	ldr	r3, [pc, #48]	; (8001b24 <main+0x110>)
 8001af4:	f993 3000 	ldrsb.w	r3, [r3]
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	4618      	mov	r0, r3
 8001afc:	f000 f89e 	bl	8001c3c <Activar_Parlante>
	    			next_speaker = false;
 8001b00:	4b07      	ldr	r3, [pc, #28]	; (8001b20 <main+0x10c>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	701a      	strb	r2, [r3, #0]
	    		AUDIO_PLAYER_Process(TRUE,idx);
 8001b06:	e7bc      	b.n	8001a82 <main+0x6e>
 8001b08:	40020800 	.word	0x40020800
 8001b0c:	40020000 	.word	0x40020000
 8001b10:	200021f4 	.word	0x200021f4
 8001b14:	2000035e 	.word	0x2000035e
 8001b18:	2000035c 	.word	0x2000035c
 8001b1c:	20000035 	.word	0x20000035
 8001b20:	2000035d 	.word	0x2000035d
 8001b24:	2000035f 	.word	0x2000035f

08001b28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b094      	sub	sp, #80	; 0x50
 8001b2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b2e:	f107 0320 	add.w	r3, r7, #32
 8001b32:	2230      	movs	r2, #48	; 0x30
 8001b34:	2100      	movs	r1, #0
 8001b36:	4618      	mov	r0, r3
 8001b38:	f00d fe8e 	bl	800f858 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b3c:	f107 030c 	add.w	r3, r7, #12
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60bb      	str	r3, [r7, #8]
 8001b50:	4b27      	ldr	r3, [pc, #156]	; (8001bf0 <SystemClock_Config+0xc8>)
 8001b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b54:	4a26      	ldr	r2, [pc, #152]	; (8001bf0 <SystemClock_Config+0xc8>)
 8001b56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b5a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b5c:	4b24      	ldr	r3, [pc, #144]	; (8001bf0 <SystemClock_Config+0xc8>)
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b68:	2300      	movs	r3, #0
 8001b6a:	607b      	str	r3, [r7, #4]
 8001b6c:	4b21      	ldr	r3, [pc, #132]	; (8001bf4 <SystemClock_Config+0xcc>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a20      	ldr	r2, [pc, #128]	; (8001bf4 <SystemClock_Config+0xcc>)
 8001b72:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	4b1e      	ldr	r3, [pc, #120]	; (8001bf4 <SystemClock_Config+0xcc>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b84:	2301      	movs	r3, #1
 8001b86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b8c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b92:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b96:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b98:	2304      	movs	r3, #4
 8001b9a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001b9c:	23c0      	movs	r3, #192	; 0xc0
 8001b9e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001ba0:	2304      	movs	r3, #4
 8001ba2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001ba4:	2308      	movs	r3, #8
 8001ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ba8:	f107 0320 	add.w	r3, r7, #32
 8001bac:	4618      	mov	r0, r3
 8001bae:	f005 f851 	bl	8006c54 <HAL_RCC_OscConfig>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001bb8:	f000 f83a 	bl	8001c30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bbc:	230f      	movs	r3, #15
 8001bbe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001bc8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001bcc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001bd2:	f107 030c 	add.w	r3, r7, #12
 8001bd6:	2103      	movs	r1, #3
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f005 fab3 	bl	8007144 <HAL_RCC_ClockConfig>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001be4:	f000 f824 	bl	8001c30 <Error_Handler>
  }
}
 8001be8:	bf00      	nop
 8001bea:	3750      	adds	r7, #80	; 0x50
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40007000 	.word	0x40007000

08001bf8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == GPIO_PIN_2)
 8001c02:	88fb      	ldrh	r3, [r7, #6]
 8001c04:	2b04      	cmp	r3, #4
 8001c06:	d102      	bne.n	8001c0e <HAL_GPIO_EXTI_Callback+0x16>
	{
		next_song = true;
 8001c08:	4b07      	ldr	r3, [pc, #28]	; (8001c28 <HAL_GPIO_EXTI_Callback+0x30>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == GPIO_PIN_6)
 8001c0e:	88fb      	ldrh	r3, [r7, #6]
 8001c10:	2b40      	cmp	r3, #64	; 0x40
 8001c12:	d102      	bne.n	8001c1a <HAL_GPIO_EXTI_Callback+0x22>
	{
		next_speaker = true;
 8001c14:	4b05      	ldr	r3, [pc, #20]	; (8001c2c <HAL_GPIO_EXTI_Callback+0x34>)
 8001c16:	2201      	movs	r2, #1
 8001c18:	701a      	strb	r2, [r3, #0]
	}
}
 8001c1a:	bf00      	nop
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	2000035c 	.word	0x2000035c
 8001c2c:	2000035d 	.word	0x2000035d

08001c30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c34:	b672      	cpsid	i
}
 8001c36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c38:	e7fe      	b.n	8001c38 <Error_Handler+0x8>
	...

08001c3c <Activar_Parlante>:
};


void Parlantes_Init(void) {}

void Activar_Parlante(uint8_t numero) {
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < NUM_PARLANTES; i++) {
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	e021      	b.n	8001c90 <Activar_Parlante+0x54>
        if (i == (numero)) {
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	68fa      	ldr	r2, [r7, #12]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d10d      	bne.n	8001c70 <Activar_Parlante+0x34>
            HAL_GPIO_WritePin(parlantes[i].puerto, parlantes[i].pin, GPIO_PIN_SET);
 8001c54:	4a12      	ldr	r2, [pc, #72]	; (8001ca0 <Activar_Parlante+0x64>)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001c5c:	4a10      	ldr	r2, [pc, #64]	; (8001ca0 <Activar_Parlante+0x64>)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	00db      	lsls	r3, r3, #3
 8001c62:	4413      	add	r3, r2
 8001c64:	889b      	ldrh	r3, [r3, #4]
 8001c66:	2201      	movs	r2, #1
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f001 fb19 	bl	80032a0 <HAL_GPIO_WritePin>
 8001c6e:	e00c      	b.n	8001c8a <Activar_Parlante+0x4e>
        } else {
            HAL_GPIO_WritePin(parlantes[i].puerto, parlantes[i].pin, GPIO_PIN_RESET);
 8001c70:	4a0b      	ldr	r2, [pc, #44]	; (8001ca0 <Activar_Parlante+0x64>)
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001c78:	4a09      	ldr	r2, [pc, #36]	; (8001ca0 <Activar_Parlante+0x64>)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	4413      	add	r3, r2
 8001c80:	889b      	ldrh	r3, [r3, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	4619      	mov	r1, r3
 8001c86:	f001 fb0b 	bl	80032a0 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_PARLANTES; i++) {
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2b05      	cmp	r3, #5
 8001c94:	ddda      	ble.n	8001c4c <Activar_Parlante+0x10>
        }
    }
}
 8001c96:	bf00      	nop
 8001c98:	bf00      	nop
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20000038 	.word	0x20000038

08001ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	607b      	str	r3, [r7, #4]
 8001cae:	4b10      	ldr	r3, [pc, #64]	; (8001cf0 <HAL_MspInit+0x4c>)
 8001cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb2:	4a0f      	ldr	r2, [pc, #60]	; (8001cf0 <HAL_MspInit+0x4c>)
 8001cb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cb8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cba:	4b0d      	ldr	r3, [pc, #52]	; (8001cf0 <HAL_MspInit+0x4c>)
 8001cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cc2:	607b      	str	r3, [r7, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	603b      	str	r3, [r7, #0]
 8001cca:	4b09      	ldr	r3, [pc, #36]	; (8001cf0 <HAL_MspInit+0x4c>)
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cce:	4a08      	ldr	r2, [pc, #32]	; (8001cf0 <HAL_MspInit+0x4c>)
 8001cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cd6:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <HAL_MspInit+0x4c>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cde:	603b      	str	r3, [r7, #0]
 8001ce0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ce2:	2007      	movs	r0, #7
 8001ce4:	f000 fbf4 	bl	80024d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ce8:	bf00      	nop
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40023800 	.word	0x40023800

08001cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cf8:	e7fe      	b.n	8001cf8 <NMI_Handler+0x4>

08001cfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cfe:	e7fe      	b.n	8001cfe <HardFault_Handler+0x4>

08001d00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d04:	e7fe      	b.n	8001d04 <MemManage_Handler+0x4>

08001d06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d06:	b480      	push	{r7}
 8001d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d0a:	e7fe      	b.n	8001d0a <BusFault_Handler+0x4>

08001d0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d10:	e7fe      	b.n	8001d10 <UsageFault_Handler+0x4>

08001d12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d40:	f000 fab2 	bl	80022a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f001 fac1 	bl	80032d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001d5a:	2004      	movs	r0, #4
 8001d5c:	f001 faba 	bl	80032d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001d60:	bf00      	nop
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001d68:	4802      	ldr	r0, [pc, #8]	; (8001d74 <DMA1_Stream5_IRQHandler+0x10>)
 8001d6a:	f000 fdc7 	bl	80028fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	200002fc 	.word	0x200002fc

08001d78 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001d7c:	2040      	movs	r0, #64	; 0x40
 8001d7e:	f001 faa9 	bl	80032d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
	...

08001d88 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001d8c:	4802      	ldr	r0, [pc, #8]	; (8001d98 <OTG_FS_IRQHandler+0x10>)
 8001d8e:	f001 fd23 	bl	80037d8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200021f8 	.word	0x200021f8

08001d9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001da4:	4a14      	ldr	r2, [pc, #80]	; (8001df8 <_sbrk+0x5c>)
 8001da6:	4b15      	ldr	r3, [pc, #84]	; (8001dfc <_sbrk+0x60>)
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001db0:	4b13      	ldr	r3, [pc, #76]	; (8001e00 <_sbrk+0x64>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d102      	bne.n	8001dbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001db8:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <_sbrk+0x64>)
 8001dba:	4a12      	ldr	r2, [pc, #72]	; (8001e04 <_sbrk+0x68>)
 8001dbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dbe:	4b10      	ldr	r3, [pc, #64]	; (8001e00 <_sbrk+0x64>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d207      	bcs.n	8001ddc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dcc:	f00d fd86 	bl	800f8dc <__errno>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	220c      	movs	r2, #12
 8001dd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dda:	e009      	b.n	8001df0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ddc:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <_sbrk+0x64>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001de2:	4b07      	ldr	r3, [pc, #28]	; (8001e00 <_sbrk+0x64>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4413      	add	r3, r2
 8001dea:	4a05      	ldr	r2, [pc, #20]	; (8001e00 <_sbrk+0x64>)
 8001dec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dee:	68fb      	ldr	r3, [r7, #12]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3718      	adds	r7, #24
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	20020000 	.word	0x20020000
 8001dfc:	00000400 	.word	0x00000400
 8001e00:	20000360 	.word	0x20000360
 8001e04:	20002648 	.word	0x20002648

08001e08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e0c:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <SystemInit+0x28>)
 8001e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e12:	4a07      	ldr	r2, [pc, #28]	; (8001e30 <SystemInit+0x28>)
 8001e14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e1c:	4b04      	ldr	r3, [pc, #16]	; (8001e30 <SystemInit+0x28>)
 8001e1e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e22:	609a      	str	r2, [r3, #8]
#endif
}
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <PlayerInit>:

FIL WavFile;

/* Private function prototypes -----------------------------------------------*/
uint8_t PlayerInit(uint32_t AudioFreq)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
	/* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */
	if(AUDIO_OUT_Init(OUTPUT_DEVICE_BOTH, uwVolume, AudioFreq) != 0)
 8001e3c:	4b08      	ldr	r3, [pc, #32]	; (8001e60 <PlayerInit+0x2c>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	4619      	mov	r1, r3
 8001e46:	2003      	movs	r0, #3
 8001e48:	f7fe fb44 	bl	80004d4 <AUDIO_OUT_Init>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <PlayerInit+0x22>
	{
		return 1;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e000      	b.n	8001e58 <PlayerInit+0x24>
	}
	else
	{
		return 0;
 8001e56:	2300      	movs	r3, #0
	}
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	2000006c 	.word	0x2000006c

08001e64 <AUDIO_PLAYER_Start>:
  * @brief  Starts Audio streaming.    
  * @param  idx: File index
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_PLAYER_Start(uint8_t idx)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	71fb      	strb	r3, [r7, #7]
  UINT bytesread;

  f_close(&WavFile);
 8001e6e:	4828      	ldr	r0, [pc, #160]	; (8001f10 <AUDIO_PLAYER_Start+0xac>)
 8001e70:	f00c fcd3 	bl	800e81a <f_close>
  if(AUDIO_GetWavObjectNumber() > idx)
 8001e74:	f7fe ff94 	bl	8000da0 <AUDIO_GetWavObjectNumber>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d93f      	bls.n	8001f04 <AUDIO_PLAYER_Start+0xa0>
  {

    //Open WAV file
    f_open(&WavFile, (char *)FileList.file[idx].name, FA_READ);
 8001e84:	79fa      	ldrb	r2, [r7, #7]
 8001e86:	4613      	mov	r3, r2
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	4413      	add	r3, r2
 8001e8c:	00db      	lsls	r3, r3, #3
 8001e8e:	4413      	add	r3, r2
 8001e90:	4a20      	ldr	r2, [pc, #128]	; (8001f14 <AUDIO_PLAYER_Start+0xb0>)
 8001e92:	4413      	add	r3, r2
 8001e94:	3301      	adds	r3, #1
 8001e96:	2201      	movs	r2, #1
 8001e98:	4619      	mov	r1, r3
 8001e9a:	481d      	ldr	r0, [pc, #116]	; (8001f10 <AUDIO_PLAYER_Start+0xac>)
 8001e9c:	f00c f942 	bl	800e124 <f_open>
    //Read WAV file Header
    f_read(&WavFile, &WaveFormat, sizeof(WaveFormat), &bytesread);
 8001ea0:	f107 030c 	add.w	r3, r7, #12
 8001ea4:	222c      	movs	r2, #44	; 0x2c
 8001ea6:	491c      	ldr	r1, [pc, #112]	; (8001f18 <AUDIO_PLAYER_Start+0xb4>)
 8001ea8:	4819      	ldr	r0, [pc, #100]	; (8001f10 <AUDIO_PLAYER_Start+0xac>)
 8001eaa:	f00c faf9 	bl	800e4a0 <f_read>
    
    /*Adjust the Audio frequency */
    PlayerInit(WaveFormat.SampleRate);
 8001eae:	4b1a      	ldr	r3, [pc, #104]	; (8001f18 <AUDIO_PLAYER_Start+0xb4>)
 8001eb0:	699b      	ldr	r3, [r3, #24]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff ffbe 	bl	8001e34 <PlayerInit>
    
    BufferCtl.state = BUFFER_OFFSET_NONE;
 8001eb8:	4b18      	ldr	r3, [pc, #96]	; (8001f1c <AUDIO_PLAYER_Start+0xb8>)
 8001eba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	701a      	strb	r2, [r3, #0]
    
    /* Get Data from USB Flash Disk */
    f_lseek(&WavFile, 0);
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	4812      	ldr	r0, [pc, #72]	; (8001f10 <AUDIO_PLAYER_Start+0xac>)
 8001ec6:	f00c fcd2 	bl	800e86e <f_lseek>
    
    /* Fill whole buffer at first time */
    if(f_read(&WavFile,&BufferCtl.buff[0],AUDIO_OUT_BUFFER_SIZE,(void *)&bytesread) == FR_OK)
 8001eca:	f107 030c 	add.w	r3, r7, #12
 8001ece:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ed2:	4912      	ldr	r1, [pc, #72]	; (8001f1c <AUDIO_PLAYER_Start+0xb8>)
 8001ed4:	480e      	ldr	r0, [pc, #56]	; (8001f10 <AUDIO_PLAYER_Start+0xac>)
 8001ed6:	f00c fae3 	bl	800e4a0 <f_read>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d111      	bne.n	8001f04 <AUDIO_PLAYER_Start+0xa0>
    {
      AudioState = AUDIO_STATE_PLAY;
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <AUDIO_PLAYER_Start+0xbc>)
 8001ee2:	2203      	movs	r2, #3
 8001ee4:	701a      	strb	r2, [r3, #0]
        if(bytesread != 0)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00b      	beq.n	8001f04 <AUDIO_PLAYER_Start+0xa0>
        {
          AUDIO_OUT_Play((uint16_t*)&BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE);
 8001eec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ef0:	480a      	ldr	r0, [pc, #40]	; (8001f1c <AUDIO_PLAYER_Start+0xb8>)
 8001ef2:	f7fe fb3d 	bl	8000570 <AUDIO_OUT_Play>
          BufferCtl.fptr = bytesread;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	4a08      	ldr	r2, [pc, #32]	; (8001f1c <AUDIO_PLAYER_Start+0xb8>)
 8001efa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001efe:	6053      	str	r3, [r2, #4]
          return AUDIO_ERROR_NONE;
 8001f00:	2300      	movs	r3, #0
 8001f02:	e000      	b.n	8001f06 <AUDIO_PLAYER_Start+0xa2>
        }
      }
  }
  return AUDIO_ERROR_IO;
 8001f04:	2301      	movs	r3, #1
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3710      	adds	r7, #16
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20001778 	.word	0x20001778
 8001f14:	20001370 	.word	0x20001370
 8001f18:	2000174c 	.word	0x2000174c
 8001f1c:	20000364 	.word	0x20000364
 8001f20:	2000136c 	.word	0x2000136c

08001f24 <AUDIO_PLAYER_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_PLAYER_Process(bool isLoop, uint8_t idx)
{
 8001f24:	b590      	push	{r4, r7, lr}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	460a      	mov	r2, r1
 8001f2e:	71fb      	strb	r3, [r7, #7]
 8001f30:	4613      	mov	r3, r2
 8001f32:	71bb      	strb	r3, [r7, #6]
  uint32_t bytesread;
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 8001f34:	2300      	movs	r3, #0
 8001f36:	73fb      	strb	r3, [r7, #15]
  
  switch(AudioState)
 8001f38:	4b82      	ldr	r3, [pc, #520]	; (8002144 <AUDIO_PLAYER_Process+0x220>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	3b03      	subs	r3, #3
 8001f3e:	2b0a      	cmp	r3, #10
 8001f40:	f200 80f8 	bhi.w	8002134 <AUDIO_PLAYER_Process+0x210>
 8001f44:	a201      	add	r2, pc, #4	; (adr r2, 8001f4c <AUDIO_PLAYER_Process+0x28>)
 8001f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f4a:	bf00      	nop
 8001f4c:	08001f79 	.word	0x08001f79
 8001f50:	08002135 	.word	0x08002135
 8001f54:	08002041 	.word	0x08002041
 8001f58:	0800208f 	.word	0x0800208f
 8001f5c:	08002135 	.word	0x08002135
 8001f60:	08002135 	.word	0x08002135
 8001f64:	0800202f 	.word	0x0800202f
 8001f68:	080020d1 	.word	0x080020d1
 8001f6c:	080020dd 	.word	0x080020dd
 8001f70:	080020e9 	.word	0x080020e9
 8001f74:	0800210f 	.word	0x0800210f
  {
  case AUDIO_STATE_PLAY:
    if(BufferCtl.fptr >= WaveFormat.FileSize)
 8001f78:	4b73      	ldr	r3, [pc, #460]	; (8002148 <AUDIO_PLAYER_Process+0x224>)
 8001f7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f7e:	685a      	ldr	r2, [r3, #4]
 8001f80:	4b72      	ldr	r3, [pc, #456]	; (800214c <AUDIO_PLAYER_Process+0x228>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d306      	bcc.n	8001f96 <AUDIO_PLAYER_Process+0x72>
    {
      AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8001f88:	2002      	movs	r0, #2
 8001f8a:	f7fe fb47 	bl	800061c <AUDIO_OUT_Stop>
      AUDIO_PLAYER_Start(idx);
 8001f8e:	79bb      	ldrb	r3, [r7, #6]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff ff67 	bl	8001e64 <AUDIO_PLAYER_Start>
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_HALF)
 8001f96:	4b6c      	ldr	r3, [pc, #432]	; (8002148 <AUDIO_PLAYER_Process+0x224>)
 8001f98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d11e      	bne.n	8001fe0 <AUDIO_PLAYER_Process+0xbc>
    {
      if(f_read(&WavFile, &BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 8001fa2:	f107 0308 	add.w	r3, r7, #8
 8001fa6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001faa:	4967      	ldr	r1, [pc, #412]	; (8002148 <AUDIO_PLAYER_Process+0x224>)
 8001fac:	4868      	ldr	r0, [pc, #416]	; (8002150 <AUDIO_PLAYER_Process+0x22c>)
 8001fae:	f00c fa77 	bl	800e4a0 <f_read>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d004      	beq.n	8001fc2 <AUDIO_PLAYER_Process+0x9e>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8001fb8:	2002      	movs	r0, #2
 8001fba:	f7fe fb2f 	bl	800061c <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e0bc      	b.n	800213c <AUDIO_PLAYER_Process+0x218>
      } 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 8001fc2:	4b61      	ldr	r3, [pc, #388]	; (8002148 <AUDIO_PLAYER_Process+0x224>)
 8001fc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8001fcc:	4b5e      	ldr	r3, [pc, #376]	; (8002148 <AUDIO_PLAYER_Process+0x224>)
 8001fce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	4a5b      	ldr	r2, [pc, #364]	; (8002148 <AUDIO_PLAYER_Process+0x224>)
 8001fda:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001fde:	6053      	str	r3, [r2, #4]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_FULL)
 8001fe0:	4b59      	ldr	r3, [pc, #356]	; (8002148 <AUDIO_PLAYER_Process+0x224>)
 8001fe2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	f040 80a5 	bne.w	8002138 <AUDIO_PLAYER_Process+0x214>
    {
      if(f_read(&WavFile, &BufferCtl.buff[AUDIO_OUT_BUFFER_SIZE /2], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 8001fee:	f107 0308 	add.w	r3, r7, #8
 8001ff2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ff6:	4957      	ldr	r1, [pc, #348]	; (8002154 <AUDIO_PLAYER_Process+0x230>)
 8001ff8:	4855      	ldr	r0, [pc, #340]	; (8002150 <AUDIO_PLAYER_Process+0x22c>)
 8001ffa:	f00c fa51 	bl	800e4a0 <f_read>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d004      	beq.n	800200e <AUDIO_PLAYER_Process+0xea>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002004:	2002      	movs	r0, #2
 8002006:	f7fe fb09 	bl	800061c <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 800200a:	2301      	movs	r3, #1
 800200c:	e096      	b.n	800213c <AUDIO_PLAYER_Process+0x218>
      } 
 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 800200e:	4b4e      	ldr	r3, [pc, #312]	; (8002148 <AUDIO_PLAYER_Process+0x224>)
 8002010:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002014:	2200      	movs	r2, #0
 8002016:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8002018:	4b4b      	ldr	r3, [pc, #300]	; (8002148 <AUDIO_PLAYER_Process+0x224>)
 800201a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	4413      	add	r3, r2
 8002024:	4a48      	ldr	r2, [pc, #288]	; (8002148 <AUDIO_PLAYER_Process+0x224>)
 8002026:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800202a:	6053      	str	r3, [r2, #4]
    }
    break;
 800202c:	e084      	b.n	8002138 <AUDIO_PLAYER_Process+0x214>
    
  case AUDIO_STATE_STOP:
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 800202e:	2002      	movs	r0, #2
 8002030:	f7fe faf4 	bl	800061c <AUDIO_OUT_Stop>
    AudioState = AUDIO_STATE_IDLE; 
 8002034:	4b43      	ldr	r3, [pc, #268]	; (8002144 <AUDIO_PLAYER_Process+0x220>)
 8002036:	2200      	movs	r2, #0
 8002038:	701a      	strb	r2, [r3, #0]
    audio_error = AUDIO_ERROR_IO;
 800203a:	2301      	movs	r3, #1
 800203c:	73fb      	strb	r3, [r7, #15]
    break;
 800203e:	e07c      	b.n	800213a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_NEXT:
    if(++FilePos >= AUDIO_GetWavObjectNumber())
 8002040:	4b45      	ldr	r3, [pc, #276]	; (8002158 <AUDIO_PLAYER_Process+0x234>)
 8002042:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002046:	b29b      	uxth	r3, r3
 8002048:	3301      	adds	r3, #1
 800204a:	b29b      	uxth	r3, r3
 800204c:	b21a      	sxth	r2, r3
 800204e:	4b42      	ldr	r3, [pc, #264]	; (8002158 <AUDIO_PLAYER_Process+0x234>)
 8002050:	801a      	strh	r2, [r3, #0]
 8002052:	4b41      	ldr	r3, [pc, #260]	; (8002158 <AUDIO_PLAYER_Process+0x234>)
 8002054:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002058:	461c      	mov	r4, r3
 800205a:	f7fe fea1 	bl	8000da0 <AUDIO_GetWavObjectNumber>
 800205e:	4603      	mov	r3, r0
 8002060:	429c      	cmp	r4, r3
 8002062:	db09      	blt.n	8002078 <AUDIO_PLAYER_Process+0x154>
    {
    	if (isLoop)
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <AUDIO_PLAYER_Process+0x14e>
    	{
    		FilePos = 0;
 800206a:	4b3b      	ldr	r3, [pc, #236]	; (8002158 <AUDIO_PLAYER_Process+0x234>)
 800206c:	2200      	movs	r2, #0
 800206e:	801a      	strh	r2, [r3, #0]
 8002070:	e002      	b.n	8002078 <AUDIO_PLAYER_Process+0x154>
    	}
    	else
    	{
    		AudioState =AUDIO_STATE_STOP;
 8002072:	4b34      	ldr	r3, [pc, #208]	; (8002144 <AUDIO_PLAYER_Process+0x220>)
 8002074:	2209      	movs	r2, #9
 8002076:	701a      	strb	r2, [r3, #0]
    	}
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002078:	2002      	movs	r0, #2
 800207a:	f7fe facf 	bl	800061c <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 800207e:	4b36      	ldr	r3, [pc, #216]	; (8002158 <AUDIO_PLAYER_Process+0x234>)
 8002080:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002084:	b2db      	uxtb	r3, r3
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff feec 	bl	8001e64 <AUDIO_PLAYER_Start>
    break;    
 800208c:	e055      	b.n	800213a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PREVIOUS:
    if(--FilePos < 0)
 800208e:	4b32      	ldr	r3, [pc, #200]	; (8002158 <AUDIO_PLAYER_Process+0x234>)
 8002090:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002094:	b29b      	uxth	r3, r3
 8002096:	3b01      	subs	r3, #1
 8002098:	b29b      	uxth	r3, r3
 800209a:	b21a      	sxth	r2, r3
 800209c:	4b2e      	ldr	r3, [pc, #184]	; (8002158 <AUDIO_PLAYER_Process+0x234>)
 800209e:	801a      	strh	r2, [r3, #0]
 80020a0:	4b2d      	ldr	r3, [pc, #180]	; (8002158 <AUDIO_PLAYER_Process+0x234>)
 80020a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	da07      	bge.n	80020ba <AUDIO_PLAYER_Process+0x196>
    {
      FilePos = AUDIO_GetWavObjectNumber() - 1;
 80020aa:	f7fe fe79 	bl	8000da0 <AUDIO_GetWavObjectNumber>
 80020ae:	4603      	mov	r3, r0
 80020b0:	3b01      	subs	r3, #1
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	b21a      	sxth	r2, r3
 80020b6:	4b28      	ldr	r3, [pc, #160]	; (8002158 <AUDIO_PLAYER_Process+0x234>)
 80020b8:	801a      	strh	r2, [r3, #0]
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80020ba:	2002      	movs	r0, #2
 80020bc:	f7fe faae 	bl	800061c <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 80020c0:	4b25      	ldr	r3, [pc, #148]	; (8002158 <AUDIO_PLAYER_Process+0x234>)
 80020c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff fecb 	bl	8001e64 <AUDIO_PLAYER_Start>
    break;   
 80020ce:	e034      	b.n	800213a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PAUSE:
    AUDIO_OUT_Pause();
 80020d0:	f7fe fa78 	bl	80005c4 <AUDIO_OUT_Pause>
    AudioState = AUDIO_STATE_WAIT;
 80020d4:	4b1b      	ldr	r3, [pc, #108]	; (8002144 <AUDIO_PLAYER_Process+0x220>)
 80020d6:	2201      	movs	r2, #1
 80020d8:	701a      	strb	r2, [r3, #0]
    break;
 80020da:	e02e      	b.n	800213a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_RESUME:
    AUDIO_OUT_Resume();
 80020dc:	f7fe fa88 	bl	80005f0 <AUDIO_OUT_Resume>
    AudioState = AUDIO_STATE_PLAY;
 80020e0:	4b18      	ldr	r3, [pc, #96]	; (8002144 <AUDIO_PLAYER_Process+0x220>)
 80020e2:	2203      	movs	r2, #3
 80020e4:	701a      	strb	r2, [r3, #0]
    break;
 80020e6:	e028      	b.n	800213a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_UP: 
    if( uwVolume <= 90)
 80020e8:	4b1c      	ldr	r3, [pc, #112]	; (800215c <AUDIO_PLAYER_Process+0x238>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b5a      	cmp	r3, #90	; 0x5a
 80020ee:	d804      	bhi.n	80020fa <AUDIO_PLAYER_Process+0x1d6>
    {
      uwVolume += 10;
 80020f0:	4b1a      	ldr	r3, [pc, #104]	; (800215c <AUDIO_PLAYER_Process+0x238>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	330a      	adds	r3, #10
 80020f6:	4a19      	ldr	r2, [pc, #100]	; (800215c <AUDIO_PLAYER_Process+0x238>)
 80020f8:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 80020fa:	4b18      	ldr	r3, [pc, #96]	; (800215c <AUDIO_PLAYER_Process+0x238>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	4618      	mov	r0, r3
 8002102:	f7fe fab3 	bl	800066c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8002106:	4b0f      	ldr	r3, [pc, #60]	; (8002144 <AUDIO_PLAYER_Process+0x220>)
 8002108:	2203      	movs	r2, #3
 800210a:	701a      	strb	r2, [r3, #0]
    break;
 800210c:	e015      	b.n	800213a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_DOWN:    
    if( uwVolume >= 10)
 800210e:	4b13      	ldr	r3, [pc, #76]	; (800215c <AUDIO_PLAYER_Process+0x238>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	2b09      	cmp	r3, #9
 8002114:	d904      	bls.n	8002120 <AUDIO_PLAYER_Process+0x1fc>
    {
      uwVolume -= 10;
 8002116:	4b11      	ldr	r3, [pc, #68]	; (800215c <AUDIO_PLAYER_Process+0x238>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	3b0a      	subs	r3, #10
 800211c:	4a0f      	ldr	r2, [pc, #60]	; (800215c <AUDIO_PLAYER_Process+0x238>)
 800211e:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8002120:	4b0e      	ldr	r3, [pc, #56]	; (800215c <AUDIO_PLAYER_Process+0x238>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	b2db      	uxtb	r3, r3
 8002126:	4618      	mov	r0, r3
 8002128:	f7fe faa0 	bl	800066c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 800212c:	4b05      	ldr	r3, [pc, #20]	; (8002144 <AUDIO_PLAYER_Process+0x220>)
 800212e:	2203      	movs	r2, #3
 8002130:	701a      	strb	r2, [r3, #0]
    break;
 8002132:	e002      	b.n	800213a <AUDIO_PLAYER_Process+0x216>
  case AUDIO_STATE_WAIT:
  case AUDIO_STATE_IDLE:
  case AUDIO_STATE_INIT:    
  default:
    /* Do Nothing */
    break;
 8002134:	bf00      	nop
 8002136:	e000      	b.n	800213a <AUDIO_PLAYER_Process+0x216>
    break;
 8002138:	bf00      	nop
  }
  return audio_error;
 800213a:	7bfb      	ldrb	r3, [r7, #15]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3714      	adds	r7, #20
 8002140:	46bd      	mov	sp, r7
 8002142:	bd90      	pop	{r4, r7, pc}
 8002144:	2000136c 	.word	0x2000136c
 8002148:	20000364 	.word	0x20000364
 800214c:	2000174c 	.word	0x2000174c
 8002150:	20001778 	.word	0x20001778
 8002154:	20000b64 	.word	0x20000b64
 8002158:	2000136e 	.word	0x2000136e
 800215c:	2000006c 	.word	0x2000006c

08002160 <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8002164:	4b06      	ldr	r3, [pc, #24]	; (8002180 <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b03      	cmp	r3, #3
 800216a:	d104      	bne.n	8002176 <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 800216c:	4b05      	ldr	r3, [pc, #20]	; (8002184 <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 800216e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002172:	2202      	movs	r2, #2
 8002174:	701a      	strb	r2, [r3, #0]
  }
}
 8002176:	bf00      	nop
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	2000136c 	.word	0x2000136c
 8002184:	20000364 	.word	0x20000364

08002188 <AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 800218c:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b03      	cmp	r3, #3
 8002192:	d104      	bne.n	800219e <AUDIO_OUT_HalfTransfer_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_HALF;
 8002194:	4b05      	ldr	r3, [pc, #20]	; (80021ac <AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8002196:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800219a:	2201      	movs	r2, #1
 800219c:	701a      	strb	r2, [r3, #0]
  }
}
 800219e:	bf00      	nop
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	2000136c 	.word	0x2000136c
 80021ac:	20000364 	.word	0x20000364

080021b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80021b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80021b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80021b6:	e003      	b.n	80021c0 <LoopCopyDataInit>

080021b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80021ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80021bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80021be:	3104      	adds	r1, #4

080021c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80021c0:	480b      	ldr	r0, [pc, #44]	; (80021f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80021c2:	4b0c      	ldr	r3, [pc, #48]	; (80021f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80021c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80021c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80021c8:	d3f6      	bcc.n	80021b8 <CopyDataInit>
  ldr  r2, =_sbss
 80021ca:	4a0b      	ldr	r2, [pc, #44]	; (80021f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80021cc:	e002      	b.n	80021d4 <LoopFillZerobss>

080021ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80021ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80021d0:	f842 3b04 	str.w	r3, [r2], #4

080021d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80021d4:	4b09      	ldr	r3, [pc, #36]	; (80021fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80021d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80021d8:	d3f9      	bcc.n	80021ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021da:	f7ff fe15 	bl	8001e08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021de:	f00d fb83 	bl	800f8e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021e2:	f7ff fc17 	bl	8001a14 <main>
  bx  lr    
 80021e6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80021e8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80021ec:	0800ff38 	.word	0x0800ff38
  ldr  r0, =_sdata
 80021f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80021f4:	200000e8 	.word	0x200000e8
  ldr  r2, =_sbss
 80021f8:	200000e8 	.word	0x200000e8
  ldr  r3, = _ebss
 80021fc:	20002644 	.word	0x20002644

08002200 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002200:	e7fe      	b.n	8002200 <ADC_IRQHandler>
	...

08002204 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002208:	4b0e      	ldr	r3, [pc, #56]	; (8002244 <HAL_Init+0x40>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a0d      	ldr	r2, [pc, #52]	; (8002244 <HAL_Init+0x40>)
 800220e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002212:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002214:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <HAL_Init+0x40>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a0a      	ldr	r2, [pc, #40]	; (8002244 <HAL_Init+0x40>)
 800221a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800221e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002220:	4b08      	ldr	r3, [pc, #32]	; (8002244 <HAL_Init+0x40>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a07      	ldr	r2, [pc, #28]	; (8002244 <HAL_Init+0x40>)
 8002226:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800222a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800222c:	2003      	movs	r0, #3
 800222e:	f000 f94f 	bl	80024d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002232:	2000      	movs	r0, #0
 8002234:	f000 f808 	bl	8002248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002238:	f7ff fd34 	bl	8001ca4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40023c00 	.word	0x40023c00

08002248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002250:	4b12      	ldr	r3, [pc, #72]	; (800229c <HAL_InitTick+0x54>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4b12      	ldr	r3, [pc, #72]	; (80022a0 <HAL_InitTick+0x58>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	4619      	mov	r1, r3
 800225a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800225e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002262:	fbb2 f3f3 	udiv	r3, r2, r3
 8002266:	4618      	mov	r0, r3
 8002268:	f000 f967 	bl	800253a <HAL_SYSTICK_Config>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e00e      	b.n	8002294 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b0f      	cmp	r3, #15
 800227a:	d80a      	bhi.n	8002292 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800227c:	2200      	movs	r2, #0
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	f04f 30ff 	mov.w	r0, #4294967295
 8002284:	f000 f92f 	bl	80024e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002288:	4a06      	ldr	r2, [pc, #24]	; (80022a4 <HAL_InitTick+0x5c>)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800228e:	2300      	movs	r3, #0
 8002290:	e000      	b.n	8002294 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
}
 8002294:	4618      	mov	r0, r3
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20000068 	.word	0x20000068
 80022a0:	20000074 	.word	0x20000074
 80022a4:	20000070 	.word	0x20000070

080022a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022ac:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <HAL_IncTick+0x20>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	461a      	mov	r2, r3
 80022b2:	4b06      	ldr	r3, [pc, #24]	; (80022cc <HAL_IncTick+0x24>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4413      	add	r3, r2
 80022b8:	4a04      	ldr	r2, [pc, #16]	; (80022cc <HAL_IncTick+0x24>)
 80022ba:	6013      	str	r3, [r2, #0]
}
 80022bc:	bf00      	nop
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	20000074 	.word	0x20000074
 80022cc:	200019a8 	.word	0x200019a8

080022d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  return uwTick;
 80022d4:	4b03      	ldr	r3, [pc, #12]	; (80022e4 <HAL_GetTick+0x14>)
 80022d6:	681b      	ldr	r3, [r3, #0]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	200019a8 	.word	0x200019a8

080022e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022f0:	f7ff ffee 	bl	80022d0 <HAL_GetTick>
 80022f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002300:	d005      	beq.n	800230e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002302:	4b0a      	ldr	r3, [pc, #40]	; (800232c <HAL_Delay+0x44>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	461a      	mov	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	4413      	add	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800230e:	bf00      	nop
 8002310:	f7ff ffde 	bl	80022d0 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	68fa      	ldr	r2, [r7, #12]
 800231c:	429a      	cmp	r2, r3
 800231e:	d8f7      	bhi.n	8002310 <HAL_Delay+0x28>
  {
  }
}
 8002320:	bf00      	nop
 8002322:	bf00      	nop
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000074 	.word	0x20000074

08002330 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002340:	4b0c      	ldr	r3, [pc, #48]	; (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002346:	68ba      	ldr	r2, [r7, #8]
 8002348:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800234c:	4013      	ands	r3, r2
 800234e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002358:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800235c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002362:	4a04      	ldr	r2, [pc, #16]	; (8002374 <__NVIC_SetPriorityGrouping+0x44>)
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	60d3      	str	r3, [r2, #12]
}
 8002368:	bf00      	nop
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800237c:	4b04      	ldr	r3, [pc, #16]	; (8002390 <__NVIC_GetPriorityGrouping+0x18>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	0a1b      	lsrs	r3, r3, #8
 8002382:	f003 0307 	and.w	r3, r3, #7
}
 8002386:	4618      	mov	r0, r3
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800239e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	db0b      	blt.n	80023be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	f003 021f 	and.w	r2, r3, #31
 80023ac:	4907      	ldr	r1, [pc, #28]	; (80023cc <__NVIC_EnableIRQ+0x38>)
 80023ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b2:	095b      	lsrs	r3, r3, #5
 80023b4:	2001      	movs	r0, #1
 80023b6:	fa00 f202 	lsl.w	r2, r0, r2
 80023ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023be:	bf00      	nop
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	e000e100 	.word	0xe000e100

080023d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	6039      	str	r1, [r7, #0]
 80023da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	db0a      	blt.n	80023fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	b2da      	uxtb	r2, r3
 80023e8:	490c      	ldr	r1, [pc, #48]	; (800241c <__NVIC_SetPriority+0x4c>)
 80023ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ee:	0112      	lsls	r2, r2, #4
 80023f0:	b2d2      	uxtb	r2, r2
 80023f2:	440b      	add	r3, r1
 80023f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023f8:	e00a      	b.n	8002410 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	b2da      	uxtb	r2, r3
 80023fe:	4908      	ldr	r1, [pc, #32]	; (8002420 <__NVIC_SetPriority+0x50>)
 8002400:	79fb      	ldrb	r3, [r7, #7]
 8002402:	f003 030f 	and.w	r3, r3, #15
 8002406:	3b04      	subs	r3, #4
 8002408:	0112      	lsls	r2, r2, #4
 800240a:	b2d2      	uxtb	r2, r2
 800240c:	440b      	add	r3, r1
 800240e:	761a      	strb	r2, [r3, #24]
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	e000e100 	.word	0xe000e100
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002424:	b480      	push	{r7}
 8002426:	b089      	sub	sp, #36	; 0x24
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	f1c3 0307 	rsb	r3, r3, #7
 800243e:	2b04      	cmp	r3, #4
 8002440:	bf28      	it	cs
 8002442:	2304      	movcs	r3, #4
 8002444:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	3304      	adds	r3, #4
 800244a:	2b06      	cmp	r3, #6
 800244c:	d902      	bls.n	8002454 <NVIC_EncodePriority+0x30>
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	3b03      	subs	r3, #3
 8002452:	e000      	b.n	8002456 <NVIC_EncodePriority+0x32>
 8002454:	2300      	movs	r3, #0
 8002456:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002458:	f04f 32ff 	mov.w	r2, #4294967295
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43da      	mvns	r2, r3
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	401a      	ands	r2, r3
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800246c:	f04f 31ff 	mov.w	r1, #4294967295
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	fa01 f303 	lsl.w	r3, r1, r3
 8002476:	43d9      	mvns	r1, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800247c:	4313      	orrs	r3, r2
         );
}
 800247e:	4618      	mov	r0, r3
 8002480:	3724      	adds	r7, #36	; 0x24
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
	...

0800248c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	3b01      	subs	r3, #1
 8002498:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800249c:	d301      	bcc.n	80024a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800249e:	2301      	movs	r3, #1
 80024a0:	e00f      	b.n	80024c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024a2:	4a0a      	ldr	r2, [pc, #40]	; (80024cc <SysTick_Config+0x40>)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024aa:	210f      	movs	r1, #15
 80024ac:	f04f 30ff 	mov.w	r0, #4294967295
 80024b0:	f7ff ff8e 	bl	80023d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024b4:	4b05      	ldr	r3, [pc, #20]	; (80024cc <SysTick_Config+0x40>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ba:	4b04      	ldr	r3, [pc, #16]	; (80024cc <SysTick_Config+0x40>)
 80024bc:	2207      	movs	r2, #7
 80024be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	e000e010 	.word	0xe000e010

080024d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f7ff ff29 	bl	8002330 <__NVIC_SetPriorityGrouping>
}
 80024de:	bf00      	nop
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b086      	sub	sp, #24
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	4603      	mov	r3, r0
 80024ee:	60b9      	str	r1, [r7, #8]
 80024f0:	607a      	str	r2, [r7, #4]
 80024f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024f8:	f7ff ff3e 	bl	8002378 <__NVIC_GetPriorityGrouping>
 80024fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	68b9      	ldr	r1, [r7, #8]
 8002502:	6978      	ldr	r0, [r7, #20]
 8002504:	f7ff ff8e 	bl	8002424 <NVIC_EncodePriority>
 8002508:	4602      	mov	r2, r0
 800250a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800250e:	4611      	mov	r1, r2
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff ff5d 	bl	80023d0 <__NVIC_SetPriority>
}
 8002516:	bf00      	nop
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b082      	sub	sp, #8
 8002522:	af00      	add	r7, sp, #0
 8002524:	4603      	mov	r3, r0
 8002526:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff ff31 	bl	8002394 <__NVIC_EnableIRQ>
}
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b082      	sub	sp, #8
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7ff ffa2 	bl	800248c <SysTick_Config>
 8002548:	4603      	mov	r3, r0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
	...

08002554 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002560:	f7ff feb6 	bl	80022d0 <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d101      	bne.n	8002570 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e099      	b.n	80026a4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2202      	movs	r2, #2
 8002574:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f022 0201 	bic.w	r2, r2, #1
 800258e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002590:	e00f      	b.n	80025b2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002592:	f7ff fe9d 	bl	80022d0 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b05      	cmp	r3, #5
 800259e:	d908      	bls.n	80025b2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2220      	movs	r2, #32
 80025a4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2203      	movs	r2, #3
 80025aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e078      	b.n	80026a4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1e8      	bne.n	8002592 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	4b38      	ldr	r3, [pc, #224]	; (80026ac <HAL_DMA_Init+0x158>)
 80025cc:	4013      	ands	r3, r2
 80025ce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025fe:	697a      	ldr	r2, [r7, #20]
 8002600:	4313      	orrs	r3, r2
 8002602:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002608:	2b04      	cmp	r3, #4
 800260a:	d107      	bne.n	800261c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002614:	4313      	orrs	r3, r2
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	4313      	orrs	r3, r2
 800261a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	f023 0307 	bic.w	r3, r3, #7
 8002632:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	4313      	orrs	r3, r2
 800263c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002642:	2b04      	cmp	r3, #4
 8002644:	d117      	bne.n	8002676 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	4313      	orrs	r3, r2
 800264e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002654:	2b00      	cmp	r3, #0
 8002656:	d00e      	beq.n	8002676 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 fb3d 	bl	8002cd8 <DMA_CheckFifoParam>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d008      	beq.n	8002676 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2240      	movs	r2, #64	; 0x40
 8002668:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2201      	movs	r2, #1
 800266e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002672:	2301      	movs	r3, #1
 8002674:	e016      	b.n	80026a4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	697a      	ldr	r2, [r7, #20]
 800267c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 faf4 	bl	8002c6c <DMA_CalcBaseAndBitshift>
 8002684:	4603      	mov	r3, r0
 8002686:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800268c:	223f      	movs	r2, #63	; 0x3f
 800268e:	409a      	lsls	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	f010803f 	.word	0xf010803f

080026b0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e050      	b.n	8002764 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d101      	bne.n	80026d2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80026ce:	2302      	movs	r3, #2
 80026d0:	e048      	b.n	8002764 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 0201 	bic.w	r2, r2, #1
 80026e0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2200      	movs	r2, #0
 80026f0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2200      	movs	r2, #0
 80026f8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2200      	movs	r2, #0
 8002700:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2200      	movs	r2, #0
 8002708:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2221      	movs	r2, #33	; 0x21
 8002710:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 faaa 	bl	8002c6c <DMA_CalcBaseAndBitshift>
 8002718:	4603      	mov	r3, r0
 800271a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002744:	223f      	movs	r2, #63	; 0x3f
 8002746:	409a      	lsls	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
 8002778:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800277a:	2300      	movs	r3, #0
 800277c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002782:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800278a:	2b01      	cmp	r3, #1
 800278c:	d101      	bne.n	8002792 <HAL_DMA_Start_IT+0x26>
 800278e:	2302      	movs	r3, #2
 8002790:	e040      	b.n	8002814 <HAL_DMA_Start_IT+0xa8>
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d12f      	bne.n	8002806 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2202      	movs	r2, #2
 80027aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2200      	movs	r2, #0
 80027b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	68b9      	ldr	r1, [r7, #8]
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f000 fa28 	bl	8002c10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c4:	223f      	movs	r2, #63	; 0x3f
 80027c6:	409a      	lsls	r2, r3
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f042 0216 	orr.w	r2, r2, #22
 80027da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d007      	beq.n	80027f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f042 0208 	orr.w	r2, r2, #8
 80027f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	e005      	b.n	8002812 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800280e:	2302      	movs	r3, #2
 8002810:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002812:	7dfb      	ldrb	r3, [r7, #23]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3718      	adds	r7, #24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002828:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800282a:	f7ff fd51 	bl	80022d0 <HAL_GetTick>
 800282e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002836:	b2db      	uxtb	r3, r3
 8002838:	2b02      	cmp	r3, #2
 800283a:	d008      	beq.n	800284e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2280      	movs	r2, #128	; 0x80
 8002840:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e052      	b.n	80028f4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f022 0216 	bic.w	r2, r2, #22
 800285c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	695a      	ldr	r2, [r3, #20]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800286c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	2b00      	cmp	r3, #0
 8002874:	d103      	bne.n	800287e <HAL_DMA_Abort+0x62>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800287a:	2b00      	cmp	r3, #0
 800287c:	d007      	beq.n	800288e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f022 0208 	bic.w	r2, r2, #8
 800288c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 0201 	bic.w	r2, r2, #1
 800289c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800289e:	e013      	b.n	80028c8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028a0:	f7ff fd16 	bl	80022d0 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b05      	cmp	r3, #5
 80028ac:	d90c      	bls.n	80028c8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2220      	movs	r2, #32
 80028b2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2203      	movs	r2, #3
 80028b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e015      	b.n	80028f4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1e4      	bne.n	80028a0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028da:	223f      	movs	r2, #63	; 0x3f
 80028dc:	409a      	lsls	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002904:	2300      	movs	r3, #0
 8002906:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002908:	4b8e      	ldr	r3, [pc, #568]	; (8002b44 <HAL_DMA_IRQHandler+0x248>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a8e      	ldr	r2, [pc, #568]	; (8002b48 <HAL_DMA_IRQHandler+0x24c>)
 800290e:	fba2 2303 	umull	r2, r3, r2, r3
 8002912:	0a9b      	lsrs	r3, r3, #10
 8002914:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800291a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002926:	2208      	movs	r2, #8
 8002928:	409a      	lsls	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4013      	ands	r3, r2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d01a      	beq.n	8002968 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b00      	cmp	r3, #0
 800293e:	d013      	beq.n	8002968 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 0204 	bic.w	r2, r2, #4
 800294e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002954:	2208      	movs	r2, #8
 8002956:	409a      	lsls	r2, r3
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002960:	f043 0201 	orr.w	r2, r3, #1
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800296c:	2201      	movs	r2, #1
 800296e:	409a      	lsls	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4013      	ands	r3, r2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d012      	beq.n	800299e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00b      	beq.n	800299e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800298a:	2201      	movs	r2, #1
 800298c:	409a      	lsls	r2, r3
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002996:	f043 0202 	orr.w	r2, r3, #2
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029a2:	2204      	movs	r2, #4
 80029a4:	409a      	lsls	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	4013      	ands	r3, r2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d012      	beq.n	80029d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00b      	beq.n	80029d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c0:	2204      	movs	r2, #4
 80029c2:	409a      	lsls	r2, r3
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029cc:	f043 0204 	orr.w	r2, r3, #4
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d8:	2210      	movs	r2, #16
 80029da:	409a      	lsls	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4013      	ands	r3, r2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d043      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d03c      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f6:	2210      	movs	r2, #16
 80029f8:	409a      	lsls	r2, r3
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d018      	beq.n	8002a3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d108      	bne.n	8002a2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d024      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	4798      	blx	r3
 8002a2a:	e01f      	b.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01b      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	4798      	blx	r3
 8002a3c:	e016      	b.n	8002a6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d107      	bne.n	8002a5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0208 	bic.w	r2, r2, #8
 8002a5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d003      	beq.n	8002a6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a70:	2220      	movs	r2, #32
 8002a72:	409a      	lsls	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4013      	ands	r3, r2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f000 808f 	beq.w	8002b9c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0310 	and.w	r3, r3, #16
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 8087 	beq.w	8002b9c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a92:	2220      	movs	r2, #32
 8002a94:	409a      	lsls	r2, r3
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b05      	cmp	r3, #5
 8002aa4:	d136      	bne.n	8002b14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 0216 	bic.w	r2, r2, #22
 8002ab4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	695a      	ldr	r2, [r3, #20]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ac4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d103      	bne.n	8002ad6 <HAL_DMA_IRQHandler+0x1da>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d007      	beq.n	8002ae6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0208 	bic.w	r2, r2, #8
 8002ae4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aea:	223f      	movs	r2, #63	; 0x3f
 8002aec:	409a      	lsls	r2, r3
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d07e      	beq.n	8002c08 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	4798      	blx	r3
        }
        return;
 8002b12:	e079      	b.n	8002c08 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d01d      	beq.n	8002b5e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d10d      	bne.n	8002b4c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d031      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	4798      	blx	r3
 8002b40:	e02c      	b.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
 8002b42:	bf00      	nop
 8002b44:	20000068 	.word	0x20000068
 8002b48:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d023      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	4798      	blx	r3
 8002b5c:	e01e      	b.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10f      	bne.n	8002b8c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f022 0210 	bic.w	r2, r2, #16
 8002b7a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d032      	beq.n	8002c0a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ba8:	f003 0301 	and.w	r3, r3, #1
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d022      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2205      	movs	r2, #5
 8002bb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f022 0201 	bic.w	r2, r2, #1
 8002bc6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	60bb      	str	r3, [r7, #8]
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d307      	bcc.n	8002be4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1f2      	bne.n	8002bc8 <HAL_DMA_IRQHandler+0x2cc>
 8002be2:	e000      	b.n	8002be6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002be4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d005      	beq.n	8002c0a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	4798      	blx	r3
 8002c06:	e000      	b.n	8002c0a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c08:	bf00      	nop
    }
  }
}
 8002c0a:	3718      	adds	r7, #24
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b085      	sub	sp, #20
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
 8002c1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	2b40      	cmp	r3, #64	; 0x40
 8002c3c:	d108      	bne.n	8002c50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68ba      	ldr	r2, [r7, #8]
 8002c4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c4e:	e007      	b.n	8002c60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	60da      	str	r2, [r3, #12]
}
 8002c60:	bf00      	nop
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	3b10      	subs	r3, #16
 8002c7c:	4a14      	ldr	r2, [pc, #80]	; (8002cd0 <DMA_CalcBaseAndBitshift+0x64>)
 8002c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c82:	091b      	lsrs	r3, r3, #4
 8002c84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c86:	4a13      	ldr	r2, [pc, #76]	; (8002cd4 <DMA_CalcBaseAndBitshift+0x68>)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2b03      	cmp	r3, #3
 8002c98:	d909      	bls.n	8002cae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ca2:	f023 0303 	bic.w	r3, r3, #3
 8002ca6:	1d1a      	adds	r2, r3, #4
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	659a      	str	r2, [r3, #88]	; 0x58
 8002cac:	e007      	b.n	8002cbe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cb6:	f023 0303 	bic.w	r3, r3, #3
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	aaaaaaab 	.word	0xaaaaaaab
 8002cd4:	0800facc 	.word	0x0800facc

08002cd8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	699b      	ldr	r3, [r3, #24]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d11f      	bne.n	8002d32 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	2b03      	cmp	r3, #3
 8002cf6:	d856      	bhi.n	8002da6 <DMA_CheckFifoParam+0xce>
 8002cf8:	a201      	add	r2, pc, #4	; (adr r2, 8002d00 <DMA_CheckFifoParam+0x28>)
 8002cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cfe:	bf00      	nop
 8002d00:	08002d11 	.word	0x08002d11
 8002d04:	08002d23 	.word	0x08002d23
 8002d08:	08002d11 	.word	0x08002d11
 8002d0c:	08002da7 	.word	0x08002da7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d046      	beq.n	8002daa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d20:	e043      	b.n	8002daa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d26:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d2a:	d140      	bne.n	8002dae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d30:	e03d      	b.n	8002dae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d3a:	d121      	bne.n	8002d80 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	2b03      	cmp	r3, #3
 8002d40:	d837      	bhi.n	8002db2 <DMA_CheckFifoParam+0xda>
 8002d42:	a201      	add	r2, pc, #4	; (adr r2, 8002d48 <DMA_CheckFifoParam+0x70>)
 8002d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d48:	08002d59 	.word	0x08002d59
 8002d4c:	08002d5f 	.word	0x08002d5f
 8002d50:	08002d59 	.word	0x08002d59
 8002d54:	08002d71 	.word	0x08002d71
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d5c:	e030      	b.n	8002dc0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d025      	beq.n	8002db6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d6e:	e022      	b.n	8002db6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d74:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d78:	d11f      	bne.n	8002dba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d7e:	e01c      	b.n	8002dba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d903      	bls.n	8002d8e <DMA_CheckFifoParam+0xb6>
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	2b03      	cmp	r3, #3
 8002d8a:	d003      	beq.n	8002d94 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d8c:	e018      	b.n	8002dc0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	73fb      	strb	r3, [r7, #15]
      break;
 8002d92:	e015      	b.n	8002dc0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00e      	beq.n	8002dbe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	73fb      	strb	r3, [r7, #15]
      break;
 8002da4:	e00b      	b.n	8002dbe <DMA_CheckFifoParam+0xe6>
      break;
 8002da6:	bf00      	nop
 8002da8:	e00a      	b.n	8002dc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002daa:	bf00      	nop
 8002dac:	e008      	b.n	8002dc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dae:	bf00      	nop
 8002db0:	e006      	b.n	8002dc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002db2:	bf00      	nop
 8002db4:	e004      	b.n	8002dc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002db6:	bf00      	nop
 8002db8:	e002      	b.n	8002dc0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002dba:	bf00      	nop
 8002dbc:	e000      	b.n	8002dc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dbe:	bf00      	nop
    }
  } 
  
  return status; 
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3714      	adds	r7, #20
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop

08002dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b089      	sub	sp, #36	; 0x24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002de2:	2300      	movs	r3, #0
 8002de4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002de6:	2300      	movs	r3, #0
 8002de8:	61fb      	str	r3, [r7, #28]
 8002dea:	e159      	b.n	80030a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dec:	2201      	movs	r2, #1
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	697a      	ldr	r2, [r7, #20]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	f040 8148 	bne.w	800309a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d005      	beq.n	8002e22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d130      	bne.n	8002e84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	2203      	movs	r2, #3
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	43db      	mvns	r3, r3
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	4013      	ands	r3, r2
 8002e38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	68da      	ldr	r2, [r3, #12]
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	005b      	lsls	r3, r3, #1
 8002e42:	fa02 f303 	lsl.w	r3, r2, r3
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e58:	2201      	movs	r2, #1
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	4013      	ands	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	091b      	lsrs	r3, r3, #4
 8002e6e:	f003 0201 	and.w	r2, r3, #1
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f003 0303 	and.w	r3, r3, #3
 8002e8c:	2b03      	cmp	r3, #3
 8002e8e:	d017      	beq.n	8002ec0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	2203      	movs	r2, #3
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	69ba      	ldr	r2, [r7, #24]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	689a      	ldr	r2, [r3, #8]
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f003 0303 	and.w	r3, r3, #3
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d123      	bne.n	8002f14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	08da      	lsrs	r2, r3, #3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3208      	adds	r2, #8
 8002ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	f003 0307 	and.w	r3, r3, #7
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	220f      	movs	r2, #15
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	691a      	ldr	r2, [r3, #16]
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	f003 0307 	and.w	r3, r3, #7
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	08da      	lsrs	r2, r3, #3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	3208      	adds	r2, #8
 8002f0e:	69b9      	ldr	r1, [r7, #24]
 8002f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	2203      	movs	r2, #3
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43db      	mvns	r3, r3
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 0203 	and.w	r2, r3, #3
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 80a2 	beq.w	800309a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f56:	2300      	movs	r3, #0
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	4b57      	ldr	r3, [pc, #348]	; (80030b8 <HAL_GPIO_Init+0x2e8>)
 8002f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f5e:	4a56      	ldr	r2, [pc, #344]	; (80030b8 <HAL_GPIO_Init+0x2e8>)
 8002f60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f64:	6453      	str	r3, [r2, #68]	; 0x44
 8002f66:	4b54      	ldr	r3, [pc, #336]	; (80030b8 <HAL_GPIO_Init+0x2e8>)
 8002f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f6e:	60fb      	str	r3, [r7, #12]
 8002f70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f72:	4a52      	ldr	r2, [pc, #328]	; (80030bc <HAL_GPIO_Init+0x2ec>)
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	089b      	lsrs	r3, r3, #2
 8002f78:	3302      	adds	r3, #2
 8002f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	f003 0303 	and.w	r3, r3, #3
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	220f      	movs	r2, #15
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	4013      	ands	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a49      	ldr	r2, [pc, #292]	; (80030c0 <HAL_GPIO_Init+0x2f0>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d019      	beq.n	8002fd2 <HAL_GPIO_Init+0x202>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a48      	ldr	r2, [pc, #288]	; (80030c4 <HAL_GPIO_Init+0x2f4>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d013      	beq.n	8002fce <HAL_GPIO_Init+0x1fe>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a47      	ldr	r2, [pc, #284]	; (80030c8 <HAL_GPIO_Init+0x2f8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d00d      	beq.n	8002fca <HAL_GPIO_Init+0x1fa>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a46      	ldr	r2, [pc, #280]	; (80030cc <HAL_GPIO_Init+0x2fc>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d007      	beq.n	8002fc6 <HAL_GPIO_Init+0x1f6>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a45      	ldr	r2, [pc, #276]	; (80030d0 <HAL_GPIO_Init+0x300>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d101      	bne.n	8002fc2 <HAL_GPIO_Init+0x1f2>
 8002fbe:	2304      	movs	r3, #4
 8002fc0:	e008      	b.n	8002fd4 <HAL_GPIO_Init+0x204>
 8002fc2:	2307      	movs	r3, #7
 8002fc4:	e006      	b.n	8002fd4 <HAL_GPIO_Init+0x204>
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e004      	b.n	8002fd4 <HAL_GPIO_Init+0x204>
 8002fca:	2302      	movs	r3, #2
 8002fcc:	e002      	b.n	8002fd4 <HAL_GPIO_Init+0x204>
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e000      	b.n	8002fd4 <HAL_GPIO_Init+0x204>
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	69fa      	ldr	r2, [r7, #28]
 8002fd6:	f002 0203 	and.w	r2, r2, #3
 8002fda:	0092      	lsls	r2, r2, #2
 8002fdc:	4093      	lsls	r3, r2
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fe4:	4935      	ldr	r1, [pc, #212]	; (80030bc <HAL_GPIO_Init+0x2ec>)
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	089b      	lsrs	r3, r3, #2
 8002fea:	3302      	adds	r3, #2
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ff2:	4b38      	ldr	r3, [pc, #224]	; (80030d4 <HAL_GPIO_Init+0x304>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	43db      	mvns	r3, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4013      	ands	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d003      	beq.n	8003016 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	4313      	orrs	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003016:	4a2f      	ldr	r2, [pc, #188]	; (80030d4 <HAL_GPIO_Init+0x304>)
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800301c:	4b2d      	ldr	r3, [pc, #180]	; (80030d4 <HAL_GPIO_Init+0x304>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	43db      	mvns	r3, r3
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	4013      	ands	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d003      	beq.n	8003040 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	4313      	orrs	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003040:	4a24      	ldr	r2, [pc, #144]	; (80030d4 <HAL_GPIO_Init+0x304>)
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003046:	4b23      	ldr	r3, [pc, #140]	; (80030d4 <HAL_GPIO_Init+0x304>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	43db      	mvns	r3, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4013      	ands	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800306a:	4a1a      	ldr	r2, [pc, #104]	; (80030d4 <HAL_GPIO_Init+0x304>)
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003070:	4b18      	ldr	r3, [pc, #96]	; (80030d4 <HAL_GPIO_Init+0x304>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	43db      	mvns	r3, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4013      	ands	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d003      	beq.n	8003094 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	4313      	orrs	r3, r2
 8003092:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003094:	4a0f      	ldr	r2, [pc, #60]	; (80030d4 <HAL_GPIO_Init+0x304>)
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	3301      	adds	r3, #1
 800309e:	61fb      	str	r3, [r7, #28]
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	2b0f      	cmp	r3, #15
 80030a4:	f67f aea2 	bls.w	8002dec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030a8:	bf00      	nop
 80030aa:	bf00      	nop
 80030ac:	3724      	adds	r7, #36	; 0x24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	40023800 	.word	0x40023800
 80030bc:	40013800 	.word	0x40013800
 80030c0:	40020000 	.word	0x40020000
 80030c4:	40020400 	.word	0x40020400
 80030c8:	40020800 	.word	0x40020800
 80030cc:	40020c00 	.word	0x40020c00
 80030d0:	40021000 	.word	0x40021000
 80030d4:	40013c00 	.word	0x40013c00

080030d8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80030d8:	b480      	push	{r7}
 80030da:	b087      	sub	sp, #28
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030e2:	2300      	movs	r3, #0
 80030e4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80030e6:	2300      	movs	r3, #0
 80030e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80030ea:	2300      	movs	r3, #0
 80030ec:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030ee:	2300      	movs	r3, #0
 80030f0:	617b      	str	r3, [r7, #20]
 80030f2:	e0bb      	b.n	800326c <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030f4:	2201      	movs	r2, #1
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	fa02 f303 	lsl.w	r3, r2, r3
 80030fc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80030fe:	683a      	ldr	r2, [r7, #0]
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	4013      	ands	r3, r2
 8003104:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003106:	68fa      	ldr	r2, [r7, #12]
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	429a      	cmp	r2, r3
 800310c:	f040 80ab 	bne.w	8003266 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003110:	4a5c      	ldr	r2, [pc, #368]	; (8003284 <HAL_GPIO_DeInit+0x1ac>)
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	089b      	lsrs	r3, r3, #2
 8003116:	3302      	adds	r3, #2
 8003118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800311c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	f003 0303 	and.w	r3, r3, #3
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	220f      	movs	r2, #15
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	68ba      	ldr	r2, [r7, #8]
 800312e:	4013      	ands	r3, r2
 8003130:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a54      	ldr	r2, [pc, #336]	; (8003288 <HAL_GPIO_DeInit+0x1b0>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d019      	beq.n	800316e <HAL_GPIO_DeInit+0x96>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a53      	ldr	r2, [pc, #332]	; (800328c <HAL_GPIO_DeInit+0x1b4>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d013      	beq.n	800316a <HAL_GPIO_DeInit+0x92>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a52      	ldr	r2, [pc, #328]	; (8003290 <HAL_GPIO_DeInit+0x1b8>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d00d      	beq.n	8003166 <HAL_GPIO_DeInit+0x8e>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a51      	ldr	r2, [pc, #324]	; (8003294 <HAL_GPIO_DeInit+0x1bc>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d007      	beq.n	8003162 <HAL_GPIO_DeInit+0x8a>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a50      	ldr	r2, [pc, #320]	; (8003298 <HAL_GPIO_DeInit+0x1c0>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d101      	bne.n	800315e <HAL_GPIO_DeInit+0x86>
 800315a:	2304      	movs	r3, #4
 800315c:	e008      	b.n	8003170 <HAL_GPIO_DeInit+0x98>
 800315e:	2307      	movs	r3, #7
 8003160:	e006      	b.n	8003170 <HAL_GPIO_DeInit+0x98>
 8003162:	2303      	movs	r3, #3
 8003164:	e004      	b.n	8003170 <HAL_GPIO_DeInit+0x98>
 8003166:	2302      	movs	r3, #2
 8003168:	e002      	b.n	8003170 <HAL_GPIO_DeInit+0x98>
 800316a:	2301      	movs	r3, #1
 800316c:	e000      	b.n	8003170 <HAL_GPIO_DeInit+0x98>
 800316e:	2300      	movs	r3, #0
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	f002 0203 	and.w	r2, r2, #3
 8003176:	0092      	lsls	r2, r2, #2
 8003178:	4093      	lsls	r3, r2
 800317a:	68ba      	ldr	r2, [r7, #8]
 800317c:	429a      	cmp	r2, r3
 800317e:	d132      	bne.n	80031e6 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003180:	4b46      	ldr	r3, [pc, #280]	; (800329c <HAL_GPIO_DeInit+0x1c4>)
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	43db      	mvns	r3, r3
 8003188:	4944      	ldr	r1, [pc, #272]	; (800329c <HAL_GPIO_DeInit+0x1c4>)
 800318a:	4013      	ands	r3, r2
 800318c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800318e:	4b43      	ldr	r3, [pc, #268]	; (800329c <HAL_GPIO_DeInit+0x1c4>)
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	43db      	mvns	r3, r3
 8003196:	4941      	ldr	r1, [pc, #260]	; (800329c <HAL_GPIO_DeInit+0x1c4>)
 8003198:	4013      	ands	r3, r2
 800319a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800319c:	4b3f      	ldr	r3, [pc, #252]	; (800329c <HAL_GPIO_DeInit+0x1c4>)
 800319e:	68da      	ldr	r2, [r3, #12]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	43db      	mvns	r3, r3
 80031a4:	493d      	ldr	r1, [pc, #244]	; (800329c <HAL_GPIO_DeInit+0x1c4>)
 80031a6:	4013      	ands	r3, r2
 80031a8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80031aa:	4b3c      	ldr	r3, [pc, #240]	; (800329c <HAL_GPIO_DeInit+0x1c4>)
 80031ac:	689a      	ldr	r2, [r3, #8]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	43db      	mvns	r3, r3
 80031b2:	493a      	ldr	r1, [pc, #232]	; (800329c <HAL_GPIO_DeInit+0x1c4>)
 80031b4:	4013      	ands	r3, r2
 80031b6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	f003 0303 	and.w	r3, r3, #3
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	220f      	movs	r2, #15
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80031c8:	4a2e      	ldr	r2, [pc, #184]	; (8003284 <HAL_GPIO_DeInit+0x1ac>)
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	089b      	lsrs	r3, r3, #2
 80031ce:	3302      	adds	r3, #2
 80031d0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	43da      	mvns	r2, r3
 80031d8:	482a      	ldr	r0, [pc, #168]	; (8003284 <HAL_GPIO_DeInit+0x1ac>)
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	089b      	lsrs	r3, r3, #2
 80031de:	400a      	ands	r2, r1
 80031e0:	3302      	adds	r3, #2
 80031e2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	2103      	movs	r1, #3
 80031f0:	fa01 f303 	lsl.w	r3, r1, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	401a      	ands	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	08da      	lsrs	r2, r3, #3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3208      	adds	r2, #8
 8003204:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	f003 0307 	and.w	r3, r3, #7
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	220f      	movs	r2, #15
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	43db      	mvns	r3, r3
 8003218:	697a      	ldr	r2, [r7, #20]
 800321a:	08d2      	lsrs	r2, r2, #3
 800321c:	4019      	ands	r1, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	3208      	adds	r2, #8
 8003222:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68da      	ldr	r2, [r3, #12]
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	2103      	movs	r1, #3
 8003230:	fa01 f303 	lsl.w	r3, r1, r3
 8003234:	43db      	mvns	r3, r3
 8003236:	401a      	ands	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	2101      	movs	r1, #1
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	fa01 f303 	lsl.w	r3, r1, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	401a      	ands	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	2103      	movs	r1, #3
 800325a:	fa01 f303 	lsl.w	r3, r1, r3
 800325e:	43db      	mvns	r3, r3
 8003260:	401a      	ands	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	3301      	adds	r3, #1
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	2b0f      	cmp	r3, #15
 8003270:	f67f af40 	bls.w	80030f4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003274:	bf00      	nop
 8003276:	bf00      	nop
 8003278:	371c      	adds	r7, #28
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	40013800 	.word	0x40013800
 8003288:	40020000 	.word	0x40020000
 800328c:	40020400 	.word	0x40020400
 8003290:	40020800 	.word	0x40020800
 8003294:	40020c00 	.word	0x40020c00
 8003298:	40021000 	.word	0x40021000
 800329c:	40013c00 	.word	0x40013c00

080032a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	460b      	mov	r3, r1
 80032aa:	807b      	strh	r3, [r7, #2]
 80032ac:	4613      	mov	r3, r2
 80032ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032b0:	787b      	ldrb	r3, [r7, #1]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d003      	beq.n	80032be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032b6:	887a      	ldrh	r2, [r7, #2]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032bc:	e003      	b.n	80032c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032be:	887b      	ldrh	r3, [r7, #2]
 80032c0:	041a      	lsls	r2, r3, #16
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	619a      	str	r2, [r3, #24]
}
 80032c6:	bf00      	nop
 80032c8:	370c      	adds	r7, #12
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
	...

080032d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80032de:	4b08      	ldr	r3, [pc, #32]	; (8003300 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032e0:	695a      	ldr	r2, [r3, #20]
 80032e2:	88fb      	ldrh	r3, [r7, #6]
 80032e4:	4013      	ands	r3, r2
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d006      	beq.n	80032f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80032ea:	4a05      	ldr	r2, [pc, #20]	; (8003300 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032ec:	88fb      	ldrh	r3, [r7, #6]
 80032ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80032f0:	88fb      	ldrh	r3, [r7, #6]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fe fc80 	bl	8001bf8 <HAL_GPIO_EXTI_Callback>
  }
}
 80032f8:	bf00      	nop
 80032fa:	3708      	adds	r7, #8
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	40013c00 	.word	0x40013c00

08003304 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003306:	b08f      	sub	sp, #60	; 0x3c
 8003308:	af0a      	add	r7, sp, #40	; 0x28
 800330a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e054      	b.n	80033c0 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b00      	cmp	r3, #0
 8003326:	d106      	bne.n	8003336 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f00b fefb 	bl	800f12c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2203      	movs	r2, #3
 800333a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003346:	2b00      	cmp	r3, #0
 8003348:	d102      	bne.n	8003350 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4618      	mov	r0, r3
 8003356:	f004 fb05 	bl	8007964 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	603b      	str	r3, [r7, #0]
 8003360:	687e      	ldr	r6, [r7, #4]
 8003362:	466d      	mov	r5, sp
 8003364:	f106 0410 	add.w	r4, r6, #16
 8003368:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800336a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800336c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800336e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003370:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003374:	e885 0003 	stmia.w	r5, {r0, r1}
 8003378:	1d33      	adds	r3, r6, #4
 800337a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800337c:	6838      	ldr	r0, [r7, #0]
 800337e:	f004 fa7f 	bl	8007880 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2101      	movs	r1, #1
 8003388:	4618      	mov	r0, r3
 800338a:	f004 fafc 	bl	8007986 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	603b      	str	r3, [r7, #0]
 8003394:	687e      	ldr	r6, [r7, #4]
 8003396:	466d      	mov	r5, sp
 8003398:	f106 0410 	add.w	r4, r6, #16
 800339c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800339e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033a4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80033a8:	e885 0003 	stmia.w	r5, {r0, r1}
 80033ac:	1d33      	adds	r3, r6, #4
 80033ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033b0:	6838      	ldr	r0, [r7, #0]
 80033b2:	f004 fc85 	bl	8007cc0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080033c8 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80033c8:	b590      	push	{r4, r7, lr}
 80033ca:	b089      	sub	sp, #36	; 0x24
 80033cc:	af04      	add	r7, sp, #16
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	4608      	mov	r0, r1
 80033d2:	4611      	mov	r1, r2
 80033d4:	461a      	mov	r2, r3
 80033d6:	4603      	mov	r3, r0
 80033d8:	70fb      	strb	r3, [r7, #3]
 80033da:	460b      	mov	r3, r1
 80033dc:	70bb      	strb	r3, [r7, #2]
 80033de:	4613      	mov	r3, r2
 80033e0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d101      	bne.n	80033f0 <HAL_HCD_HC_Init+0x28>
 80033ec:	2302      	movs	r3, #2
 80033ee:	e076      	b.n	80034de <HAL_HCD_HC_Init+0x116>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80033f8:	78fb      	ldrb	r3, [r7, #3]
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	212c      	movs	r1, #44	; 0x2c
 80033fe:	fb01 f303 	mul.w	r3, r1, r3
 8003402:	4413      	add	r3, r2
 8003404:	333d      	adds	r3, #61	; 0x3d
 8003406:	2200      	movs	r2, #0
 8003408:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800340a:	78fb      	ldrb	r3, [r7, #3]
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	212c      	movs	r1, #44	; 0x2c
 8003410:	fb01 f303 	mul.w	r3, r1, r3
 8003414:	4413      	add	r3, r2
 8003416:	3338      	adds	r3, #56	; 0x38
 8003418:	787a      	ldrb	r2, [r7, #1]
 800341a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800341c:	78fb      	ldrb	r3, [r7, #3]
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	212c      	movs	r1, #44	; 0x2c
 8003422:	fb01 f303 	mul.w	r3, r1, r3
 8003426:	4413      	add	r3, r2
 8003428:	3340      	adds	r3, #64	; 0x40
 800342a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800342c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800342e:	78fb      	ldrb	r3, [r7, #3]
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	212c      	movs	r1, #44	; 0x2c
 8003434:	fb01 f303 	mul.w	r3, r1, r3
 8003438:	4413      	add	r3, r2
 800343a:	3339      	adds	r3, #57	; 0x39
 800343c:	78fa      	ldrb	r2, [r7, #3]
 800343e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003440:	78fb      	ldrb	r3, [r7, #3]
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	212c      	movs	r1, #44	; 0x2c
 8003446:	fb01 f303 	mul.w	r3, r1, r3
 800344a:	4413      	add	r3, r2
 800344c:	333f      	adds	r3, #63	; 0x3f
 800344e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003452:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003454:	78fb      	ldrb	r3, [r7, #3]
 8003456:	78ba      	ldrb	r2, [r7, #2]
 8003458:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800345c:	b2d0      	uxtb	r0, r2
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	212c      	movs	r1, #44	; 0x2c
 8003462:	fb01 f303 	mul.w	r3, r1, r3
 8003466:	4413      	add	r3, r2
 8003468:	333a      	adds	r3, #58	; 0x3a
 800346a:	4602      	mov	r2, r0
 800346c:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800346e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003472:	2b00      	cmp	r3, #0
 8003474:	da09      	bge.n	800348a <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003476:	78fb      	ldrb	r3, [r7, #3]
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	212c      	movs	r1, #44	; 0x2c
 800347c:	fb01 f303 	mul.w	r3, r1, r3
 8003480:	4413      	add	r3, r2
 8003482:	333b      	adds	r3, #59	; 0x3b
 8003484:	2201      	movs	r2, #1
 8003486:	701a      	strb	r2, [r3, #0]
 8003488:	e008      	b.n	800349c <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800348a:	78fb      	ldrb	r3, [r7, #3]
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	212c      	movs	r1, #44	; 0x2c
 8003490:	fb01 f303 	mul.w	r3, r1, r3
 8003494:	4413      	add	r3, r2
 8003496:	333b      	adds	r3, #59	; 0x3b
 8003498:	2200      	movs	r2, #0
 800349a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800349c:	78fb      	ldrb	r3, [r7, #3]
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	212c      	movs	r1, #44	; 0x2c
 80034a2:	fb01 f303 	mul.w	r3, r1, r3
 80034a6:	4413      	add	r3, r2
 80034a8:	333c      	adds	r3, #60	; 0x3c
 80034aa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80034ae:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6818      	ldr	r0, [r3, #0]
 80034b4:	787c      	ldrb	r4, [r7, #1]
 80034b6:	78ba      	ldrb	r2, [r7, #2]
 80034b8:	78f9      	ldrb	r1, [r7, #3]
 80034ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80034bc:	9302      	str	r3, [sp, #8]
 80034be:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80034c2:	9301      	str	r3, [sp, #4]
 80034c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80034c8:	9300      	str	r3, [sp, #0]
 80034ca:	4623      	mov	r3, r4
 80034cc:	f004 fd7e 	bl	8007fcc <USB_HC_Init>
 80034d0:	4603      	mov	r3, r0
 80034d2:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80034dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3714      	adds	r7, #20
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd90      	pop	{r4, r7, pc}

080034e6 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80034e6:	b580      	push	{r7, lr}
 80034e8:	b084      	sub	sp, #16
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
 80034ee:	460b      	mov	r3, r1
 80034f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80034f2:	2300      	movs	r3, #0
 80034f4:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d101      	bne.n	8003504 <HAL_HCD_HC_Halt+0x1e>
 8003500:	2302      	movs	r3, #2
 8003502:	e00f      	b.n	8003524 <HAL_HCD_HC_Halt+0x3e>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	78fa      	ldrb	r2, [r7, #3]
 8003512:	4611      	mov	r1, r2
 8003514:	4618      	mov	r0, r3
 8003516:	f004 ffce 	bl	80084b6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8003522:	7bfb      	ldrb	r3, [r7, #15]
}
 8003524:	4618      	mov	r0, r3
 8003526:	3710      	adds	r7, #16
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}

0800352c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	4608      	mov	r0, r1
 8003536:	4611      	mov	r1, r2
 8003538:	461a      	mov	r2, r3
 800353a:	4603      	mov	r3, r0
 800353c:	70fb      	strb	r3, [r7, #3]
 800353e:	460b      	mov	r3, r1
 8003540:	70bb      	strb	r3, [r7, #2]
 8003542:	4613      	mov	r3, r2
 8003544:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003546:	78fb      	ldrb	r3, [r7, #3]
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	212c      	movs	r1, #44	; 0x2c
 800354c:	fb01 f303 	mul.w	r3, r1, r3
 8003550:	4413      	add	r3, r2
 8003552:	333b      	adds	r3, #59	; 0x3b
 8003554:	78ba      	ldrb	r2, [r7, #2]
 8003556:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003558:	78fb      	ldrb	r3, [r7, #3]
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	212c      	movs	r1, #44	; 0x2c
 800355e:	fb01 f303 	mul.w	r3, r1, r3
 8003562:	4413      	add	r3, r2
 8003564:	333f      	adds	r3, #63	; 0x3f
 8003566:	787a      	ldrb	r2, [r7, #1]
 8003568:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800356a:	7c3b      	ldrb	r3, [r7, #16]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d112      	bne.n	8003596 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003570:	78fb      	ldrb	r3, [r7, #3]
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	212c      	movs	r1, #44	; 0x2c
 8003576:	fb01 f303 	mul.w	r3, r1, r3
 800357a:	4413      	add	r3, r2
 800357c:	3342      	adds	r3, #66	; 0x42
 800357e:	2203      	movs	r2, #3
 8003580:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003582:	78fb      	ldrb	r3, [r7, #3]
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	212c      	movs	r1, #44	; 0x2c
 8003588:	fb01 f303 	mul.w	r3, r1, r3
 800358c:	4413      	add	r3, r2
 800358e:	333d      	adds	r3, #61	; 0x3d
 8003590:	7f3a      	ldrb	r2, [r7, #28]
 8003592:	701a      	strb	r2, [r3, #0]
 8003594:	e008      	b.n	80035a8 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003596:	78fb      	ldrb	r3, [r7, #3]
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	212c      	movs	r1, #44	; 0x2c
 800359c:	fb01 f303 	mul.w	r3, r1, r3
 80035a0:	4413      	add	r3, r2
 80035a2:	3342      	adds	r3, #66	; 0x42
 80035a4:	2202      	movs	r2, #2
 80035a6:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80035a8:	787b      	ldrb	r3, [r7, #1]
 80035aa:	2b03      	cmp	r3, #3
 80035ac:	f200 80c6 	bhi.w	800373c <HAL_HCD_HC_SubmitRequest+0x210>
 80035b0:	a201      	add	r2, pc, #4	; (adr r2, 80035b8 <HAL_HCD_HC_SubmitRequest+0x8c>)
 80035b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b6:	bf00      	nop
 80035b8:	080035c9 	.word	0x080035c9
 80035bc:	08003729 	.word	0x08003729
 80035c0:	0800362d 	.word	0x0800362d
 80035c4:	080036ab 	.word	0x080036ab
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80035c8:	7c3b      	ldrb	r3, [r7, #16]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	f040 80b8 	bne.w	8003740 <HAL_HCD_HC_SubmitRequest+0x214>
 80035d0:	78bb      	ldrb	r3, [r7, #2]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	f040 80b4 	bne.w	8003740 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80035d8:	8b3b      	ldrh	r3, [r7, #24]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d108      	bne.n	80035f0 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80035de:	78fb      	ldrb	r3, [r7, #3]
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	212c      	movs	r1, #44	; 0x2c
 80035e4:	fb01 f303 	mul.w	r3, r1, r3
 80035e8:	4413      	add	r3, r2
 80035ea:	3355      	adds	r3, #85	; 0x55
 80035ec:	2201      	movs	r2, #1
 80035ee:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80035f0:	78fb      	ldrb	r3, [r7, #3]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	212c      	movs	r1, #44	; 0x2c
 80035f6:	fb01 f303 	mul.w	r3, r1, r3
 80035fa:	4413      	add	r3, r2
 80035fc:	3355      	adds	r3, #85	; 0x55
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d109      	bne.n	8003618 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003604:	78fb      	ldrb	r3, [r7, #3]
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	212c      	movs	r1, #44	; 0x2c
 800360a:	fb01 f303 	mul.w	r3, r1, r3
 800360e:	4413      	add	r3, r2
 8003610:	3342      	adds	r3, #66	; 0x42
 8003612:	2200      	movs	r2, #0
 8003614:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003616:	e093      	b.n	8003740 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003618:	78fb      	ldrb	r3, [r7, #3]
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	212c      	movs	r1, #44	; 0x2c
 800361e:	fb01 f303 	mul.w	r3, r1, r3
 8003622:	4413      	add	r3, r2
 8003624:	3342      	adds	r3, #66	; 0x42
 8003626:	2202      	movs	r2, #2
 8003628:	701a      	strb	r2, [r3, #0]
      break;
 800362a:	e089      	b.n	8003740 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800362c:	78bb      	ldrb	r3, [r7, #2]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d11d      	bne.n	800366e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003632:	78fb      	ldrb	r3, [r7, #3]
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	212c      	movs	r1, #44	; 0x2c
 8003638:	fb01 f303 	mul.w	r3, r1, r3
 800363c:	4413      	add	r3, r2
 800363e:	3355      	adds	r3, #85	; 0x55
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d109      	bne.n	800365a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003646:	78fb      	ldrb	r3, [r7, #3]
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	212c      	movs	r1, #44	; 0x2c
 800364c:	fb01 f303 	mul.w	r3, r1, r3
 8003650:	4413      	add	r3, r2
 8003652:	3342      	adds	r3, #66	; 0x42
 8003654:	2200      	movs	r2, #0
 8003656:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003658:	e073      	b.n	8003742 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800365a:	78fb      	ldrb	r3, [r7, #3]
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	212c      	movs	r1, #44	; 0x2c
 8003660:	fb01 f303 	mul.w	r3, r1, r3
 8003664:	4413      	add	r3, r2
 8003666:	3342      	adds	r3, #66	; 0x42
 8003668:	2202      	movs	r2, #2
 800366a:	701a      	strb	r2, [r3, #0]
      break;
 800366c:	e069      	b.n	8003742 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800366e:	78fb      	ldrb	r3, [r7, #3]
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	212c      	movs	r1, #44	; 0x2c
 8003674:	fb01 f303 	mul.w	r3, r1, r3
 8003678:	4413      	add	r3, r2
 800367a:	3354      	adds	r3, #84	; 0x54
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d109      	bne.n	8003696 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003682:	78fb      	ldrb	r3, [r7, #3]
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	212c      	movs	r1, #44	; 0x2c
 8003688:	fb01 f303 	mul.w	r3, r1, r3
 800368c:	4413      	add	r3, r2
 800368e:	3342      	adds	r3, #66	; 0x42
 8003690:	2200      	movs	r2, #0
 8003692:	701a      	strb	r2, [r3, #0]
      break;
 8003694:	e055      	b.n	8003742 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003696:	78fb      	ldrb	r3, [r7, #3]
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	212c      	movs	r1, #44	; 0x2c
 800369c:	fb01 f303 	mul.w	r3, r1, r3
 80036a0:	4413      	add	r3, r2
 80036a2:	3342      	adds	r3, #66	; 0x42
 80036a4:	2202      	movs	r2, #2
 80036a6:	701a      	strb	r2, [r3, #0]
      break;
 80036a8:	e04b      	b.n	8003742 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80036aa:	78bb      	ldrb	r3, [r7, #2]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d11d      	bne.n	80036ec <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80036b0:	78fb      	ldrb	r3, [r7, #3]
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	212c      	movs	r1, #44	; 0x2c
 80036b6:	fb01 f303 	mul.w	r3, r1, r3
 80036ba:	4413      	add	r3, r2
 80036bc:	3355      	adds	r3, #85	; 0x55
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d109      	bne.n	80036d8 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80036c4:	78fb      	ldrb	r3, [r7, #3]
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	212c      	movs	r1, #44	; 0x2c
 80036ca:	fb01 f303 	mul.w	r3, r1, r3
 80036ce:	4413      	add	r3, r2
 80036d0:	3342      	adds	r3, #66	; 0x42
 80036d2:	2200      	movs	r2, #0
 80036d4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80036d6:	e034      	b.n	8003742 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80036d8:	78fb      	ldrb	r3, [r7, #3]
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	212c      	movs	r1, #44	; 0x2c
 80036de:	fb01 f303 	mul.w	r3, r1, r3
 80036e2:	4413      	add	r3, r2
 80036e4:	3342      	adds	r3, #66	; 0x42
 80036e6:	2202      	movs	r2, #2
 80036e8:	701a      	strb	r2, [r3, #0]
      break;
 80036ea:	e02a      	b.n	8003742 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80036ec:	78fb      	ldrb	r3, [r7, #3]
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	212c      	movs	r1, #44	; 0x2c
 80036f2:	fb01 f303 	mul.w	r3, r1, r3
 80036f6:	4413      	add	r3, r2
 80036f8:	3354      	adds	r3, #84	; 0x54
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d109      	bne.n	8003714 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003700:	78fb      	ldrb	r3, [r7, #3]
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	212c      	movs	r1, #44	; 0x2c
 8003706:	fb01 f303 	mul.w	r3, r1, r3
 800370a:	4413      	add	r3, r2
 800370c:	3342      	adds	r3, #66	; 0x42
 800370e:	2200      	movs	r2, #0
 8003710:	701a      	strb	r2, [r3, #0]
      break;
 8003712:	e016      	b.n	8003742 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003714:	78fb      	ldrb	r3, [r7, #3]
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	212c      	movs	r1, #44	; 0x2c
 800371a:	fb01 f303 	mul.w	r3, r1, r3
 800371e:	4413      	add	r3, r2
 8003720:	3342      	adds	r3, #66	; 0x42
 8003722:	2202      	movs	r2, #2
 8003724:	701a      	strb	r2, [r3, #0]
      break;
 8003726:	e00c      	b.n	8003742 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003728:	78fb      	ldrb	r3, [r7, #3]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	212c      	movs	r1, #44	; 0x2c
 800372e:	fb01 f303 	mul.w	r3, r1, r3
 8003732:	4413      	add	r3, r2
 8003734:	3342      	adds	r3, #66	; 0x42
 8003736:	2200      	movs	r2, #0
 8003738:	701a      	strb	r2, [r3, #0]
      break;
 800373a:	e002      	b.n	8003742 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800373c:	bf00      	nop
 800373e:	e000      	b.n	8003742 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8003740:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003742:	78fb      	ldrb	r3, [r7, #3]
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	212c      	movs	r1, #44	; 0x2c
 8003748:	fb01 f303 	mul.w	r3, r1, r3
 800374c:	4413      	add	r3, r2
 800374e:	3344      	adds	r3, #68	; 0x44
 8003750:	697a      	ldr	r2, [r7, #20]
 8003752:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003754:	78fb      	ldrb	r3, [r7, #3]
 8003756:	8b3a      	ldrh	r2, [r7, #24]
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	202c      	movs	r0, #44	; 0x2c
 800375c:	fb00 f303 	mul.w	r3, r0, r3
 8003760:	440b      	add	r3, r1
 8003762:	334c      	adds	r3, #76	; 0x4c
 8003764:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003766:	78fb      	ldrb	r3, [r7, #3]
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	212c      	movs	r1, #44	; 0x2c
 800376c:	fb01 f303 	mul.w	r3, r1, r3
 8003770:	4413      	add	r3, r2
 8003772:	3360      	adds	r3, #96	; 0x60
 8003774:	2200      	movs	r2, #0
 8003776:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003778:	78fb      	ldrb	r3, [r7, #3]
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	212c      	movs	r1, #44	; 0x2c
 800377e:	fb01 f303 	mul.w	r3, r1, r3
 8003782:	4413      	add	r3, r2
 8003784:	3350      	adds	r3, #80	; 0x50
 8003786:	2200      	movs	r2, #0
 8003788:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800378a:	78fb      	ldrb	r3, [r7, #3]
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	212c      	movs	r1, #44	; 0x2c
 8003790:	fb01 f303 	mul.w	r3, r1, r3
 8003794:	4413      	add	r3, r2
 8003796:	3339      	adds	r3, #57	; 0x39
 8003798:	78fa      	ldrb	r2, [r7, #3]
 800379a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800379c:	78fb      	ldrb	r3, [r7, #3]
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	212c      	movs	r1, #44	; 0x2c
 80037a2:	fb01 f303 	mul.w	r3, r1, r3
 80037a6:	4413      	add	r3, r2
 80037a8:	3361      	adds	r3, #97	; 0x61
 80037aa:	2200      	movs	r2, #0
 80037ac:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6818      	ldr	r0, [r3, #0]
 80037b2:	78fb      	ldrb	r3, [r7, #3]
 80037b4:	222c      	movs	r2, #44	; 0x2c
 80037b6:	fb02 f303 	mul.w	r3, r2, r3
 80037ba:	3338      	adds	r3, #56	; 0x38
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	18d1      	adds	r1, r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	461a      	mov	r2, r3
 80037c8:	f004 fd22 	bl	8008210 <USB_HC_StartXfer>
 80037cc:	4603      	mov	r3, r0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop

080037d8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f004 fa23 	bl	8007c3a <USB_GetMode>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	f040 80f6 	bne.w	80039e8 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4618      	mov	r0, r3
 8003802:	f004 fa07 	bl	8007c14 <USB_ReadInterrupts>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	f000 80ec 	beq.w	80039e6 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4618      	mov	r0, r3
 8003814:	f004 f9fe 	bl	8007c14 <USB_ReadInterrupts>
 8003818:	4603      	mov	r3, r0
 800381a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800381e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003822:	d104      	bne.n	800382e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800382c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f004 f9ee 	bl	8007c14 <USB_ReadInterrupts>
 8003838:	4603      	mov	r3, r0
 800383a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800383e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003842:	d104      	bne.n	800384e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800384c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4618      	mov	r0, r3
 8003854:	f004 f9de 	bl	8007c14 <USB_ReadInterrupts>
 8003858:	4603      	mov	r3, r0
 800385a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800385e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003862:	d104      	bne.n	800386e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800386c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4618      	mov	r0, r3
 8003874:	f004 f9ce 	bl	8007c14 <USB_ReadInterrupts>
 8003878:	4603      	mov	r3, r0
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	2b02      	cmp	r3, #2
 8003880:	d103      	bne.n	800388a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	2202      	movs	r2, #2
 8003888:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f004 f9c0 	bl	8007c14 <USB_ReadInterrupts>
 8003894:	4603      	mov	r3, r0
 8003896:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800389a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800389e:	d11c      	bne.n	80038da <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80038a8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d10f      	bne.n	80038da <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80038ba:	2110      	movs	r1, #16
 80038bc:	6938      	ldr	r0, [r7, #16]
 80038be:	f004 f8af 	bl	8007a20 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80038c2:	6938      	ldr	r0, [r7, #16]
 80038c4:	f004 f8e0 	bl	8007a88 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2101      	movs	r1, #1
 80038ce:	4618      	mov	r0, r3
 80038d0:	f004 fab6 	bl	8007e40 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f00b fca7 	bl	800f228 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4618      	mov	r0, r3
 80038e0:	f004 f998 	bl	8007c14 <USB_ReadInterrupts>
 80038e4:	4603      	mov	r3, r0
 80038e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038ee:	d102      	bne.n	80038f6 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f001 f89e 	bl	8004a32 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f004 f98a 	bl	8007c14 <USB_ReadInterrupts>
 8003900:	4603      	mov	r3, r0
 8003902:	f003 0308 	and.w	r3, r3, #8
 8003906:	2b08      	cmp	r3, #8
 8003908:	d106      	bne.n	8003918 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f00b fc70 	bl	800f1f0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2208      	movs	r2, #8
 8003916:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4618      	mov	r0, r3
 800391e:	f004 f979 	bl	8007c14 <USB_ReadInterrupts>
 8003922:	4603      	mov	r3, r0
 8003924:	f003 0310 	and.w	r3, r3, #16
 8003928:	2b10      	cmp	r3, #16
 800392a:	d101      	bne.n	8003930 <HAL_HCD_IRQHandler+0x158>
 800392c:	2301      	movs	r3, #1
 800392e:	e000      	b.n	8003932 <HAL_HCD_IRQHandler+0x15a>
 8003930:	2300      	movs	r3, #0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d012      	beq.n	800395c <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	699a      	ldr	r2, [r3, #24]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f022 0210 	bic.w	r2, r2, #16
 8003944:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 ffa1 	bl	800488e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	699a      	ldr	r2, [r3, #24]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f042 0210 	orr.w	r2, r2, #16
 800395a:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4618      	mov	r0, r3
 8003962:	f004 f957 	bl	8007c14 <USB_ReadInterrupts>
 8003966:	4603      	mov	r3, r0
 8003968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800396c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003970:	d13a      	bne.n	80039e8 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4618      	mov	r0, r3
 8003978:	f004 fd8c 	bl	8008494 <USB_HC_ReadInterrupt>
 800397c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800397e:	2300      	movs	r3, #0
 8003980:	617b      	str	r3, [r7, #20]
 8003982:	e025      	b.n	80039d0 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	f003 030f 	and.w	r3, r3, #15
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	fa22 f303 	lsr.w	r3, r2, r3
 8003990:	f003 0301 	and.w	r3, r3, #1
 8003994:	2b00      	cmp	r3, #0
 8003996:	d018      	beq.n	80039ca <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	015a      	lsls	r2, r3, #5
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	4413      	add	r3, r2
 80039a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039ae:	d106      	bne.n	80039be <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	4619      	mov	r1, r3
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 f8ab 	bl	8003b12 <HCD_HC_IN_IRQHandler>
 80039bc:	e005      	b.n	80039ca <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	4619      	mov	r1, r3
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 fbf9 	bl	80041bc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	3301      	adds	r3, #1
 80039ce:	617b      	str	r3, [r7, #20]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d3d4      	bcc.n	8003984 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039e2:	615a      	str	r2, [r3, #20]
 80039e4:	e000      	b.n	80039e8 <HAL_HCD_IRQHandler+0x210>
      return;
 80039e6:	bf00      	nop
    }
  }
}
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b082      	sub	sp, #8
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d101      	bne.n	8003a04 <HAL_HCD_Start+0x16>
 8003a00:	2302      	movs	r3, #2
 8003a02:	e013      	b.n	8003a2c <HAL_HCD_Start+0x3e>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2101      	movs	r1, #1
 8003a12:	4618      	mov	r0, r3
 8003a14:	f004 fa78 	bl	8007f08 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f003 ff90 	bl	8007942 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d101      	bne.n	8003a4a <HAL_HCD_Stop+0x16>
 8003a46:	2302      	movs	r3, #2
 8003a48:	e00d      	b.n	8003a66 <HAL_HCD_Stop+0x32>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f004 fe66 	bl	8008728 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3708      	adds	r7, #8
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b082      	sub	sp, #8
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f004 fa1a 	bl	8007eb4 <USB_ResetPort>
 8003a80:	4603      	mov	r3, r0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003a8a:	b480      	push	{r7}
 8003a8c:	b083      	sub	sp, #12
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
 8003a92:	460b      	mov	r3, r1
 8003a94:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003a96:	78fb      	ldrb	r3, [r7, #3]
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	212c      	movs	r1, #44	; 0x2c
 8003a9c:	fb01 f303 	mul.w	r3, r1, r3
 8003aa0:	4413      	add	r3, r2
 8003aa2:	3360      	adds	r3, #96	; 0x60
 8003aa4:	781b      	ldrb	r3, [r3, #0]
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	370c      	adds	r7, #12
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr

08003ab2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b083      	sub	sp, #12
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
 8003aba:	460b      	mov	r3, r1
 8003abc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003abe:	78fb      	ldrb	r3, [r7, #3]
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	212c      	movs	r1, #44	; 0x2c
 8003ac4:	fb01 f303 	mul.w	r3, r1, r3
 8003ac8:	4413      	add	r3, r2
 8003aca:	3350      	adds	r3, #80	; 0x50
 8003acc:	681b      	ldr	r3, [r3, #0]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f004 fa5e 	bl	8007fa8 <USB_GetCurrentFrame>
 8003aec:	4603      	mov	r3, r0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b082      	sub	sp, #8
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4618      	mov	r0, r3
 8003b04:	f004 fa39 	bl	8007f7a <USB_GetHostSpeed>
 8003b08:	4603      	mov	r3, r0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3708      	adds	r7, #8
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}

08003b12 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003b12:	b580      	push	{r7, lr}
 8003b14:	b086      	sub	sp, #24
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
 8003b1a:	460b      	mov	r3, r1
 8003b1c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003b28:	78fb      	ldrb	r3, [r7, #3]
 8003b2a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	015a      	lsls	r2, r3, #5
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	4413      	add	r3, r2
 8003b34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f003 0304 	and.w	r3, r3, #4
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	d11a      	bne.n	8003b78 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	015a      	lsls	r2, r3, #5
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	4413      	add	r3, r2
 8003b4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b4e:	461a      	mov	r2, r3
 8003b50:	2304      	movs	r3, #4
 8003b52:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	212c      	movs	r1, #44	; 0x2c
 8003b5a:	fb01 f303 	mul.w	r3, r1, r3
 8003b5e:	4413      	add	r3, r2
 8003b60:	3361      	adds	r3, #97	; 0x61
 8003b62:	2206      	movs	r2, #6
 8003b64:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	b2d2      	uxtb	r2, r2
 8003b6e:	4611      	mov	r1, r2
 8003b70:	4618      	mov	r0, r3
 8003b72:	f004 fca0 	bl	80084b6 <USB_HC_Halt>
 8003b76:	e0af      	b.n	8003cd8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	015a      	lsls	r2, r3, #5
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	4413      	add	r3, r2
 8003b80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b8e:	d11b      	bne.n	8003bc8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	015a      	lsls	r2, r3, #5
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	4413      	add	r3, r2
 8003b98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ba2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	212c      	movs	r1, #44	; 0x2c
 8003baa:	fb01 f303 	mul.w	r3, r1, r3
 8003bae:	4413      	add	r3, r2
 8003bb0:	3361      	adds	r3, #97	; 0x61
 8003bb2:	2207      	movs	r2, #7
 8003bb4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	b2d2      	uxtb	r2, r2
 8003bbe:	4611      	mov	r1, r2
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f004 fc78 	bl	80084b6 <USB_HC_Halt>
 8003bc6:	e087      	b.n	8003cd8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	015a      	lsls	r2, r3, #5
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	4413      	add	r3, r2
 8003bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f003 0320 	and.w	r3, r3, #32
 8003bda:	2b20      	cmp	r3, #32
 8003bdc:	d109      	bne.n	8003bf2 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	015a      	lsls	r2, r3, #5
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	4413      	add	r3, r2
 8003be6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bea:	461a      	mov	r2, r3
 8003bec:	2320      	movs	r3, #32
 8003bee:	6093      	str	r3, [r2, #8]
 8003bf0:	e072      	b.n	8003cd8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	015a      	lsls	r2, r3, #5
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b08      	cmp	r3, #8
 8003c06:	d11a      	bne.n	8003c3e <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	015a      	lsls	r2, r3, #5
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	4413      	add	r3, r2
 8003c10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c14:	461a      	mov	r2, r3
 8003c16:	2308      	movs	r3, #8
 8003c18:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	212c      	movs	r1, #44	; 0x2c
 8003c20:	fb01 f303 	mul.w	r3, r1, r3
 8003c24:	4413      	add	r3, r2
 8003c26:	3361      	adds	r3, #97	; 0x61
 8003c28:	2205      	movs	r2, #5
 8003c2a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68fa      	ldr	r2, [r7, #12]
 8003c32:	b2d2      	uxtb	r2, r2
 8003c34:	4611      	mov	r1, r2
 8003c36:	4618      	mov	r0, r3
 8003c38:	f004 fc3d 	bl	80084b6 <USB_HC_Halt>
 8003c3c:	e04c      	b.n	8003cd8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	015a      	lsls	r2, r3, #5
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	4413      	add	r3, r2
 8003c46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c54:	d11b      	bne.n	8003c8e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	015a      	lsls	r2, r3, #5
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c62:	461a      	mov	r2, r3
 8003c64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c68:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	212c      	movs	r1, #44	; 0x2c
 8003c70:	fb01 f303 	mul.w	r3, r1, r3
 8003c74:	4413      	add	r3, r2
 8003c76:	3361      	adds	r3, #97	; 0x61
 8003c78:	2208      	movs	r2, #8
 8003c7a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	68fa      	ldr	r2, [r7, #12]
 8003c82:	b2d2      	uxtb	r2, r2
 8003c84:	4611      	mov	r1, r2
 8003c86:	4618      	mov	r0, r3
 8003c88:	f004 fc15 	bl	80084b6 <USB_HC_Halt>
 8003c8c:	e024      	b.n	8003cd8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	015a      	lsls	r2, r3, #5
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	4413      	add	r3, r2
 8003c96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ca0:	2b80      	cmp	r3, #128	; 0x80
 8003ca2:	d119      	bne.n	8003cd8 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	015a      	lsls	r2, r3, #5
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	4413      	add	r3, r2
 8003cac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	2380      	movs	r3, #128	; 0x80
 8003cb4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	212c      	movs	r1, #44	; 0x2c
 8003cbc:	fb01 f303 	mul.w	r3, r1, r3
 8003cc0:	4413      	add	r3, r2
 8003cc2:	3361      	adds	r3, #97	; 0x61
 8003cc4:	2206      	movs	r2, #6
 8003cc6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	b2d2      	uxtb	r2, r2
 8003cd0:	4611      	mov	r1, r2
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f004 fbef 	bl	80084b6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	015a      	lsls	r2, r3, #5
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	4413      	add	r3, r2
 8003ce0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cee:	d112      	bne.n	8003d16 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	b2d2      	uxtb	r2, r2
 8003cf8:	4611      	mov	r1, r2
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f004 fbdb 	bl	80084b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	015a      	lsls	r2, r3, #5
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	4413      	add	r3, r2
 8003d08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d12:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003d14:	e24e      	b.n	80041b4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	015a      	lsls	r2, r3, #5
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	f040 80df 	bne.w	8003eec <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	691b      	ldr	r3, [r3, #16]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d019      	beq.n	8003d6a <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	212c      	movs	r1, #44	; 0x2c
 8003d3c:	fb01 f303 	mul.w	r3, r1, r3
 8003d40:	4413      	add	r3, r2
 8003d42:	3348      	adds	r3, #72	; 0x48
 8003d44:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	0159      	lsls	r1, r3, #5
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	440b      	add	r3, r1
 8003d4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003d58:	1ad2      	subs	r2, r2, r3
 8003d5a:	6879      	ldr	r1, [r7, #4]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	202c      	movs	r0, #44	; 0x2c
 8003d60:	fb00 f303 	mul.w	r3, r0, r3
 8003d64:	440b      	add	r3, r1
 8003d66:	3350      	adds	r3, #80	; 0x50
 8003d68:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	212c      	movs	r1, #44	; 0x2c
 8003d70:	fb01 f303 	mul.w	r3, r1, r3
 8003d74:	4413      	add	r3, r2
 8003d76:	3361      	adds	r3, #97	; 0x61
 8003d78:	2201      	movs	r2, #1
 8003d7a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	212c      	movs	r1, #44	; 0x2c
 8003d82:	fb01 f303 	mul.w	r3, r1, r3
 8003d86:	4413      	add	r3, r2
 8003d88:	335c      	adds	r3, #92	; 0x5c
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	015a      	lsls	r2, r3, #5
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	4413      	add	r3, r2
 8003d96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	212c      	movs	r1, #44	; 0x2c
 8003da6:	fb01 f303 	mul.w	r3, r1, r3
 8003daa:	4413      	add	r3, r2
 8003dac:	333f      	adds	r3, #63	; 0x3f
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d009      	beq.n	8003dc8 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	212c      	movs	r1, #44	; 0x2c
 8003dba:	fb01 f303 	mul.w	r3, r1, r3
 8003dbe:	4413      	add	r3, r2
 8003dc0:	333f      	adds	r3, #63	; 0x3f
 8003dc2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d111      	bne.n	8003dec <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	b2d2      	uxtb	r2, r2
 8003dd0:	4611      	mov	r1, r2
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f004 fb6f 	bl	80084b6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	015a      	lsls	r2, r3, #5
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	4413      	add	r3, r2
 8003de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003de4:	461a      	mov	r2, r3
 8003de6:	2310      	movs	r3, #16
 8003de8:	6093      	str	r3, [r2, #8]
 8003dea:	e03a      	b.n	8003e62 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	212c      	movs	r1, #44	; 0x2c
 8003df2:	fb01 f303 	mul.w	r3, r1, r3
 8003df6:	4413      	add	r3, r2
 8003df8:	333f      	adds	r3, #63	; 0x3f
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	2b03      	cmp	r3, #3
 8003dfe:	d009      	beq.n	8003e14 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	212c      	movs	r1, #44	; 0x2c
 8003e06:	fb01 f303 	mul.w	r3, r1, r3
 8003e0a:	4413      	add	r3, r2
 8003e0c:	333f      	adds	r3, #63	; 0x3f
 8003e0e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d126      	bne.n	8003e62 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	015a      	lsls	r2, r3, #5
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	0151      	lsls	r1, r2, #5
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	440a      	add	r2, r1
 8003e2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e2e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003e32:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	212c      	movs	r1, #44	; 0x2c
 8003e3a:	fb01 f303 	mul.w	r3, r1, r3
 8003e3e:	4413      	add	r3, r2
 8003e40:	3360      	adds	r3, #96	; 0x60
 8003e42:	2201      	movs	r2, #1
 8003e44:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	b2d9      	uxtb	r1, r3
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	202c      	movs	r0, #44	; 0x2c
 8003e50:	fb00 f303 	mul.w	r3, r0, r3
 8003e54:	4413      	add	r3, r2
 8003e56:	3360      	adds	r3, #96	; 0x60
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f00b f9f1 	bl	800f244 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d12b      	bne.n	8003ec2 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	212c      	movs	r1, #44	; 0x2c
 8003e70:	fb01 f303 	mul.w	r3, r1, r3
 8003e74:	4413      	add	r3, r2
 8003e76:	3348      	adds	r3, #72	; 0x48
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	6879      	ldr	r1, [r7, #4]
 8003e7c:	68fa      	ldr	r2, [r7, #12]
 8003e7e:	202c      	movs	r0, #44	; 0x2c
 8003e80:	fb00 f202 	mul.w	r2, r0, r2
 8003e84:	440a      	add	r2, r1
 8003e86:	3240      	adds	r2, #64	; 0x40
 8003e88:	8812      	ldrh	r2, [r2, #0]
 8003e8a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f000 818e 	beq.w	80041b4 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	212c      	movs	r1, #44	; 0x2c
 8003e9e:	fb01 f303 	mul.w	r3, r1, r3
 8003ea2:	4413      	add	r3, r2
 8003ea4:	3354      	adds	r3, #84	; 0x54
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	f083 0301 	eor.w	r3, r3, #1
 8003eac:	b2d8      	uxtb	r0, r3
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	212c      	movs	r1, #44	; 0x2c
 8003eb4:	fb01 f303 	mul.w	r3, r1, r3
 8003eb8:	4413      	add	r3, r2
 8003eba:	3354      	adds	r3, #84	; 0x54
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	701a      	strb	r2, [r3, #0]
}
 8003ec0:	e178      	b.n	80041b4 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	212c      	movs	r1, #44	; 0x2c
 8003ec8:	fb01 f303 	mul.w	r3, r1, r3
 8003ecc:	4413      	add	r3, r2
 8003ece:	3354      	adds	r3, #84	; 0x54
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	f083 0301 	eor.w	r3, r3, #1
 8003ed6:	b2d8      	uxtb	r0, r3
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	212c      	movs	r1, #44	; 0x2c
 8003ede:	fb01 f303 	mul.w	r3, r1, r3
 8003ee2:	4413      	add	r3, r2
 8003ee4:	3354      	adds	r3, #84	; 0x54
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	701a      	strb	r2, [r3, #0]
}
 8003eea:	e163      	b.n	80041b4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	015a      	lsls	r2, r3, #5
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	f040 80f6 	bne.w	80040f0 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	212c      	movs	r1, #44	; 0x2c
 8003f0a:	fb01 f303 	mul.w	r3, r1, r3
 8003f0e:	4413      	add	r3, r2
 8003f10:	3361      	adds	r3, #97	; 0x61
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d109      	bne.n	8003f2c <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	212c      	movs	r1, #44	; 0x2c
 8003f1e:	fb01 f303 	mul.w	r3, r1, r3
 8003f22:	4413      	add	r3, r2
 8003f24:	3360      	adds	r3, #96	; 0x60
 8003f26:	2201      	movs	r2, #1
 8003f28:	701a      	strb	r2, [r3, #0]
 8003f2a:	e0c9      	b.n	80040c0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	212c      	movs	r1, #44	; 0x2c
 8003f32:	fb01 f303 	mul.w	r3, r1, r3
 8003f36:	4413      	add	r3, r2
 8003f38:	3361      	adds	r3, #97	; 0x61
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	2b05      	cmp	r3, #5
 8003f3e:	d109      	bne.n	8003f54 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	212c      	movs	r1, #44	; 0x2c
 8003f46:	fb01 f303 	mul.w	r3, r1, r3
 8003f4a:	4413      	add	r3, r2
 8003f4c:	3360      	adds	r3, #96	; 0x60
 8003f4e:	2205      	movs	r2, #5
 8003f50:	701a      	strb	r2, [r3, #0]
 8003f52:	e0b5      	b.n	80040c0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003f54:	687a      	ldr	r2, [r7, #4]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	212c      	movs	r1, #44	; 0x2c
 8003f5a:	fb01 f303 	mul.w	r3, r1, r3
 8003f5e:	4413      	add	r3, r2
 8003f60:	3361      	adds	r3, #97	; 0x61
 8003f62:	781b      	ldrb	r3, [r3, #0]
 8003f64:	2b06      	cmp	r3, #6
 8003f66:	d009      	beq.n	8003f7c <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	212c      	movs	r1, #44	; 0x2c
 8003f6e:	fb01 f303 	mul.w	r3, r1, r3
 8003f72:	4413      	add	r3, r2
 8003f74:	3361      	adds	r3, #97	; 0x61
 8003f76:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003f78:	2b08      	cmp	r3, #8
 8003f7a:	d150      	bne.n	800401e <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	212c      	movs	r1, #44	; 0x2c
 8003f82:	fb01 f303 	mul.w	r3, r1, r3
 8003f86:	4413      	add	r3, r2
 8003f88:	335c      	adds	r3, #92	; 0x5c
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	1c5a      	adds	r2, r3, #1
 8003f8e:	6879      	ldr	r1, [r7, #4]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	202c      	movs	r0, #44	; 0x2c
 8003f94:	fb00 f303 	mul.w	r3, r0, r3
 8003f98:	440b      	add	r3, r1
 8003f9a:	335c      	adds	r3, #92	; 0x5c
 8003f9c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	212c      	movs	r1, #44	; 0x2c
 8003fa4:	fb01 f303 	mul.w	r3, r1, r3
 8003fa8:	4413      	add	r3, r2
 8003faa:	335c      	adds	r3, #92	; 0x5c
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d912      	bls.n	8003fd8 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	212c      	movs	r1, #44	; 0x2c
 8003fb8:	fb01 f303 	mul.w	r3, r1, r3
 8003fbc:	4413      	add	r3, r2
 8003fbe:	335c      	adds	r3, #92	; 0x5c
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	212c      	movs	r1, #44	; 0x2c
 8003fca:	fb01 f303 	mul.w	r3, r1, r3
 8003fce:	4413      	add	r3, r2
 8003fd0:	3360      	adds	r3, #96	; 0x60
 8003fd2:	2204      	movs	r2, #4
 8003fd4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003fd6:	e073      	b.n	80040c0 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	212c      	movs	r1, #44	; 0x2c
 8003fde:	fb01 f303 	mul.w	r3, r1, r3
 8003fe2:	4413      	add	r3, r2
 8003fe4:	3360      	adds	r3, #96	; 0x60
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	015a      	lsls	r2, r3, #5
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004000:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004008:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	015a      	lsls	r2, r3, #5
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	4413      	add	r3, r2
 8004012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004016:	461a      	mov	r2, r3
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800401c:	e050      	b.n	80040c0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	212c      	movs	r1, #44	; 0x2c
 8004024:	fb01 f303 	mul.w	r3, r1, r3
 8004028:	4413      	add	r3, r2
 800402a:	3361      	adds	r3, #97	; 0x61
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	2b03      	cmp	r3, #3
 8004030:	d122      	bne.n	8004078 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	212c      	movs	r1, #44	; 0x2c
 8004038:	fb01 f303 	mul.w	r3, r1, r3
 800403c:	4413      	add	r3, r2
 800403e:	3360      	adds	r3, #96	; 0x60
 8004040:	2202      	movs	r2, #2
 8004042:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	015a      	lsls	r2, r3, #5
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	4413      	add	r3, r2
 800404c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800405a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004062:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	015a      	lsls	r2, r3, #5
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	4413      	add	r3, r2
 800406c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004070:	461a      	mov	r2, r3
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	6013      	str	r3, [r2, #0]
 8004076:	e023      	b.n	80040c0 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	212c      	movs	r1, #44	; 0x2c
 800407e:	fb01 f303 	mul.w	r3, r1, r3
 8004082:	4413      	add	r3, r2
 8004084:	3361      	adds	r3, #97	; 0x61
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	2b07      	cmp	r3, #7
 800408a:	d119      	bne.n	80040c0 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	212c      	movs	r1, #44	; 0x2c
 8004092:	fb01 f303 	mul.w	r3, r1, r3
 8004096:	4413      	add	r3, r2
 8004098:	335c      	adds	r3, #92	; 0x5c
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	1c5a      	adds	r2, r3, #1
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	202c      	movs	r0, #44	; 0x2c
 80040a4:	fb00 f303 	mul.w	r3, r0, r3
 80040a8:	440b      	add	r3, r1
 80040aa:	335c      	adds	r3, #92	; 0x5c
 80040ac:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	212c      	movs	r1, #44	; 0x2c
 80040b4:	fb01 f303 	mul.w	r3, r1, r3
 80040b8:	4413      	add	r3, r2
 80040ba:	3360      	adds	r3, #96	; 0x60
 80040bc:	2204      	movs	r2, #4
 80040be:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	015a      	lsls	r2, r3, #5
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	4413      	add	r3, r2
 80040c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040cc:	461a      	mov	r2, r3
 80040ce:	2302      	movs	r3, #2
 80040d0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	b2d9      	uxtb	r1, r3
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	202c      	movs	r0, #44	; 0x2c
 80040dc:	fb00 f303 	mul.w	r3, r0, r3
 80040e0:	4413      	add	r3, r2
 80040e2:	3360      	adds	r3, #96	; 0x60
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	461a      	mov	r2, r3
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f00b f8ab 	bl	800f244 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80040ee:	e061      	b.n	80041b4 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	015a      	lsls	r2, r3, #5
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	4413      	add	r3, r2
 80040f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f003 0310 	and.w	r3, r3, #16
 8004102:	2b10      	cmp	r3, #16
 8004104:	d156      	bne.n	80041b4 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	212c      	movs	r1, #44	; 0x2c
 800410c:	fb01 f303 	mul.w	r3, r1, r3
 8004110:	4413      	add	r3, r2
 8004112:	333f      	adds	r3, #63	; 0x3f
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	2b03      	cmp	r3, #3
 8004118:	d111      	bne.n	800413e <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	212c      	movs	r1, #44	; 0x2c
 8004120:	fb01 f303 	mul.w	r3, r1, r3
 8004124:	4413      	add	r3, r2
 8004126:	335c      	adds	r3, #92	; 0x5c
 8004128:	2200      	movs	r2, #0
 800412a:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	b2d2      	uxtb	r2, r2
 8004134:	4611      	mov	r1, r2
 8004136:	4618      	mov	r0, r3
 8004138:	f004 f9bd 	bl	80084b6 <USB_HC_Halt>
 800413c:	e031      	b.n	80041a2 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	212c      	movs	r1, #44	; 0x2c
 8004144:	fb01 f303 	mul.w	r3, r1, r3
 8004148:	4413      	add	r3, r2
 800414a:	333f      	adds	r3, #63	; 0x3f
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d009      	beq.n	8004166 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	212c      	movs	r1, #44	; 0x2c
 8004158:	fb01 f303 	mul.w	r3, r1, r3
 800415c:	4413      	add	r3, r2
 800415e:	333f      	adds	r3, #63	; 0x3f
 8004160:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004162:	2b02      	cmp	r3, #2
 8004164:	d11d      	bne.n	80041a2 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	212c      	movs	r1, #44	; 0x2c
 800416c:	fb01 f303 	mul.w	r3, r1, r3
 8004170:	4413      	add	r3, r2
 8004172:	335c      	adds	r3, #92	; 0x5c
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d110      	bne.n	80041a2 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	212c      	movs	r1, #44	; 0x2c
 8004186:	fb01 f303 	mul.w	r3, r1, r3
 800418a:	4413      	add	r3, r2
 800418c:	3361      	adds	r3, #97	; 0x61
 800418e:	2203      	movs	r2, #3
 8004190:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	b2d2      	uxtb	r2, r2
 800419a:	4611      	mov	r1, r2
 800419c:	4618      	mov	r0, r3
 800419e:	f004 f98a 	bl	80084b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	015a      	lsls	r2, r3, #5
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	4413      	add	r3, r2
 80041aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041ae:	461a      	mov	r2, r3
 80041b0:	2310      	movs	r3, #16
 80041b2:	6093      	str	r3, [r2, #8]
}
 80041b4:	bf00      	nop
 80041b6:	3718      	adds	r7, #24
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b088      	sub	sp, #32
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	460b      	mov	r3, r1
 80041c6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80041d2:	78fb      	ldrb	r3, [r7, #3]
 80041d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	015a      	lsls	r2, r3, #5
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	4413      	add	r3, r2
 80041de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	f003 0304 	and.w	r3, r3, #4
 80041e8:	2b04      	cmp	r3, #4
 80041ea:	d11a      	bne.n	8004222 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	015a      	lsls	r2, r3, #5
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	4413      	add	r3, r2
 80041f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041f8:	461a      	mov	r2, r3
 80041fa:	2304      	movs	r3, #4
 80041fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	212c      	movs	r1, #44	; 0x2c
 8004204:	fb01 f303 	mul.w	r3, r1, r3
 8004208:	4413      	add	r3, r2
 800420a:	3361      	adds	r3, #97	; 0x61
 800420c:	2206      	movs	r2, #6
 800420e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	697a      	ldr	r2, [r7, #20]
 8004216:	b2d2      	uxtb	r2, r2
 8004218:	4611      	mov	r1, r2
 800421a:	4618      	mov	r0, r3
 800421c:	f004 f94b 	bl	80084b6 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8004220:	e331      	b.n	8004886 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	015a      	lsls	r2, r3, #5
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	4413      	add	r3, r2
 800422a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f003 0320 	and.w	r3, r3, #32
 8004234:	2b20      	cmp	r3, #32
 8004236:	d12e      	bne.n	8004296 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	015a      	lsls	r2, r3, #5
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	4413      	add	r3, r2
 8004240:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004244:	461a      	mov	r2, r3
 8004246:	2320      	movs	r3, #32
 8004248:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	212c      	movs	r1, #44	; 0x2c
 8004250:	fb01 f303 	mul.w	r3, r1, r3
 8004254:	4413      	add	r3, r2
 8004256:	333d      	adds	r3, #61	; 0x3d
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	2b01      	cmp	r3, #1
 800425c:	f040 8313 	bne.w	8004886 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	212c      	movs	r1, #44	; 0x2c
 8004266:	fb01 f303 	mul.w	r3, r1, r3
 800426a:	4413      	add	r3, r2
 800426c:	333d      	adds	r3, #61	; 0x3d
 800426e:	2200      	movs	r2, #0
 8004270:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	212c      	movs	r1, #44	; 0x2c
 8004278:	fb01 f303 	mul.w	r3, r1, r3
 800427c:	4413      	add	r3, r2
 800427e:	3360      	adds	r3, #96	; 0x60
 8004280:	2202      	movs	r2, #2
 8004282:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	697a      	ldr	r2, [r7, #20]
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	4611      	mov	r1, r2
 800428e:	4618      	mov	r0, r3
 8004290:	f004 f911 	bl	80084b6 <USB_HC_Halt>
}
 8004294:	e2f7      	b.n	8004886 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	015a      	lsls	r2, r3, #5
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	4413      	add	r3, r2
 800429e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042ac:	d112      	bne.n	80042d4 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042ba:	461a      	mov	r2, r3
 80042bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042c0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	b2d2      	uxtb	r2, r2
 80042ca:	4611      	mov	r1, r2
 80042cc:	4618      	mov	r0, r3
 80042ce:	f004 f8f2 	bl	80084b6 <USB_HC_Halt>
}
 80042d2:	e2d8      	b.n	8004886 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	015a      	lsls	r2, r3, #5
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	4413      	add	r3, r2
 80042dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d140      	bne.n	800436c <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	212c      	movs	r1, #44	; 0x2c
 80042f0:	fb01 f303 	mul.w	r3, r1, r3
 80042f4:	4413      	add	r3, r2
 80042f6:	335c      	adds	r3, #92	; 0x5c
 80042f8:	2200      	movs	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	015a      	lsls	r2, r3, #5
 8004300:	69bb      	ldr	r3, [r7, #24]
 8004302:	4413      	add	r3, r2
 8004304:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800430e:	2b40      	cmp	r3, #64	; 0x40
 8004310:	d111      	bne.n	8004336 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	212c      	movs	r1, #44	; 0x2c
 8004318:	fb01 f303 	mul.w	r3, r1, r3
 800431c:	4413      	add	r3, r2
 800431e:	333d      	adds	r3, #61	; 0x3d
 8004320:	2201      	movs	r2, #1
 8004322:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	015a      	lsls	r2, r3, #5
 8004328:	69bb      	ldr	r3, [r7, #24]
 800432a:	4413      	add	r3, r2
 800432c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004330:	461a      	mov	r2, r3
 8004332:	2340      	movs	r3, #64	; 0x40
 8004334:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	015a      	lsls	r2, r3, #5
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	4413      	add	r3, r2
 800433e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004342:	461a      	mov	r2, r3
 8004344:	2301      	movs	r3, #1
 8004346:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	212c      	movs	r1, #44	; 0x2c
 800434e:	fb01 f303 	mul.w	r3, r1, r3
 8004352:	4413      	add	r3, r2
 8004354:	3361      	adds	r3, #97	; 0x61
 8004356:	2201      	movs	r2, #1
 8004358:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	b2d2      	uxtb	r2, r2
 8004362:	4611      	mov	r1, r2
 8004364:	4618      	mov	r0, r3
 8004366:	f004 f8a6 	bl	80084b6 <USB_HC_Halt>
}
 800436a:	e28c      	b.n	8004886 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	015a      	lsls	r2, r3, #5
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	4413      	add	r3, r2
 8004374:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800437e:	2b40      	cmp	r3, #64	; 0x40
 8004380:	d12c      	bne.n	80043dc <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	212c      	movs	r1, #44	; 0x2c
 8004388:	fb01 f303 	mul.w	r3, r1, r3
 800438c:	4413      	add	r3, r2
 800438e:	3361      	adds	r3, #97	; 0x61
 8004390:	2204      	movs	r2, #4
 8004392:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	212c      	movs	r1, #44	; 0x2c
 800439a:	fb01 f303 	mul.w	r3, r1, r3
 800439e:	4413      	add	r3, r2
 80043a0:	333d      	adds	r3, #61	; 0x3d
 80043a2:	2201      	movs	r2, #1
 80043a4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	212c      	movs	r1, #44	; 0x2c
 80043ac:	fb01 f303 	mul.w	r3, r1, r3
 80043b0:	4413      	add	r3, r2
 80043b2:	335c      	adds	r3, #92	; 0x5c
 80043b4:	2200      	movs	r2, #0
 80043b6:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	697a      	ldr	r2, [r7, #20]
 80043be:	b2d2      	uxtb	r2, r2
 80043c0:	4611      	mov	r1, r2
 80043c2:	4618      	mov	r0, r3
 80043c4:	f004 f877 	bl	80084b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	015a      	lsls	r2, r3, #5
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	4413      	add	r3, r2
 80043d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043d4:	461a      	mov	r2, r3
 80043d6:	2340      	movs	r3, #64	; 0x40
 80043d8:	6093      	str	r3, [r2, #8]
}
 80043da:	e254      	b.n	8004886 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	015a      	lsls	r2, r3, #5
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	4413      	add	r3, r2
 80043e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 0308 	and.w	r3, r3, #8
 80043ee:	2b08      	cmp	r3, #8
 80043f0:	d11a      	bne.n	8004428 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	015a      	lsls	r2, r3, #5
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	4413      	add	r3, r2
 80043fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043fe:	461a      	mov	r2, r3
 8004400:	2308      	movs	r3, #8
 8004402:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	212c      	movs	r1, #44	; 0x2c
 800440a:	fb01 f303 	mul.w	r3, r1, r3
 800440e:	4413      	add	r3, r2
 8004410:	3361      	adds	r3, #97	; 0x61
 8004412:	2205      	movs	r2, #5
 8004414:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	697a      	ldr	r2, [r7, #20]
 800441c:	b2d2      	uxtb	r2, r2
 800441e:	4611      	mov	r1, r2
 8004420:	4618      	mov	r0, r3
 8004422:	f004 f848 	bl	80084b6 <USB_HC_Halt>
}
 8004426:	e22e      	b.n	8004886 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	015a      	lsls	r2, r3, #5
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	4413      	add	r3, r2
 8004430:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 0310 	and.w	r3, r3, #16
 800443a:	2b10      	cmp	r3, #16
 800443c:	d140      	bne.n	80044c0 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	212c      	movs	r1, #44	; 0x2c
 8004444:	fb01 f303 	mul.w	r3, r1, r3
 8004448:	4413      	add	r3, r2
 800444a:	335c      	adds	r3, #92	; 0x5c
 800444c:	2200      	movs	r2, #0
 800444e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	212c      	movs	r1, #44	; 0x2c
 8004456:	fb01 f303 	mul.w	r3, r1, r3
 800445a:	4413      	add	r3, r2
 800445c:	3361      	adds	r3, #97	; 0x61
 800445e:	2203      	movs	r2, #3
 8004460:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	212c      	movs	r1, #44	; 0x2c
 8004468:	fb01 f303 	mul.w	r3, r1, r3
 800446c:	4413      	add	r3, r2
 800446e:	333d      	adds	r3, #61	; 0x3d
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d112      	bne.n	800449c <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	212c      	movs	r1, #44	; 0x2c
 800447c:	fb01 f303 	mul.w	r3, r1, r3
 8004480:	4413      	add	r3, r2
 8004482:	333c      	adds	r3, #60	; 0x3c
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d108      	bne.n	800449c <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	212c      	movs	r1, #44	; 0x2c
 8004490:	fb01 f303 	mul.w	r3, r1, r3
 8004494:	4413      	add	r3, r2
 8004496:	333d      	adds	r3, #61	; 0x3d
 8004498:	2201      	movs	r2, #1
 800449a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	b2d2      	uxtb	r2, r2
 80044a4:	4611      	mov	r1, r2
 80044a6:	4618      	mov	r0, r3
 80044a8:	f004 f805 	bl	80084b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	015a      	lsls	r2, r3, #5
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	4413      	add	r3, r2
 80044b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044b8:	461a      	mov	r2, r3
 80044ba:	2310      	movs	r3, #16
 80044bc:	6093      	str	r3, [r2, #8]
}
 80044be:	e1e2      	b.n	8004886 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	015a      	lsls	r2, r3, #5
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	4413      	add	r3, r2
 80044c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044d2:	2b80      	cmp	r3, #128	; 0x80
 80044d4:	d164      	bne.n	80045a0 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d111      	bne.n	8004502 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	212c      	movs	r1, #44	; 0x2c
 80044e4:	fb01 f303 	mul.w	r3, r1, r3
 80044e8:	4413      	add	r3, r2
 80044ea:	3361      	adds	r3, #97	; 0x61
 80044ec:	2206      	movs	r2, #6
 80044ee:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	697a      	ldr	r2, [r7, #20]
 80044f6:	b2d2      	uxtb	r2, r2
 80044f8:	4611      	mov	r1, r2
 80044fa:	4618      	mov	r0, r3
 80044fc:	f003 ffdb 	bl	80084b6 <USB_HC_Halt>
 8004500:	e044      	b.n	800458c <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	212c      	movs	r1, #44	; 0x2c
 8004508:	fb01 f303 	mul.w	r3, r1, r3
 800450c:	4413      	add	r3, r2
 800450e:	335c      	adds	r3, #92	; 0x5c
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	1c5a      	adds	r2, r3, #1
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	202c      	movs	r0, #44	; 0x2c
 800451a:	fb00 f303 	mul.w	r3, r0, r3
 800451e:	440b      	add	r3, r1
 8004520:	335c      	adds	r3, #92	; 0x5c
 8004522:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	212c      	movs	r1, #44	; 0x2c
 800452a:	fb01 f303 	mul.w	r3, r1, r3
 800452e:	4413      	add	r3, r2
 8004530:	335c      	adds	r3, #92	; 0x5c
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2b02      	cmp	r3, #2
 8004536:	d920      	bls.n	800457a <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	212c      	movs	r1, #44	; 0x2c
 800453e:	fb01 f303 	mul.w	r3, r1, r3
 8004542:	4413      	add	r3, r2
 8004544:	335c      	adds	r3, #92	; 0x5c
 8004546:	2200      	movs	r2, #0
 8004548:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	212c      	movs	r1, #44	; 0x2c
 8004550:	fb01 f303 	mul.w	r3, r1, r3
 8004554:	4413      	add	r3, r2
 8004556:	3360      	adds	r3, #96	; 0x60
 8004558:	2204      	movs	r2, #4
 800455a:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	b2d9      	uxtb	r1, r3
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	202c      	movs	r0, #44	; 0x2c
 8004566:	fb00 f303 	mul.w	r3, r0, r3
 800456a:	4413      	add	r3, r2
 800456c:	3360      	adds	r3, #96	; 0x60
 800456e:	781b      	ldrb	r3, [r3, #0]
 8004570:	461a      	mov	r2, r3
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f00a fe66 	bl	800f244 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004578:	e008      	b.n	800458c <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	212c      	movs	r1, #44	; 0x2c
 8004580:	fb01 f303 	mul.w	r3, r1, r3
 8004584:	4413      	add	r3, r2
 8004586:	3360      	adds	r3, #96	; 0x60
 8004588:	2202      	movs	r2, #2
 800458a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	015a      	lsls	r2, r3, #5
 8004590:	69bb      	ldr	r3, [r7, #24]
 8004592:	4413      	add	r3, r2
 8004594:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004598:	461a      	mov	r2, r3
 800459a:	2380      	movs	r3, #128	; 0x80
 800459c:	6093      	str	r3, [r2, #8]
}
 800459e:	e172      	b.n	8004886 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	015a      	lsls	r2, r3, #5
 80045a4:	69bb      	ldr	r3, [r7, #24]
 80045a6:	4413      	add	r3, r2
 80045a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045b6:	d11b      	bne.n	80045f0 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80045b8:	687a      	ldr	r2, [r7, #4]
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	212c      	movs	r1, #44	; 0x2c
 80045be:	fb01 f303 	mul.w	r3, r1, r3
 80045c2:	4413      	add	r3, r2
 80045c4:	3361      	adds	r3, #97	; 0x61
 80045c6:	2208      	movs	r2, #8
 80045c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	4611      	mov	r1, r2
 80045d4:	4618      	mov	r0, r3
 80045d6:	f003 ff6e 	bl	80084b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	015a      	lsls	r2, r3, #5
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	4413      	add	r3, r2
 80045e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045e6:	461a      	mov	r2, r3
 80045e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045ec:	6093      	str	r3, [r2, #8]
}
 80045ee:	e14a      	b.n	8004886 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	015a      	lsls	r2, r3, #5
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	4413      	add	r3, r2
 80045f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b02      	cmp	r3, #2
 8004604:	f040 813f 	bne.w	8004886 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	212c      	movs	r1, #44	; 0x2c
 800460e:	fb01 f303 	mul.w	r3, r1, r3
 8004612:	4413      	add	r3, r2
 8004614:	3361      	adds	r3, #97	; 0x61
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	2b01      	cmp	r3, #1
 800461a:	d17d      	bne.n	8004718 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	212c      	movs	r1, #44	; 0x2c
 8004622:	fb01 f303 	mul.w	r3, r1, r3
 8004626:	4413      	add	r3, r2
 8004628:	3360      	adds	r3, #96	; 0x60
 800462a:	2201      	movs	r2, #1
 800462c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	212c      	movs	r1, #44	; 0x2c
 8004634:	fb01 f303 	mul.w	r3, r1, r3
 8004638:	4413      	add	r3, r2
 800463a:	333f      	adds	r3, #63	; 0x3f
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	2b02      	cmp	r3, #2
 8004640:	d00a      	beq.n	8004658 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	212c      	movs	r1, #44	; 0x2c
 8004648:	fb01 f303 	mul.w	r3, r1, r3
 800464c:	4413      	add	r3, r2
 800464e:	333f      	adds	r3, #63	; 0x3f
 8004650:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004652:	2b03      	cmp	r3, #3
 8004654:	f040 8100 	bne.w	8004858 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d113      	bne.n	8004688 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	212c      	movs	r1, #44	; 0x2c
 8004666:	fb01 f303 	mul.w	r3, r1, r3
 800466a:	4413      	add	r3, r2
 800466c:	3355      	adds	r3, #85	; 0x55
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	f083 0301 	eor.w	r3, r3, #1
 8004674:	b2d8      	uxtb	r0, r3
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	212c      	movs	r1, #44	; 0x2c
 800467c:	fb01 f303 	mul.w	r3, r1, r3
 8004680:	4413      	add	r3, r2
 8004682:	3355      	adds	r3, #85	; 0x55
 8004684:	4602      	mov	r2, r0
 8004686:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	691b      	ldr	r3, [r3, #16]
 800468c:	2b01      	cmp	r3, #1
 800468e:	f040 80e3 	bne.w	8004858 <HCD_HC_OUT_IRQHandler+0x69c>
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	212c      	movs	r1, #44	; 0x2c
 8004698:	fb01 f303 	mul.w	r3, r1, r3
 800469c:	4413      	add	r3, r2
 800469e:	334c      	adds	r3, #76	; 0x4c
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f000 80d8 	beq.w	8004858 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	212c      	movs	r1, #44	; 0x2c
 80046ae:	fb01 f303 	mul.w	r3, r1, r3
 80046b2:	4413      	add	r3, r2
 80046b4:	334c      	adds	r3, #76	; 0x4c
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	6879      	ldr	r1, [r7, #4]
 80046ba:	697a      	ldr	r2, [r7, #20]
 80046bc:	202c      	movs	r0, #44	; 0x2c
 80046be:	fb00 f202 	mul.w	r2, r0, r2
 80046c2:	440a      	add	r2, r1
 80046c4:	3240      	adds	r2, #64	; 0x40
 80046c6:	8812      	ldrh	r2, [r2, #0]
 80046c8:	4413      	add	r3, r2
 80046ca:	3b01      	subs	r3, #1
 80046cc:	6879      	ldr	r1, [r7, #4]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	202c      	movs	r0, #44	; 0x2c
 80046d2:	fb00 f202 	mul.w	r2, r0, r2
 80046d6:	440a      	add	r2, r1
 80046d8:	3240      	adds	r2, #64	; 0x40
 80046da:	8812      	ldrh	r2, [r2, #0]
 80046dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80046e0:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f000 80b5 	beq.w	8004858 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	212c      	movs	r1, #44	; 0x2c
 80046f4:	fb01 f303 	mul.w	r3, r1, r3
 80046f8:	4413      	add	r3, r2
 80046fa:	3355      	adds	r3, #85	; 0x55
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	f083 0301 	eor.w	r3, r3, #1
 8004702:	b2d8      	uxtb	r0, r3
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	212c      	movs	r1, #44	; 0x2c
 800470a:	fb01 f303 	mul.w	r3, r1, r3
 800470e:	4413      	add	r3, r2
 8004710:	3355      	adds	r3, #85	; 0x55
 8004712:	4602      	mov	r2, r0
 8004714:	701a      	strb	r2, [r3, #0]
 8004716:	e09f      	b.n	8004858 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	212c      	movs	r1, #44	; 0x2c
 800471e:	fb01 f303 	mul.w	r3, r1, r3
 8004722:	4413      	add	r3, r2
 8004724:	3361      	adds	r3, #97	; 0x61
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	2b03      	cmp	r3, #3
 800472a:	d109      	bne.n	8004740 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	212c      	movs	r1, #44	; 0x2c
 8004732:	fb01 f303 	mul.w	r3, r1, r3
 8004736:	4413      	add	r3, r2
 8004738:	3360      	adds	r3, #96	; 0x60
 800473a:	2202      	movs	r2, #2
 800473c:	701a      	strb	r2, [r3, #0]
 800473e:	e08b      	b.n	8004858 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	212c      	movs	r1, #44	; 0x2c
 8004746:	fb01 f303 	mul.w	r3, r1, r3
 800474a:	4413      	add	r3, r2
 800474c:	3361      	adds	r3, #97	; 0x61
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	2b04      	cmp	r3, #4
 8004752:	d109      	bne.n	8004768 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	212c      	movs	r1, #44	; 0x2c
 800475a:	fb01 f303 	mul.w	r3, r1, r3
 800475e:	4413      	add	r3, r2
 8004760:	3360      	adds	r3, #96	; 0x60
 8004762:	2202      	movs	r2, #2
 8004764:	701a      	strb	r2, [r3, #0]
 8004766:	e077      	b.n	8004858 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	212c      	movs	r1, #44	; 0x2c
 800476e:	fb01 f303 	mul.w	r3, r1, r3
 8004772:	4413      	add	r3, r2
 8004774:	3361      	adds	r3, #97	; 0x61
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	2b05      	cmp	r3, #5
 800477a:	d109      	bne.n	8004790 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	212c      	movs	r1, #44	; 0x2c
 8004782:	fb01 f303 	mul.w	r3, r1, r3
 8004786:	4413      	add	r3, r2
 8004788:	3360      	adds	r3, #96	; 0x60
 800478a:	2205      	movs	r2, #5
 800478c:	701a      	strb	r2, [r3, #0]
 800478e:	e063      	b.n	8004858 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	212c      	movs	r1, #44	; 0x2c
 8004796:	fb01 f303 	mul.w	r3, r1, r3
 800479a:	4413      	add	r3, r2
 800479c:	3361      	adds	r3, #97	; 0x61
 800479e:	781b      	ldrb	r3, [r3, #0]
 80047a0:	2b06      	cmp	r3, #6
 80047a2:	d009      	beq.n	80047b8 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	212c      	movs	r1, #44	; 0x2c
 80047aa:	fb01 f303 	mul.w	r3, r1, r3
 80047ae:	4413      	add	r3, r2
 80047b0:	3361      	adds	r3, #97	; 0x61
 80047b2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80047b4:	2b08      	cmp	r3, #8
 80047b6:	d14f      	bne.n	8004858 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	212c      	movs	r1, #44	; 0x2c
 80047be:	fb01 f303 	mul.w	r3, r1, r3
 80047c2:	4413      	add	r3, r2
 80047c4:	335c      	adds	r3, #92	; 0x5c
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	1c5a      	adds	r2, r3, #1
 80047ca:	6879      	ldr	r1, [r7, #4]
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	202c      	movs	r0, #44	; 0x2c
 80047d0:	fb00 f303 	mul.w	r3, r0, r3
 80047d4:	440b      	add	r3, r1
 80047d6:	335c      	adds	r3, #92	; 0x5c
 80047d8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	212c      	movs	r1, #44	; 0x2c
 80047e0:	fb01 f303 	mul.w	r3, r1, r3
 80047e4:	4413      	add	r3, r2
 80047e6:	335c      	adds	r3, #92	; 0x5c
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d912      	bls.n	8004814 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	212c      	movs	r1, #44	; 0x2c
 80047f4:	fb01 f303 	mul.w	r3, r1, r3
 80047f8:	4413      	add	r3, r2
 80047fa:	335c      	adds	r3, #92	; 0x5c
 80047fc:	2200      	movs	r2, #0
 80047fe:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	212c      	movs	r1, #44	; 0x2c
 8004806:	fb01 f303 	mul.w	r3, r1, r3
 800480a:	4413      	add	r3, r2
 800480c:	3360      	adds	r3, #96	; 0x60
 800480e:	2204      	movs	r2, #4
 8004810:	701a      	strb	r2, [r3, #0]
 8004812:	e021      	b.n	8004858 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	212c      	movs	r1, #44	; 0x2c
 800481a:	fb01 f303 	mul.w	r3, r1, r3
 800481e:	4413      	add	r3, r2
 8004820:	3360      	adds	r3, #96	; 0x60
 8004822:	2202      	movs	r2, #2
 8004824:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	015a      	lsls	r2, r3, #5
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	4413      	add	r3, r2
 800482e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800483c:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004844:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	015a      	lsls	r2, r3, #5
 800484a:	69bb      	ldr	r3, [r7, #24]
 800484c:	4413      	add	r3, r2
 800484e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004852:	461a      	mov	r2, r3
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	015a      	lsls	r2, r3, #5
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	4413      	add	r3, r2
 8004860:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004864:	461a      	mov	r2, r3
 8004866:	2302      	movs	r3, #2
 8004868:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	b2d9      	uxtb	r1, r3
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	202c      	movs	r0, #44	; 0x2c
 8004874:	fb00 f303 	mul.w	r3, r0, r3
 8004878:	4413      	add	r3, r2
 800487a:	3360      	adds	r3, #96	; 0x60
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f00a fcdf 	bl	800f244 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004886:	bf00      	nop
 8004888:	3720      	adds	r7, #32
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800488e:	b580      	push	{r7, lr}
 8004890:	b08a      	sub	sp, #40	; 0x28
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800489c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
 80048a6:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	f003 030f 	and.w	r3, r3, #15
 80048ae:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	0c5b      	lsrs	r3, r3, #17
 80048b4:	f003 030f 	and.w	r3, r3, #15
 80048b8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	091b      	lsrs	r3, r3, #4
 80048be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048c2:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d004      	beq.n	80048d4 <HCD_RXQLVL_IRQHandler+0x46>
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	2b05      	cmp	r3, #5
 80048ce:	f000 80a9 	beq.w	8004a24 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80048d2:	e0aa      	b.n	8004a2a <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f000 80a6 	beq.w	8004a28 <HCD_RXQLVL_IRQHandler+0x19a>
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	212c      	movs	r1, #44	; 0x2c
 80048e2:	fb01 f303 	mul.w	r3, r1, r3
 80048e6:	4413      	add	r3, r2
 80048e8:	3344      	adds	r3, #68	; 0x44
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	f000 809b 	beq.w	8004a28 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	212c      	movs	r1, #44	; 0x2c
 80048f8:	fb01 f303 	mul.w	r3, r1, r3
 80048fc:	4413      	add	r3, r2
 80048fe:	3350      	adds	r3, #80	; 0x50
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	441a      	add	r2, r3
 8004906:	6879      	ldr	r1, [r7, #4]
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	202c      	movs	r0, #44	; 0x2c
 800490c:	fb00 f303 	mul.w	r3, r0, r3
 8004910:	440b      	add	r3, r1
 8004912:	334c      	adds	r3, #76	; 0x4c
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d87a      	bhi.n	8004a10 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6818      	ldr	r0, [r3, #0]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	212c      	movs	r1, #44	; 0x2c
 8004924:	fb01 f303 	mul.w	r3, r1, r3
 8004928:	4413      	add	r3, r2
 800492a:	3344      	adds	r3, #68	; 0x44
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	693a      	ldr	r2, [r7, #16]
 8004930:	b292      	uxth	r2, r2
 8004932:	4619      	mov	r1, r3
 8004934:	f003 f916 	bl	8007b64 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	212c      	movs	r1, #44	; 0x2c
 800493e:	fb01 f303 	mul.w	r3, r1, r3
 8004942:	4413      	add	r3, r2
 8004944:	3344      	adds	r3, #68	; 0x44
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	441a      	add	r2, r3
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	202c      	movs	r0, #44	; 0x2c
 8004952:	fb00 f303 	mul.w	r3, r0, r3
 8004956:	440b      	add	r3, r1
 8004958:	3344      	adds	r3, #68	; 0x44
 800495a:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	212c      	movs	r1, #44	; 0x2c
 8004962:	fb01 f303 	mul.w	r3, r1, r3
 8004966:	4413      	add	r3, r2
 8004968:	3350      	adds	r3, #80	; 0x50
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	441a      	add	r2, r3
 8004970:	6879      	ldr	r1, [r7, #4]
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	202c      	movs	r0, #44	; 0x2c
 8004976:	fb00 f303 	mul.w	r3, r0, r3
 800497a:	440b      	add	r3, r1
 800497c:	3350      	adds	r3, #80	; 0x50
 800497e:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	015a      	lsls	r2, r3, #5
 8004984:	6a3b      	ldr	r3, [r7, #32]
 8004986:	4413      	add	r3, r2
 8004988:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	0cdb      	lsrs	r3, r3, #19
 8004990:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004994:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	212c      	movs	r1, #44	; 0x2c
 800499c:	fb01 f303 	mul.w	r3, r1, r3
 80049a0:	4413      	add	r3, r2
 80049a2:	3340      	adds	r3, #64	; 0x40
 80049a4:	881b      	ldrh	r3, [r3, #0]
 80049a6:	461a      	mov	r2, r3
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d13c      	bne.n	8004a28 <HCD_RXQLVL_IRQHandler+0x19a>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d039      	beq.n	8004a28 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	015a      	lsls	r2, r3, #5
 80049b8:	6a3b      	ldr	r3, [r7, #32]
 80049ba:	4413      	add	r3, r2
 80049bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80049ca:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80049d2:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	015a      	lsls	r2, r3, #5
 80049d8:	6a3b      	ldr	r3, [r7, #32]
 80049da:	4413      	add	r3, r2
 80049dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049e0:	461a      	mov	r2, r3
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	212c      	movs	r1, #44	; 0x2c
 80049ec:	fb01 f303 	mul.w	r3, r1, r3
 80049f0:	4413      	add	r3, r2
 80049f2:	3354      	adds	r3, #84	; 0x54
 80049f4:	781b      	ldrb	r3, [r3, #0]
 80049f6:	f083 0301 	eor.w	r3, r3, #1
 80049fa:	b2d8      	uxtb	r0, r3
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	69bb      	ldr	r3, [r7, #24]
 8004a00:	212c      	movs	r1, #44	; 0x2c
 8004a02:	fb01 f303 	mul.w	r3, r1, r3
 8004a06:	4413      	add	r3, r2
 8004a08:	3354      	adds	r3, #84	; 0x54
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	701a      	strb	r2, [r3, #0]
      break;
 8004a0e:	e00b      	b.n	8004a28 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	212c      	movs	r1, #44	; 0x2c
 8004a16:	fb01 f303 	mul.w	r3, r1, r3
 8004a1a:	4413      	add	r3, r2
 8004a1c:	3360      	adds	r3, #96	; 0x60
 8004a1e:	2204      	movs	r2, #4
 8004a20:	701a      	strb	r2, [r3, #0]
      break;
 8004a22:	e001      	b.n	8004a28 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8004a24:	bf00      	nop
 8004a26:	e000      	b.n	8004a2a <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8004a28:	bf00      	nop
  }
}
 8004a2a:	bf00      	nop
 8004a2c:	3728      	adds	r7, #40	; 0x28
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b086      	sub	sp, #24
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004a5e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d10b      	bne.n	8004a82 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d102      	bne.n	8004a7a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f00a fbc9 	bl	800f20c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	f043 0302 	orr.w	r3, r3, #2
 8004a80:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f003 0308 	and.w	r3, r3, #8
 8004a88:	2b08      	cmp	r3, #8
 8004a8a:	d132      	bne.n	8004af2 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	f043 0308 	orr.w	r3, r3, #8
 8004a92:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f003 0304 	and.w	r3, r3, #4
 8004a9a:	2b04      	cmp	r3, #4
 8004a9c:	d126      	bne.n	8004aec <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d113      	bne.n	8004ace <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004aac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004ab0:	d106      	bne.n	8004ac0 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2102      	movs	r1, #2
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f003 f9c1 	bl	8007e40 <USB_InitFSLSPClkSel>
 8004abe:	e011      	b.n	8004ae4 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2101      	movs	r1, #1
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f003 f9ba 	bl	8007e40 <USB_InitFSLSPClkSel>
 8004acc:	e00a      	b.n	8004ae4 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d106      	bne.n	8004ae4 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004adc:	461a      	mov	r2, r3
 8004ade:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004ae2:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f00a fbbb 	bl	800f260 <HAL_HCD_PortEnabled_Callback>
 8004aea:	e002      	b.n	8004af2 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f00a fbc5 	bl	800f27c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f003 0320 	and.w	r3, r3, #32
 8004af8:	2b20      	cmp	r3, #32
 8004afa:	d103      	bne.n	8004b04 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	f043 0320 	orr.w	r3, r3, #32
 8004b02:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	6013      	str	r3, [r2, #0]
}
 8004b10:	bf00      	nop
 8004b12:	3718      	adds	r7, #24
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e12b      	b.n	8004d82 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d106      	bne.n	8004b44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f7fc fdb0 	bl	80016a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2224      	movs	r2, #36	; 0x24
 8004b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f022 0201 	bic.w	r2, r2, #1
 8004b5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b7c:	f002 fcda 	bl	8007534 <HAL_RCC_GetPCLK1Freq>
 8004b80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	4a81      	ldr	r2, [pc, #516]	; (8004d8c <HAL_I2C_Init+0x274>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d807      	bhi.n	8004b9c <HAL_I2C_Init+0x84>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	4a80      	ldr	r2, [pc, #512]	; (8004d90 <HAL_I2C_Init+0x278>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	bf94      	ite	ls
 8004b94:	2301      	movls	r3, #1
 8004b96:	2300      	movhi	r3, #0
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	e006      	b.n	8004baa <HAL_I2C_Init+0x92>
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4a7d      	ldr	r2, [pc, #500]	; (8004d94 <HAL_I2C_Init+0x27c>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	bf94      	ite	ls
 8004ba4:	2301      	movls	r3, #1
 8004ba6:	2300      	movhi	r3, #0
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d001      	beq.n	8004bb2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e0e7      	b.n	8004d82 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	4a78      	ldr	r2, [pc, #480]	; (8004d98 <HAL_I2C_Init+0x280>)
 8004bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bba:	0c9b      	lsrs	r3, r3, #18
 8004bbc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	6a1b      	ldr	r3, [r3, #32]
 8004bd8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	4a6a      	ldr	r2, [pc, #424]	; (8004d8c <HAL_I2C_Init+0x274>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d802      	bhi.n	8004bec <HAL_I2C_Init+0xd4>
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	3301      	adds	r3, #1
 8004bea:	e009      	b.n	8004c00 <HAL_I2C_Init+0xe8>
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004bf2:	fb02 f303 	mul.w	r3, r2, r3
 8004bf6:	4a69      	ldr	r2, [pc, #420]	; (8004d9c <HAL_I2C_Init+0x284>)
 8004bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfc:	099b      	lsrs	r3, r3, #6
 8004bfe:	3301      	adds	r3, #1
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	6812      	ldr	r2, [r2, #0]
 8004c04:	430b      	orrs	r3, r1
 8004c06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	69db      	ldr	r3, [r3, #28]
 8004c0e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004c12:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	495c      	ldr	r1, [pc, #368]	; (8004d8c <HAL_I2C_Init+0x274>)
 8004c1c:	428b      	cmp	r3, r1
 8004c1e:	d819      	bhi.n	8004c54 <HAL_I2C_Init+0x13c>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	1e59      	subs	r1, r3, #1
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c2e:	1c59      	adds	r1, r3, #1
 8004c30:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004c34:	400b      	ands	r3, r1
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00a      	beq.n	8004c50 <HAL_I2C_Init+0x138>
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	1e59      	subs	r1, r3, #1
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	005b      	lsls	r3, r3, #1
 8004c44:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c48:	3301      	adds	r3, #1
 8004c4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c4e:	e051      	b.n	8004cf4 <HAL_I2C_Init+0x1dc>
 8004c50:	2304      	movs	r3, #4
 8004c52:	e04f      	b.n	8004cf4 <HAL_I2C_Init+0x1dc>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d111      	bne.n	8004c80 <HAL_I2C_Init+0x168>
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	1e58      	subs	r0, r3, #1
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6859      	ldr	r1, [r3, #4]
 8004c64:	460b      	mov	r3, r1
 8004c66:	005b      	lsls	r3, r3, #1
 8004c68:	440b      	add	r3, r1
 8004c6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c6e:	3301      	adds	r3, #1
 8004c70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	bf0c      	ite	eq
 8004c78:	2301      	moveq	r3, #1
 8004c7a:	2300      	movne	r3, #0
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	e012      	b.n	8004ca6 <HAL_I2C_Init+0x18e>
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	1e58      	subs	r0, r3, #1
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6859      	ldr	r1, [r3, #4]
 8004c88:	460b      	mov	r3, r1
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	440b      	add	r3, r1
 8004c8e:	0099      	lsls	r1, r3, #2
 8004c90:	440b      	add	r3, r1
 8004c92:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c96:	3301      	adds	r3, #1
 8004c98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	bf0c      	ite	eq
 8004ca0:	2301      	moveq	r3, #1
 8004ca2:	2300      	movne	r3, #0
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d001      	beq.n	8004cae <HAL_I2C_Init+0x196>
 8004caa:	2301      	movs	r3, #1
 8004cac:	e022      	b.n	8004cf4 <HAL_I2C_Init+0x1dc>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10e      	bne.n	8004cd4 <HAL_I2C_Init+0x1bc>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	1e58      	subs	r0, r3, #1
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6859      	ldr	r1, [r3, #4]
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	005b      	lsls	r3, r3, #1
 8004cc2:	440b      	add	r3, r1
 8004cc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cc8:	3301      	adds	r3, #1
 8004cca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cd2:	e00f      	b.n	8004cf4 <HAL_I2C_Init+0x1dc>
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	1e58      	subs	r0, r3, #1
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6859      	ldr	r1, [r3, #4]
 8004cdc:	460b      	mov	r3, r1
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	440b      	add	r3, r1
 8004ce2:	0099      	lsls	r1, r3, #2
 8004ce4:	440b      	add	r3, r1
 8004ce6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cea:	3301      	adds	r3, #1
 8004cec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cf0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004cf4:	6879      	ldr	r1, [r7, #4]
 8004cf6:	6809      	ldr	r1, [r1, #0]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	69da      	ldr	r2, [r3, #28]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a1b      	ldr	r3, [r3, #32]
 8004d0e:	431a      	orrs	r2, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	430a      	orrs	r2, r1
 8004d16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004d22:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	6911      	ldr	r1, [r2, #16]
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	68d2      	ldr	r2, [r2, #12]
 8004d2e:	4311      	orrs	r1, r2
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	6812      	ldr	r2, [r2, #0]
 8004d34:	430b      	orrs	r3, r1
 8004d36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	695a      	ldr	r2, [r3, #20]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f042 0201 	orr.w	r2, r2, #1
 8004d62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2220      	movs	r2, #32
 8004d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	000186a0 	.word	0x000186a0
 8004d90:	001e847f 	.word	0x001e847f
 8004d94:	003d08ff 	.word	0x003d08ff
 8004d98:	431bde83 	.word	0x431bde83
 8004d9c:	10624dd3 	.word	0x10624dd3

08004da0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d101      	bne.n	8004db2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e021      	b.n	8004df6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2224      	movs	r2, #36	; 0x24
 8004db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f022 0201 	bic.w	r2, r2, #1
 8004dc8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7fc fcf8 	bl	80017c0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3708      	adds	r7, #8
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
	...

08004e00 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b088      	sub	sp, #32
 8004e04:	af02      	add	r7, sp, #8
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	4608      	mov	r0, r1
 8004e0a:	4611      	mov	r1, r2
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	4603      	mov	r3, r0
 8004e10:	817b      	strh	r3, [r7, #10]
 8004e12:	460b      	mov	r3, r1
 8004e14:	813b      	strh	r3, [r7, #8]
 8004e16:	4613      	mov	r3, r2
 8004e18:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e1a:	f7fd fa59 	bl	80022d0 <HAL_GetTick>
 8004e1e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	2b20      	cmp	r3, #32
 8004e2a:	f040 80d9 	bne.w	8004fe0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	2319      	movs	r3, #25
 8004e34:	2201      	movs	r2, #1
 8004e36:	496d      	ldr	r1, [pc, #436]	; (8004fec <HAL_I2C_Mem_Write+0x1ec>)
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f000 fc8d 	bl	8005758 <I2C_WaitOnFlagUntilTimeout>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004e44:	2302      	movs	r3, #2
 8004e46:	e0cc      	b.n	8004fe2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d101      	bne.n	8004e56 <HAL_I2C_Mem_Write+0x56>
 8004e52:	2302      	movs	r3, #2
 8004e54:	e0c5      	b.n	8004fe2 <HAL_I2C_Mem_Write+0x1e2>
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d007      	beq.n	8004e7c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 0201 	orr.w	r2, r2, #1
 8004e7a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e8a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2221      	movs	r2, #33	; 0x21
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2240      	movs	r2, #64	; 0x40
 8004e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6a3a      	ldr	r2, [r7, #32]
 8004ea6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004eac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	4a4d      	ldr	r2, [pc, #308]	; (8004ff0 <HAL_I2C_Mem_Write+0x1f0>)
 8004ebc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ebe:	88f8      	ldrh	r0, [r7, #6]
 8004ec0:	893a      	ldrh	r2, [r7, #8]
 8004ec2:	8979      	ldrh	r1, [r7, #10]
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	9301      	str	r3, [sp, #4]
 8004ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eca:	9300      	str	r3, [sp, #0]
 8004ecc:	4603      	mov	r3, r0
 8004ece:	68f8      	ldr	r0, [r7, #12]
 8004ed0:	f000 fac4 	bl	800545c <I2C_RequestMemoryWrite>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d052      	beq.n	8004f80 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e081      	b.n	8004fe2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ee2:	68f8      	ldr	r0, [r7, #12]
 8004ee4:	f000 fd0e 	bl	8005904 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d00d      	beq.n	8004f0a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef2:	2b04      	cmp	r3, #4
 8004ef4:	d107      	bne.n	8004f06 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f04:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e06b      	b.n	8004fe2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0e:	781a      	ldrb	r2, [r3, #0]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1a:	1c5a      	adds	r2, r3, #1
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f24:	3b01      	subs	r3, #1
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	3b01      	subs	r3, #1
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	695b      	ldr	r3, [r3, #20]
 8004f40:	f003 0304 	and.w	r3, r3, #4
 8004f44:	2b04      	cmp	r3, #4
 8004f46:	d11b      	bne.n	8004f80 <HAL_I2C_Mem_Write+0x180>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d017      	beq.n	8004f80 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f54:	781a      	ldrb	r2, [r3, #0]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1aa      	bne.n	8004ede <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f88:	697a      	ldr	r2, [r7, #20]
 8004f8a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 fcfa 	bl	8005986 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d00d      	beq.n	8004fb4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9c:	2b04      	cmp	r3, #4
 8004f9e:	d107      	bne.n	8004fb0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fae:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e016      	b.n	8004fe2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	e000      	b.n	8004fe2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004fe0:	2302      	movs	r3, #2
  }
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3718      	adds	r7, #24
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	00100002 	.word	0x00100002
 8004ff0:	ffff0000 	.word	0xffff0000

08004ff4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b08c      	sub	sp, #48	; 0x30
 8004ff8:	af02      	add	r7, sp, #8
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	4608      	mov	r0, r1
 8004ffe:	4611      	mov	r1, r2
 8005000:	461a      	mov	r2, r3
 8005002:	4603      	mov	r3, r0
 8005004:	817b      	strh	r3, [r7, #10]
 8005006:	460b      	mov	r3, r1
 8005008:	813b      	strh	r3, [r7, #8]
 800500a:	4613      	mov	r3, r2
 800500c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800500e:	f7fd f95f 	bl	80022d0 <HAL_GetTick>
 8005012:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b20      	cmp	r3, #32
 800501e:	f040 8208 	bne.w	8005432 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005024:	9300      	str	r3, [sp, #0]
 8005026:	2319      	movs	r3, #25
 8005028:	2201      	movs	r2, #1
 800502a:	497b      	ldr	r1, [pc, #492]	; (8005218 <HAL_I2C_Mem_Read+0x224>)
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f000 fb93 	bl	8005758 <I2C_WaitOnFlagUntilTimeout>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d001      	beq.n	800503c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005038:	2302      	movs	r3, #2
 800503a:	e1fb      	b.n	8005434 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005042:	2b01      	cmp	r3, #1
 8005044:	d101      	bne.n	800504a <HAL_I2C_Mem_Read+0x56>
 8005046:	2302      	movs	r3, #2
 8005048:	e1f4      	b.n	8005434 <HAL_I2C_Mem_Read+0x440>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b01      	cmp	r3, #1
 800505e:	d007      	beq.n	8005070 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0201 	orr.w	r2, r2, #1
 800506e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800507e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2222      	movs	r2, #34	; 0x22
 8005084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2240      	movs	r2, #64	; 0x40
 800508c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2200      	movs	r2, #0
 8005094:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800509a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80050a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050a6:	b29a      	uxth	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	4a5b      	ldr	r2, [pc, #364]	; (800521c <HAL_I2C_Mem_Read+0x228>)
 80050b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80050b2:	88f8      	ldrh	r0, [r7, #6]
 80050b4:	893a      	ldrh	r2, [r7, #8]
 80050b6:	8979      	ldrh	r1, [r7, #10]
 80050b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ba:	9301      	str	r3, [sp, #4]
 80050bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	4603      	mov	r3, r0
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f000 fa60 	bl	8005588 <I2C_RequestMemoryRead>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e1b0      	b.n	8005434 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d113      	bne.n	8005102 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050da:	2300      	movs	r3, #0
 80050dc:	623b      	str	r3, [r7, #32]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	623b      	str	r3, [r7, #32]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	699b      	ldr	r3, [r3, #24]
 80050ec:	623b      	str	r3, [r7, #32]
 80050ee:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050fe:	601a      	str	r2, [r3, #0]
 8005100:	e184      	b.n	800540c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005106:	2b01      	cmp	r3, #1
 8005108:	d11b      	bne.n	8005142 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005118:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800511a:	2300      	movs	r3, #0
 800511c:	61fb      	str	r3, [r7, #28]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	695b      	ldr	r3, [r3, #20]
 8005124:	61fb      	str	r3, [r7, #28]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	61fb      	str	r3, [r7, #28]
 800512e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800513e:	601a      	str	r2, [r3, #0]
 8005140:	e164      	b.n	800540c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005146:	2b02      	cmp	r3, #2
 8005148:	d11b      	bne.n	8005182 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005158:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005168:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800516a:	2300      	movs	r3, #0
 800516c:	61bb      	str	r3, [r7, #24]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	695b      	ldr	r3, [r3, #20]
 8005174:	61bb      	str	r3, [r7, #24]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	699b      	ldr	r3, [r3, #24]
 800517c:	61bb      	str	r3, [r7, #24]
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	e144      	b.n	800540c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005182:	2300      	movs	r3, #0
 8005184:	617b      	str	r3, [r7, #20]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	617b      	str	r3, [r7, #20]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	699b      	ldr	r3, [r3, #24]
 8005194:	617b      	str	r3, [r7, #20]
 8005196:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005198:	e138      	b.n	800540c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800519e:	2b03      	cmp	r3, #3
 80051a0:	f200 80f1 	bhi.w	8005386 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d123      	bne.n	80051f4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051ae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f000 fc29 	bl	8005a08 <I2C_WaitOnRXNEFlagUntilTimeout>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d001      	beq.n	80051c0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e139      	b.n	8005434 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	691a      	ldr	r2, [r3, #16]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ca:	b2d2      	uxtb	r2, r2
 80051cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d2:	1c5a      	adds	r2, r3, #1
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051dc:	3b01      	subs	r3, #1
 80051de:	b29a      	uxth	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	3b01      	subs	r3, #1
 80051ec:	b29a      	uxth	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051f2:	e10b      	b.n	800540c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d14e      	bne.n	800529a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005202:	2200      	movs	r2, #0
 8005204:	4906      	ldr	r1, [pc, #24]	; (8005220 <HAL_I2C_Mem_Read+0x22c>)
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f000 faa6 	bl	8005758 <I2C_WaitOnFlagUntilTimeout>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d008      	beq.n	8005224 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e10e      	b.n	8005434 <HAL_I2C_Mem_Read+0x440>
 8005216:	bf00      	nop
 8005218:	00100002 	.word	0x00100002
 800521c:	ffff0000 	.word	0xffff0000
 8005220:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005232:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	691a      	ldr	r2, [r3, #16]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523e:	b2d2      	uxtb	r2, r2
 8005240:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005246:	1c5a      	adds	r2, r3, #1
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005250:	3b01      	subs	r3, #1
 8005252:	b29a      	uxth	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800525c:	b29b      	uxth	r3, r3
 800525e:	3b01      	subs	r3, #1
 8005260:	b29a      	uxth	r2, r3
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	691a      	ldr	r2, [r3, #16]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005270:	b2d2      	uxtb	r2, r2
 8005272:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005278:	1c5a      	adds	r2, r3, #1
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005282:	3b01      	subs	r3, #1
 8005284:	b29a      	uxth	r2, r3
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800528e:	b29b      	uxth	r3, r3
 8005290:	3b01      	subs	r3, #1
 8005292:	b29a      	uxth	r2, r3
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005298:	e0b8      	b.n	800540c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800529a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529c:	9300      	str	r3, [sp, #0]
 800529e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a0:	2200      	movs	r2, #0
 80052a2:	4966      	ldr	r1, [pc, #408]	; (800543c <HAL_I2C_Mem_Read+0x448>)
 80052a4:	68f8      	ldr	r0, [r7, #12]
 80052a6:	f000 fa57 	bl	8005758 <I2C_WaitOnFlagUntilTimeout>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d001      	beq.n	80052b4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e0bf      	b.n	8005434 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	691a      	ldr	r2, [r3, #16]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ce:	b2d2      	uxtb	r2, r2
 80052d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d6:	1c5a      	adds	r2, r3, #1
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052e0:	3b01      	subs	r3, #1
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	3b01      	subs	r3, #1
 80052f0:	b29a      	uxth	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052fc:	2200      	movs	r2, #0
 80052fe:	494f      	ldr	r1, [pc, #316]	; (800543c <HAL_I2C_Mem_Read+0x448>)
 8005300:	68f8      	ldr	r0, [r7, #12]
 8005302:	f000 fa29 	bl	8005758 <I2C_WaitOnFlagUntilTimeout>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d001      	beq.n	8005310 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e091      	b.n	8005434 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800531e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	691a      	ldr	r2, [r3, #16]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532a:	b2d2      	uxtb	r2, r2
 800532c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005332:	1c5a      	adds	r2, r3, #1
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800533c:	3b01      	subs	r3, #1
 800533e:	b29a      	uxth	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005348:	b29b      	uxth	r3, r3
 800534a:	3b01      	subs	r3, #1
 800534c:	b29a      	uxth	r2, r3
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	691a      	ldr	r2, [r3, #16]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800535c:	b2d2      	uxtb	r2, r2
 800535e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005364:	1c5a      	adds	r2, r3, #1
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800536e:	3b01      	subs	r3, #1
 8005370:	b29a      	uxth	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800537a:	b29b      	uxth	r3, r3
 800537c:	3b01      	subs	r3, #1
 800537e:	b29a      	uxth	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005384:	e042      	b.n	800540c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005388:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800538a:	68f8      	ldr	r0, [r7, #12]
 800538c:	f000 fb3c 	bl	8005a08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e04c      	b.n	8005434 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	691a      	ldr	r2, [r3, #16]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a4:	b2d2      	uxtb	r2, r2
 80053a6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ac:	1c5a      	adds	r2, r3, #1
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053b6:	3b01      	subs	r3, #1
 80053b8:	b29a      	uxth	r2, r3
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	3b01      	subs	r3, #1
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	f003 0304 	and.w	r3, r3, #4
 80053d6:	2b04      	cmp	r3, #4
 80053d8:	d118      	bne.n	800540c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	691a      	ldr	r2, [r3, #16]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e4:	b2d2      	uxtb	r2, r2
 80053e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ec:	1c5a      	adds	r2, r3, #1
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053f6:	3b01      	subs	r3, #1
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005402:	b29b      	uxth	r3, r3
 8005404:	3b01      	subs	r3, #1
 8005406:	b29a      	uxth	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005410:	2b00      	cmp	r3, #0
 8005412:	f47f aec2 	bne.w	800519a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2220      	movs	r2, #32
 800541a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800542e:	2300      	movs	r3, #0
 8005430:	e000      	b.n	8005434 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005432:	2302      	movs	r3, #2
  }
}
 8005434:	4618      	mov	r0, r3
 8005436:	3728      	adds	r7, #40	; 0x28
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	00010004 	.word	0x00010004

08005440 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800544e:	b2db      	uxtb	r3, r3
}
 8005450:	4618      	mov	r0, r3
 8005452:	370c      	adds	r7, #12
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr

0800545c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b088      	sub	sp, #32
 8005460:	af02      	add	r7, sp, #8
 8005462:	60f8      	str	r0, [r7, #12]
 8005464:	4608      	mov	r0, r1
 8005466:	4611      	mov	r1, r2
 8005468:	461a      	mov	r2, r3
 800546a:	4603      	mov	r3, r0
 800546c:	817b      	strh	r3, [r7, #10]
 800546e:	460b      	mov	r3, r1
 8005470:	813b      	strh	r3, [r7, #8]
 8005472:	4613      	mov	r3, r2
 8005474:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005484:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005488:	9300      	str	r3, [sp, #0]
 800548a:	6a3b      	ldr	r3, [r7, #32]
 800548c:	2200      	movs	r2, #0
 800548e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005492:	68f8      	ldr	r0, [r7, #12]
 8005494:	f000 f960 	bl	8005758 <I2C_WaitOnFlagUntilTimeout>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00d      	beq.n	80054ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054ac:	d103      	bne.n	80054b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e05f      	b.n	800557a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054ba:	897b      	ldrh	r3, [r7, #10]
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	461a      	mov	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054cc:	6a3a      	ldr	r2, [r7, #32]
 80054ce:	492d      	ldr	r1, [pc, #180]	; (8005584 <I2C_RequestMemoryWrite+0x128>)
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 f998 	bl	8005806 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e04c      	b.n	800557a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054e0:	2300      	movs	r3, #0
 80054e2:	617b      	str	r3, [r7, #20]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	617b      	str	r3, [r7, #20]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	617b      	str	r3, [r7, #20]
 80054f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054f8:	6a39      	ldr	r1, [r7, #32]
 80054fa:	68f8      	ldr	r0, [r7, #12]
 80054fc:	f000 fa02 	bl	8005904 <I2C_WaitOnTXEFlagUntilTimeout>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00d      	beq.n	8005522 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550a:	2b04      	cmp	r3, #4
 800550c:	d107      	bne.n	800551e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800551c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e02b      	b.n	800557a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005522:	88fb      	ldrh	r3, [r7, #6]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d105      	bne.n	8005534 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005528:	893b      	ldrh	r3, [r7, #8]
 800552a:	b2da      	uxtb	r2, r3
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	611a      	str	r2, [r3, #16]
 8005532:	e021      	b.n	8005578 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005534:	893b      	ldrh	r3, [r7, #8]
 8005536:	0a1b      	lsrs	r3, r3, #8
 8005538:	b29b      	uxth	r3, r3
 800553a:	b2da      	uxtb	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005542:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005544:	6a39      	ldr	r1, [r7, #32]
 8005546:	68f8      	ldr	r0, [r7, #12]
 8005548:	f000 f9dc 	bl	8005904 <I2C_WaitOnTXEFlagUntilTimeout>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00d      	beq.n	800556e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005556:	2b04      	cmp	r3, #4
 8005558:	d107      	bne.n	800556a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005568:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e005      	b.n	800557a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800556e:	893b      	ldrh	r3, [r7, #8]
 8005570:	b2da      	uxtb	r2, r3
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3718      	adds	r7, #24
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	00010002 	.word	0x00010002

08005588 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b088      	sub	sp, #32
 800558c:	af02      	add	r7, sp, #8
 800558e:	60f8      	str	r0, [r7, #12]
 8005590:	4608      	mov	r0, r1
 8005592:	4611      	mov	r1, r2
 8005594:	461a      	mov	r2, r3
 8005596:	4603      	mov	r3, r0
 8005598:	817b      	strh	r3, [r7, #10]
 800559a:	460b      	mov	r3, r1
 800559c:	813b      	strh	r3, [r7, #8]
 800559e:	4613      	mov	r3, r2
 80055a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80055b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c4:	9300      	str	r3, [sp, #0]
 80055c6:	6a3b      	ldr	r3, [r7, #32]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055ce:	68f8      	ldr	r0, [r7, #12]
 80055d0:	f000 f8c2 	bl	8005758 <I2C_WaitOnFlagUntilTimeout>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d00d      	beq.n	80055f6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055e8:	d103      	bne.n	80055f2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80055f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e0aa      	b.n	800574c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80055f6:	897b      	ldrh	r3, [r7, #10]
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	461a      	mov	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005604:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005608:	6a3a      	ldr	r2, [r7, #32]
 800560a:	4952      	ldr	r1, [pc, #328]	; (8005754 <I2C_RequestMemoryRead+0x1cc>)
 800560c:	68f8      	ldr	r0, [r7, #12]
 800560e:	f000 f8fa 	bl	8005806 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d001      	beq.n	800561c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e097      	b.n	800574c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800561c:	2300      	movs	r3, #0
 800561e:	617b      	str	r3, [r7, #20]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	695b      	ldr	r3, [r3, #20]
 8005626:	617b      	str	r3, [r7, #20]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	617b      	str	r3, [r7, #20]
 8005630:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005634:	6a39      	ldr	r1, [r7, #32]
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f000 f964 	bl	8005904 <I2C_WaitOnTXEFlagUntilTimeout>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d00d      	beq.n	800565e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005646:	2b04      	cmp	r3, #4
 8005648:	d107      	bne.n	800565a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005658:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e076      	b.n	800574c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800565e:	88fb      	ldrh	r3, [r7, #6]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d105      	bne.n	8005670 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005664:	893b      	ldrh	r3, [r7, #8]
 8005666:	b2da      	uxtb	r2, r3
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	611a      	str	r2, [r3, #16]
 800566e:	e021      	b.n	80056b4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005670:	893b      	ldrh	r3, [r7, #8]
 8005672:	0a1b      	lsrs	r3, r3, #8
 8005674:	b29b      	uxth	r3, r3
 8005676:	b2da      	uxtb	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800567e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005680:	6a39      	ldr	r1, [r7, #32]
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f000 f93e 	bl	8005904 <I2C_WaitOnTXEFlagUntilTimeout>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00d      	beq.n	80056aa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005692:	2b04      	cmp	r3, #4
 8005694:	d107      	bne.n	80056a6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e050      	b.n	800574c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056aa:	893b      	ldrh	r3, [r7, #8]
 80056ac:	b2da      	uxtb	r2, r3
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056b6:	6a39      	ldr	r1, [r7, #32]
 80056b8:	68f8      	ldr	r0, [r7, #12]
 80056ba:	f000 f923 	bl	8005904 <I2C_WaitOnTXEFlagUntilTimeout>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00d      	beq.n	80056e0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c8:	2b04      	cmp	r3, #4
 80056ca:	d107      	bne.n	80056dc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056da:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e035      	b.n	800574c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056ee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f2:	9300      	str	r3, [sp, #0]
 80056f4:	6a3b      	ldr	r3, [r7, #32]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80056fc:	68f8      	ldr	r0, [r7, #12]
 80056fe:	f000 f82b 	bl	8005758 <I2C_WaitOnFlagUntilTimeout>
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	d00d      	beq.n	8005724 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005712:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005716:	d103      	bne.n	8005720 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800571e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e013      	b.n	800574c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005724:	897b      	ldrh	r3, [r7, #10]
 8005726:	b2db      	uxtb	r3, r3
 8005728:	f043 0301 	orr.w	r3, r3, #1
 800572c:	b2da      	uxtb	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005736:	6a3a      	ldr	r2, [r7, #32]
 8005738:	4906      	ldr	r1, [pc, #24]	; (8005754 <I2C_RequestMemoryRead+0x1cc>)
 800573a:	68f8      	ldr	r0, [r7, #12]
 800573c:	f000 f863 	bl	8005806 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005740:	4603      	mov	r3, r0
 8005742:	2b00      	cmp	r3, #0
 8005744:	d001      	beq.n	800574a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e000      	b.n	800574c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3718      	adds	r7, #24
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	00010002 	.word	0x00010002

08005758 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	60f8      	str	r0, [r7, #12]
 8005760:	60b9      	str	r1, [r7, #8]
 8005762:	603b      	str	r3, [r7, #0]
 8005764:	4613      	mov	r3, r2
 8005766:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005768:	e025      	b.n	80057b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005770:	d021      	beq.n	80057b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005772:	f7fc fdad 	bl	80022d0 <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	683a      	ldr	r2, [r7, #0]
 800577e:	429a      	cmp	r2, r3
 8005780:	d302      	bcc.n	8005788 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d116      	bne.n	80057b6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2220      	movs	r2, #32
 8005792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a2:	f043 0220 	orr.w	r2, r3, #32
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e023      	b.n	80057fe <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	0c1b      	lsrs	r3, r3, #16
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d10d      	bne.n	80057dc <I2C_WaitOnFlagUntilTimeout+0x84>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	695b      	ldr	r3, [r3, #20]
 80057c6:	43da      	mvns	r2, r3
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	4013      	ands	r3, r2
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	bf0c      	ite	eq
 80057d2:	2301      	moveq	r3, #1
 80057d4:	2300      	movne	r3, #0
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	461a      	mov	r2, r3
 80057da:	e00c      	b.n	80057f6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	43da      	mvns	r2, r3
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	4013      	ands	r3, r2
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	bf0c      	ite	eq
 80057ee:	2301      	moveq	r3, #1
 80057f0:	2300      	movne	r3, #0
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	461a      	mov	r2, r3
 80057f6:	79fb      	ldrb	r3, [r7, #7]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d0b6      	beq.n	800576a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3710      	adds	r7, #16
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}

08005806 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005806:	b580      	push	{r7, lr}
 8005808:	b084      	sub	sp, #16
 800580a:	af00      	add	r7, sp, #0
 800580c:	60f8      	str	r0, [r7, #12]
 800580e:	60b9      	str	r1, [r7, #8]
 8005810:	607a      	str	r2, [r7, #4]
 8005812:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005814:	e051      	b.n	80058ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	695b      	ldr	r3, [r3, #20]
 800581c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005824:	d123      	bne.n	800586e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005834:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800583e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2220      	movs	r2, #32
 800584a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585a:	f043 0204 	orr.w	r2, r3, #4
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e046      	b.n	80058fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005874:	d021      	beq.n	80058ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005876:	f7fc fd2b 	bl	80022d0 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	429a      	cmp	r2, r3
 8005884:	d302      	bcc.n	800588c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d116      	bne.n	80058ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2220      	movs	r2, #32
 8005896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a6:	f043 0220 	orr.w	r2, r3, #32
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e020      	b.n	80058fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	0c1b      	lsrs	r3, r3, #16
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d10c      	bne.n	80058de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	43da      	mvns	r2, r3
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	4013      	ands	r3, r2
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	bf14      	ite	ne
 80058d6:	2301      	movne	r3, #1
 80058d8:	2300      	moveq	r3, #0
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	e00b      	b.n	80058f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	699b      	ldr	r3, [r3, #24]
 80058e4:	43da      	mvns	r2, r3
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	4013      	ands	r3, r2
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	bf14      	ite	ne
 80058f0:	2301      	movne	r3, #1
 80058f2:	2300      	moveq	r3, #0
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d18d      	bne.n	8005816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005910:	e02d      	b.n	800596e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005912:	68f8      	ldr	r0, [r7, #12]
 8005914:	f000 f8ce 	bl	8005ab4 <I2C_IsAcknowledgeFailed>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d001      	beq.n	8005922 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e02d      	b.n	800597e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005928:	d021      	beq.n	800596e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800592a:	f7fc fcd1 	bl	80022d0 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	429a      	cmp	r2, r3
 8005938:	d302      	bcc.n	8005940 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d116      	bne.n	800596e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2220      	movs	r2, #32
 800594a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595a:	f043 0220 	orr.w	r2, r3, #32
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e007      	b.n	800597e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	695b      	ldr	r3, [r3, #20]
 8005974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005978:	2b80      	cmp	r3, #128	; 0x80
 800597a:	d1ca      	bne.n	8005912 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3710      	adds	r7, #16
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}

08005986 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b084      	sub	sp, #16
 800598a:	af00      	add	r7, sp, #0
 800598c:	60f8      	str	r0, [r7, #12]
 800598e:	60b9      	str	r1, [r7, #8]
 8005990:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005992:	e02d      	b.n	80059f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005994:	68f8      	ldr	r0, [r7, #12]
 8005996:	f000 f88d 	bl	8005ab4 <I2C_IsAcknowledgeFailed>
 800599a:	4603      	mov	r3, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d001      	beq.n	80059a4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e02d      	b.n	8005a00 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059aa:	d021      	beq.n	80059f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059ac:	f7fc fc90 	bl	80022d0 <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	68ba      	ldr	r2, [r7, #8]
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d302      	bcc.n	80059c2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d116      	bne.n	80059f0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2220      	movs	r2, #32
 80059cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059dc:	f043 0220 	orr.w	r2, r3, #32
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e007      	b.n	8005a00 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	f003 0304 	and.w	r3, r3, #4
 80059fa:	2b04      	cmp	r3, #4
 80059fc:	d1ca      	bne.n	8005994 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059fe:	2300      	movs	r3, #0
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3710      	adds	r7, #16
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}

08005a08 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a14:	e042      	b.n	8005a9c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	695b      	ldr	r3, [r3, #20]
 8005a1c:	f003 0310 	and.w	r3, r3, #16
 8005a20:	2b10      	cmp	r3, #16
 8005a22:	d119      	bne.n	8005a58 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f06f 0210 	mvn.w	r2, #16
 8005a2c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2220      	movs	r2, #32
 8005a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e029      	b.n	8005aac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a58:	f7fc fc3a 	bl	80022d0 <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d302      	bcc.n	8005a6e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d116      	bne.n	8005a9c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2220      	movs	r2, #32
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a88:	f043 0220 	orr.w	r2, r3, #32
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e007      	b.n	8005aac <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aa6:	2b40      	cmp	r3, #64	; 0x40
 8005aa8:	d1b5      	bne.n	8005a16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005aaa:	2300      	movs	r3, #0
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	695b      	ldr	r3, [r3, #20]
 8005ac2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ac6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005aca:	d11b      	bne.n	8005b04 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ad4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2220      	movs	r2, #32
 8005ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af0:	f043 0204 	orr.w	r2, r3, #4
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e000      	b.n	8005b06 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	370c      	adds	r7, #12
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr
	...

08005b14 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b088      	sub	sp, #32
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d101      	bne.n	8005b26 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e128      	b.n	8005d78 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d109      	bne.n	8005b46 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a90      	ldr	r2, [pc, #576]	; (8005d80 <HAL_I2S_Init+0x26c>)
 8005b3e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f7fb fea5 	bl	8001890 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2202      	movs	r2, #2
 8005b4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	69db      	ldr	r3, [r3, #28]
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	6812      	ldr	r2, [r2, #0]
 8005b58:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005b5c:	f023 030f 	bic.w	r3, r3, #15
 8005b60:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	2202      	movs	r2, #2
 8005b68:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d060      	beq.n	8005c34 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d102      	bne.n	8005b80 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005b7a:	2310      	movs	r3, #16
 8005b7c:	617b      	str	r3, [r7, #20]
 8005b7e:	e001      	b.n	8005b84 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005b80:	2320      	movs	r3, #32
 8005b82:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	2b20      	cmp	r3, #32
 8005b8a:	d802      	bhi.n	8005b92 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	005b      	lsls	r3, r3, #1
 8005b90:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005b92:	2001      	movs	r0, #1
 8005b94:	f001 fe14 	bl	80077c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8005b98:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ba2:	d125      	bne.n	8005bf0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d010      	beq.n	8005bce <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	4413      	add	r3, r2
 8005bbc:	005b      	lsls	r3, r3, #1
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	695b      	ldr	r3, [r3, #20]
 8005bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bc8:	3305      	adds	r3, #5
 8005bca:	613b      	str	r3, [r7, #16]
 8005bcc:	e01f      	b.n	8005c0e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	00db      	lsls	r3, r3, #3
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bd8:	4613      	mov	r3, r2
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	4413      	add	r3, r2
 8005bde:	005b      	lsls	r3, r3, #1
 8005be0:	461a      	mov	r2, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bea:	3305      	adds	r3, #5
 8005bec:	613b      	str	r3, [r7, #16]
 8005bee:	e00e      	b.n	8005c0e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	4413      	add	r3, r2
 8005bfe:	005b      	lsls	r3, r3, #1
 8005c00:	461a      	mov	r2, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c0a:	3305      	adds	r3, #5
 8005c0c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	4a5c      	ldr	r2, [pc, #368]	; (8005d84 <HAL_I2S_Init+0x270>)
 8005c12:	fba2 2303 	umull	r2, r3, r2, r3
 8005c16:	08db      	lsrs	r3, r3, #3
 8005c18:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	f003 0301 	and.w	r3, r3, #1
 8005c20:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005c22:	693a      	ldr	r2, [r7, #16]
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	085b      	lsrs	r3, r3, #1
 8005c2a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	021b      	lsls	r3, r3, #8
 8005c30:	61bb      	str	r3, [r7, #24]
 8005c32:	e003      	b.n	8005c3c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005c34:	2302      	movs	r3, #2
 8005c36:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d902      	bls.n	8005c48 <HAL_I2S_Init+0x134>
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	2bff      	cmp	r3, #255	; 0xff
 8005c46:	d907      	bls.n	8005c58 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c4c:	f043 0210 	orr.w	r2, r3, #16
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e08f      	b.n	8005d78 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	691a      	ldr	r2, [r3, #16]
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	ea42 0103 	orr.w	r1, r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	69fa      	ldr	r2, [r7, #28]
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005c76:	f023 030f 	bic.w	r3, r3, #15
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	6851      	ldr	r1, [r2, #4]
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	6892      	ldr	r2, [r2, #8]
 8005c82:	4311      	orrs	r1, r2
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	68d2      	ldr	r2, [r2, #12]
 8005c88:	4311      	orrs	r1, r2
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	6992      	ldr	r2, [r2, #24]
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	431a      	orrs	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c9a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a1b      	ldr	r3, [r3, #32]
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d161      	bne.n	8005d68 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a38      	ldr	r2, [pc, #224]	; (8005d88 <HAL_I2S_Init+0x274>)
 8005ca8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a37      	ldr	r2, [pc, #220]	; (8005d8c <HAL_I2S_Init+0x278>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d101      	bne.n	8005cb8 <HAL_I2S_Init+0x1a4>
 8005cb4:	4b36      	ldr	r3, [pc, #216]	; (8005d90 <HAL_I2S_Init+0x27c>)
 8005cb6:	e001      	b.n	8005cbc <HAL_I2S_Init+0x1a8>
 8005cb8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005cbc:	69db      	ldr	r3, [r3, #28]
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6812      	ldr	r2, [r2, #0]
 8005cc2:	4932      	ldr	r1, [pc, #200]	; (8005d8c <HAL_I2S_Init+0x278>)
 8005cc4:	428a      	cmp	r2, r1
 8005cc6:	d101      	bne.n	8005ccc <HAL_I2S_Init+0x1b8>
 8005cc8:	4a31      	ldr	r2, [pc, #196]	; (8005d90 <HAL_I2S_Init+0x27c>)
 8005cca:	e001      	b.n	8005cd0 <HAL_I2S_Init+0x1bc>
 8005ccc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005cd0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005cd4:	f023 030f 	bic.w	r3, r3, #15
 8005cd8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a2b      	ldr	r2, [pc, #172]	; (8005d8c <HAL_I2S_Init+0x278>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d101      	bne.n	8005ce8 <HAL_I2S_Init+0x1d4>
 8005ce4:	4b2a      	ldr	r3, [pc, #168]	; (8005d90 <HAL_I2S_Init+0x27c>)
 8005ce6:	e001      	b.n	8005cec <HAL_I2S_Init+0x1d8>
 8005ce8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005cec:	2202      	movs	r2, #2
 8005cee:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a25      	ldr	r2, [pc, #148]	; (8005d8c <HAL_I2S_Init+0x278>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d101      	bne.n	8005cfe <HAL_I2S_Init+0x1ea>
 8005cfa:	4b25      	ldr	r3, [pc, #148]	; (8005d90 <HAL_I2S_Init+0x27c>)
 8005cfc:	e001      	b.n	8005d02 <HAL_I2S_Init+0x1ee>
 8005cfe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d02:	69db      	ldr	r3, [r3, #28]
 8005d04:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d0e:	d003      	beq.n	8005d18 <HAL_I2S_Init+0x204>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d103      	bne.n	8005d20 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005d18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d1c:	613b      	str	r3, [r7, #16]
 8005d1e:	e001      	b.n	8005d24 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005d20:	2300      	movs	r3, #0
 8005d22:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	699b      	ldr	r3, [r3, #24]
 8005d40:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d42:	4313      	orrs	r3, r2
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	897b      	ldrh	r3, [r7, #10]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005d50:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a0d      	ldr	r2, [pc, #52]	; (8005d8c <HAL_I2S_Init+0x278>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d101      	bne.n	8005d60 <HAL_I2S_Init+0x24c>
 8005d5c:	4b0c      	ldr	r3, [pc, #48]	; (8005d90 <HAL_I2S_Init+0x27c>)
 8005d5e:	e001      	b.n	8005d64 <HAL_I2S_Init+0x250>
 8005d60:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d64:	897a      	ldrh	r2, [r7, #10]
 8005d66:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3720      	adds	r7, #32
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	08006619 	.word	0x08006619
 8005d84:	cccccccd 	.word	0xcccccccd
 8005d88:	080067a1 	.word	0x080067a1
 8005d8c:	40003800 	.word	0x40003800
 8005d90:	40003400 	.word	0x40003400

08005d94 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b086      	sub	sp, #24
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d002      	beq.n	8005dae <HAL_I2S_Transmit_DMA+0x1a>
 8005da8:	88fb      	ldrh	r3, [r7, #6]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d101      	bne.n	8005db2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e08e      	b.n	8005ed0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d101      	bne.n	8005dc2 <HAL_I2S_Transmit_DMA+0x2e>
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	e086      	b.n	8005ed0 <HAL_I2S_Transmit_DMA+0x13c>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d005      	beq.n	8005de2 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8005dde:	2302      	movs	r3, #2
 8005de0:	e076      	b.n	8005ed0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2203      	movs	r2, #3
 8005de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	68ba      	ldr	r2, [r7, #8]
 8005df4:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	69db      	ldr	r3, [r3, #28]
 8005dfc:	f003 0307 	and.w	r3, r3, #7
 8005e00:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	2b03      	cmp	r3, #3
 8005e06:	d002      	beq.n	8005e0e <HAL_I2S_Transmit_DMA+0x7a>
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	2b05      	cmp	r3, #5
 8005e0c:	d10a      	bne.n	8005e24 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005e0e:	88fb      	ldrh	r3, [r7, #6]
 8005e10:	005b      	lsls	r3, r3, #1
 8005e12:	b29a      	uxth	r2, r3
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005e18:	88fb      	ldrh	r3, [r7, #6]
 8005e1a:	005b      	lsls	r3, r3, #1
 8005e1c:	b29a      	uxth	r2, r3
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e22:	e005      	b.n	8005e30 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	88fa      	ldrh	r2, [r7, #6]
 8005e28:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	88fa      	ldrh	r2, [r7, #6]
 8005e2e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e34:	4a28      	ldr	r2, [pc, #160]	; (8005ed8 <HAL_I2S_Transmit_DMA+0x144>)
 8005e36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e3c:	4a27      	ldr	r2, [pc, #156]	; (8005edc <HAL_I2S_Transmit_DMA+0x148>)
 8005e3e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e44:	4a26      	ldr	r2, [pc, #152]	; (8005ee0 <HAL_I2S_Transmit_DMA+0x14c>)
 8005e46:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005e50:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005e58:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e5e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005e60:	f7fc fc84 	bl	800276c <HAL_DMA_Start_IT>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00f      	beq.n	8005e8a <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e6e:	f043 0208 	orr.w	r2, r3, #8
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e022      	b.n	8005ed0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d107      	bne.n	8005ea8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	69da      	ldr	r2, [r3, #28]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ea6:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	f003 0302 	and.w	r3, r3, #2
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d107      	bne.n	8005ec6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	685a      	ldr	r2, [r3, #4]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f042 0202 	orr.w	r2, r2, #2
 8005ec4:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3718      	adds	r7, #24
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	080064f7 	.word	0x080064f7
 8005edc:	080064b5 	.word	0x080064b5
 8005ee0:	08006513 	.word	0x08006513

08005ee4 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d101      	bne.n	8005efc <HAL_I2S_DMAPause+0x18>
 8005ef8:	2302      	movs	r3, #2
 8005efa:	e04a      	b.n	8005f92 <HAL_I2S_DMAPause+0xae>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	2b03      	cmp	r3, #3
 8005f0e:	d108      	bne.n	8005f22 <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	685a      	ldr	r2, [r3, #4]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f022 0202 	bic.w	r2, r2, #2
 8005f1e:	605a      	str	r2, [r3, #4]
 8005f20:	e032      	b.n	8005f88 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b04      	cmp	r3, #4
 8005f2c:	d108      	bne.n	8005f40 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	685a      	ldr	r2, [r3, #4]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f022 0201 	bic.w	r2, r2, #1
 8005f3c:	605a      	str	r2, [r3, #4]
 8005f3e:	e023      	b.n	8005f88 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	2b05      	cmp	r3, #5
 8005f4a:	d11d      	bne.n	8005f88 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685a      	ldr	r2, [r3, #4]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 0203 	bic.w	r2, r2, #3
 8005f5a:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a0f      	ldr	r2, [pc, #60]	; (8005fa0 <HAL_I2S_DMAPause+0xbc>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d101      	bne.n	8005f6a <HAL_I2S_DMAPause+0x86>
 8005f66:	4b0f      	ldr	r3, [pc, #60]	; (8005fa4 <HAL_I2S_DMAPause+0xc0>)
 8005f68:	e001      	b.n	8005f6e <HAL_I2S_DMAPause+0x8a>
 8005f6a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	490a      	ldr	r1, [pc, #40]	; (8005fa0 <HAL_I2S_DMAPause+0xbc>)
 8005f76:	428b      	cmp	r3, r1
 8005f78:	d101      	bne.n	8005f7e <HAL_I2S_DMAPause+0x9a>
 8005f7a:	4b0a      	ldr	r3, [pc, #40]	; (8005fa4 <HAL_I2S_DMAPause+0xc0>)
 8005f7c:	e001      	b.n	8005f82 <HAL_I2S_DMAPause+0x9e>
 8005f7e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005f82:	f022 0203 	bic.w	r2, r2, #3
 8005f86:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	370c      	adds	r7, #12
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr
 8005f9e:	bf00      	nop
 8005fa0:	40003800 	.word	0x40003800
 8005fa4:	40003400 	.word	0x40003400

08005fa8 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d101      	bne.n	8005fc0 <HAL_I2S_DMAResume+0x18>
 8005fbc:	2302      	movs	r3, #2
 8005fbe:	e07d      	b.n	80060bc <HAL_I2S_DMAResume+0x114>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	2b03      	cmp	r3, #3
 8005fd2:	d108      	bne.n	8005fe6 <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f042 0202 	orr.w	r2, r2, #2
 8005fe2:	605a      	str	r2, [r3, #4]
 8005fe4:	e056      	b.n	8006094 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b04      	cmp	r3, #4
 8005ff0:	d108      	bne.n	8006004 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	685a      	ldr	r2, [r3, #4]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f042 0201 	orr.w	r2, r2, #1
 8006000:	605a      	str	r2, [r3, #4]
 8006002:	e047      	b.n	8006094 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800600a:	b2db      	uxtb	r3, r3
 800600c:	2b05      	cmp	r3, #5
 800600e:	d141      	bne.n	8006094 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	685a      	ldr	r2, [r3, #4]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f042 0203 	orr.w	r2, r2, #3
 800601e:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a28      	ldr	r2, [pc, #160]	; (80060c8 <HAL_I2S_DMAResume+0x120>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d101      	bne.n	800602e <HAL_I2S_DMAResume+0x86>
 800602a:	4b28      	ldr	r3, [pc, #160]	; (80060cc <HAL_I2S_DMAResume+0x124>)
 800602c:	e001      	b.n	8006032 <HAL_I2S_DMAResume+0x8a>
 800602e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006032:	685a      	ldr	r2, [r3, #4]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4923      	ldr	r1, [pc, #140]	; (80060c8 <HAL_I2S_DMAResume+0x120>)
 800603a:	428b      	cmp	r3, r1
 800603c:	d101      	bne.n	8006042 <HAL_I2S_DMAResume+0x9a>
 800603e:	4b23      	ldr	r3, [pc, #140]	; (80060cc <HAL_I2S_DMAResume+0x124>)
 8006040:	e001      	b.n	8006046 <HAL_I2S_DMAResume+0x9e>
 8006042:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006046:	f042 0203 	orr.w	r2, r2, #3
 800604a:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a1d      	ldr	r2, [pc, #116]	; (80060c8 <HAL_I2S_DMAResume+0x120>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d101      	bne.n	800605a <HAL_I2S_DMAResume+0xb2>
 8006056:	4b1d      	ldr	r3, [pc, #116]	; (80060cc <HAL_I2S_DMAResume+0x124>)
 8006058:	e001      	b.n	800605e <HAL_I2S_DMAResume+0xb6>
 800605a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800605e:	69db      	ldr	r3, [r3, #28]
 8006060:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006064:	2b00      	cmp	r3, #0
 8006066:	d115      	bne.n	8006094 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a16      	ldr	r2, [pc, #88]	; (80060c8 <HAL_I2S_DMAResume+0x120>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d101      	bne.n	8006076 <HAL_I2S_DMAResume+0xce>
 8006072:	4b16      	ldr	r3, [pc, #88]	; (80060cc <HAL_I2S_DMAResume+0x124>)
 8006074:	e001      	b.n	800607a <HAL_I2S_DMAResume+0xd2>
 8006076:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800607a:	69da      	ldr	r2, [r3, #28]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4911      	ldr	r1, [pc, #68]	; (80060c8 <HAL_I2S_DMAResume+0x120>)
 8006082:	428b      	cmp	r3, r1
 8006084:	d101      	bne.n	800608a <HAL_I2S_DMAResume+0xe2>
 8006086:	4b11      	ldr	r3, [pc, #68]	; (80060cc <HAL_I2S_DMAResume+0x124>)
 8006088:	e001      	b.n	800608e <HAL_I2S_DMAResume+0xe6>
 800608a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800608e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006092:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	69db      	ldr	r3, [r3, #28]
 800609a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d107      	bne.n	80060b2 <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	69da      	ldr	r2, [r3, #28]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80060b0:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80060ba:	2300      	movs	r3, #0
}
 80060bc:	4618      	mov	r0, r3
 80060be:	370c      	adds	r7, #12
 80060c0:	46bd      	mov	sp, r7
 80060c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c6:	4770      	bx	lr
 80060c8:	40003800 	.word	0x40003800
 80060cc:	40003400 	.word	0x40003400

080060d0 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b088      	sub	sp, #32
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060d8:	2300      	movs	r3, #0
 80060da:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060e4:	d004      	beq.n	80060f0 <HAL_I2S_DMAStop+0x20>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	f040 80d1 	bne.w	8006292 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00f      	beq.n	8006118 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060fc:	4618      	mov	r0, r3
 80060fe:	f7fc fb8d 	bl	800281c <HAL_DMA_Abort>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d007      	beq.n	8006118 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800610c:	f043 0208 	orr.w	r2, r3, #8
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8006118:	2364      	movs	r3, #100	; 0x64
 800611a:	2201      	movs	r2, #1
 800611c:	2102      	movs	r1, #2
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 fb04 	bl	800672c <I2S_WaitFlagStateUntilTimeout>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00b      	beq.n	8006142 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800612e:	f043 0201 	orr.w	r2, r3, #1
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2201      	movs	r2, #1
 800613a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8006142:	2364      	movs	r3, #100	; 0x64
 8006144:	2200      	movs	r2, #0
 8006146:	2180      	movs	r1, #128	; 0x80
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 faef 	bl	800672c <I2S_WaitFlagStateUntilTimeout>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d00b      	beq.n	800616c <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006158:	f043 0201 	orr.w	r2, r3, #1
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	69da      	ldr	r2, [r3, #28]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800617a:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800617c:	2300      	movs	r3, #0
 800617e:	617b      	str	r3, [r7, #20]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f022 0202 	bic.w	r2, r2, #2
 8006198:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	2b05      	cmp	r3, #5
 80061a4:	f040 8165 	bne.w	8006472 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00f      	beq.n	80061d0 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061b4:	4618      	mov	r0, r3
 80061b6:	f7fc fb31 	bl	800281c <HAL_DMA_Abort>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d007      	beq.n	80061d0 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061c4:	f043 0208 	orr.w	r2, r3, #8
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a8a      	ldr	r2, [pc, #552]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d101      	bne.n	80061de <HAL_I2S_DMAStop+0x10e>
 80061da:	4b8a      	ldr	r3, [pc, #552]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 80061dc:	e001      	b.n	80061e2 <HAL_I2S_DMAStop+0x112>
 80061de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80061e2:	69da      	ldr	r2, [r3, #28]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4985      	ldr	r1, [pc, #532]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 80061ea:	428b      	cmp	r3, r1
 80061ec:	d101      	bne.n	80061f2 <HAL_I2S_DMAStop+0x122>
 80061ee:	4b85      	ldr	r3, [pc, #532]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 80061f0:	e001      	b.n	80061f6 <HAL_I2S_DMAStop+0x126>
 80061f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80061f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061fa:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 80061fc:	2300      	movs	r3, #0
 80061fe:	613b      	str	r3, [r7, #16]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a7e      	ldr	r2, [pc, #504]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d101      	bne.n	800620e <HAL_I2S_DMAStop+0x13e>
 800620a:	4b7e      	ldr	r3, [pc, #504]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 800620c:	e001      	b.n	8006212 <HAL_I2S_DMAStop+0x142>
 800620e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	613b      	str	r3, [r7, #16]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a79      	ldr	r2, [pc, #484]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d101      	bne.n	8006224 <HAL_I2S_DMAStop+0x154>
 8006220:	4b78      	ldr	r3, [pc, #480]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 8006222:	e001      	b.n	8006228 <HAL_I2S_DMAStop+0x158>
 8006224:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	613b      	str	r3, [r7, #16]
 800622c:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a73      	ldr	r2, [pc, #460]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d101      	bne.n	800623c <HAL_I2S_DMAStop+0x16c>
 8006238:	4b72      	ldr	r3, [pc, #456]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 800623a:	e001      	b.n	8006240 <HAL_I2S_DMAStop+0x170>
 800623c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006240:	685a      	ldr	r2, [r3, #4]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	496e      	ldr	r1, [pc, #440]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 8006248:	428b      	cmp	r3, r1
 800624a:	d101      	bne.n	8006250 <HAL_I2S_DMAStop+0x180>
 800624c:	4b6d      	ldr	r3, [pc, #436]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 800624e:	e001      	b.n	8006254 <HAL_I2S_DMAStop+0x184>
 8006250:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006254:	f022 0201 	bic.w	r2, r2, #1
 8006258:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10c      	bne.n	800627c <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006266:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2201      	movs	r2, #1
 8006272:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800627a:	e0fa      	b.n	8006472 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a5f      	ldr	r2, [pc, #380]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d101      	bne.n	800628a <HAL_I2S_DMAStop+0x1ba>
 8006286:	4b5f      	ldr	r3, [pc, #380]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 8006288:	e001      	b.n	800628e <HAL_I2S_DMAStop+0x1be>
 800628a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800628e:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006290:	e0ef      	b.n	8006472 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800629a:	d005      	beq.n	80062a8 <HAL_I2S_DMAStop+0x1d8>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062a4:	f040 80e5 	bne.w	8006472 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d00f      	beq.n	80062d0 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062b4:	4618      	mov	r0, r3
 80062b6:	f7fc fab1 	bl	800281c <HAL_DMA_Abort>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d007      	beq.n	80062d0 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062c4:	f043 0208 	orr.w	r2, r3, #8
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	2b05      	cmp	r3, #5
 80062da:	f040 809a 	bne.w	8006412 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00f      	beq.n	8006306 <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7fc fa96 	bl	800281c <HAL_DMA_Abort>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d007      	beq.n	8006306 <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062fa:	f043 0208 	orr.w	r2, r3, #8
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8006306:	f7fb ffe3 	bl	80022d0 <HAL_GetTick>
 800630a:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 800630c:	e012      	b.n	8006334 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800630e:	f7fb ffdf 	bl	80022d0 <HAL_GetTick>
 8006312:	4602      	mov	r2, r0
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	1ad3      	subs	r3, r2, r3
 8006318:	2b64      	cmp	r3, #100	; 0x64
 800631a:	d90b      	bls.n	8006334 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006320:	f043 0201 	orr.w	r2, r3, #1
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a31      	ldr	r2, [pc, #196]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d101      	bne.n	8006342 <HAL_I2S_DMAStop+0x272>
 800633e:	4b31      	ldr	r3, [pc, #196]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 8006340:	e001      	b.n	8006346 <HAL_I2S_DMAStop+0x276>
 8006342:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	f003 0302 	and.w	r3, r3, #2
 800634c:	2b02      	cmp	r3, #2
 800634e:	d1de      	bne.n	800630e <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8006350:	e012      	b.n	8006378 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8006352:	f7fb ffbd 	bl	80022d0 <HAL_GetTick>
 8006356:	4602      	mov	r2, r0
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	1ad3      	subs	r3, r2, r3
 800635c:	2b64      	cmp	r3, #100	; 0x64
 800635e:	d90b      	bls.n	8006378 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006364:	f043 0201 	orr.w	r2, r3, #1
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a20      	ldr	r2, [pc, #128]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d101      	bne.n	8006386 <HAL_I2S_DMAStop+0x2b6>
 8006382:	4b20      	ldr	r3, [pc, #128]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 8006384:	e001      	b.n	800638a <HAL_I2S_DMAStop+0x2ba>
 8006386:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006390:	2b80      	cmp	r3, #128	; 0x80
 8006392:	d0de      	beq.n	8006352 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a19      	ldr	r2, [pc, #100]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d101      	bne.n	80063a2 <HAL_I2S_DMAStop+0x2d2>
 800639e:	4b19      	ldr	r3, [pc, #100]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 80063a0:	e001      	b.n	80063a6 <HAL_I2S_DMAStop+0x2d6>
 80063a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80063a6:	69da      	ldr	r2, [r3, #28]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4914      	ldr	r1, [pc, #80]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 80063ae:	428b      	cmp	r3, r1
 80063b0:	d101      	bne.n	80063b6 <HAL_I2S_DMAStop+0x2e6>
 80063b2:	4b14      	ldr	r3, [pc, #80]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 80063b4:	e001      	b.n	80063ba <HAL_I2S_DMAStop+0x2ea>
 80063b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80063ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063be:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80063c0:	2300      	movs	r3, #0
 80063c2:	60fb      	str	r3, [r7, #12]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a0d      	ldr	r2, [pc, #52]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d101      	bne.n	80063d2 <HAL_I2S_DMAStop+0x302>
 80063ce:	4b0d      	ldr	r3, [pc, #52]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 80063d0:	e001      	b.n	80063d6 <HAL_I2S_DMAStop+0x306>
 80063d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	60fb      	str	r3, [r7, #12]
 80063da:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a07      	ldr	r2, [pc, #28]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d101      	bne.n	80063ea <HAL_I2S_DMAStop+0x31a>
 80063e6:	4b07      	ldr	r3, [pc, #28]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 80063e8:	e001      	b.n	80063ee <HAL_I2S_DMAStop+0x31e>
 80063ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80063ee:	685a      	ldr	r2, [r3, #4]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4902      	ldr	r1, [pc, #8]	; (8006400 <HAL_I2S_DMAStop+0x330>)
 80063f6:	428b      	cmp	r3, r1
 80063f8:	d106      	bne.n	8006408 <HAL_I2S_DMAStop+0x338>
 80063fa:	4b02      	ldr	r3, [pc, #8]	; (8006404 <HAL_I2S_DMAStop+0x334>)
 80063fc:	e006      	b.n	800640c <HAL_I2S_DMAStop+0x33c>
 80063fe:	bf00      	nop
 8006400:	40003800 	.word	0x40003800
 8006404:	40003400 	.word	0x40003400
 8006408:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800640c:	f022 0202 	bic.w	r2, r2, #2
 8006410:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	69da      	ldr	r2, [r3, #28]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006420:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006422:	2300      	movs	r3, #0
 8006424:	60bb      	str	r3, [r7, #8]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	60bb      	str	r3, [r7, #8]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	60bb      	str	r3, [r7, #8]
 8006436:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	685a      	ldr	r2, [r3, #4]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f022 0201 	bic.w	r2, r2, #1
 8006446:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006450:	d10c      	bne.n	800646c <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006456:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	77fb      	strb	r3, [r7, #31]
 800646a:	e002      	b.n	8006472 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 800647a:	7ffb      	ldrb	r3, [r7, #31]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3720      	adds	r7, #32
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064a6:	b2db      	uxtb	r3, r3
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	69db      	ldr	r3, [r3, #28]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d10e      	bne.n	80064e8 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	685a      	ldr	r2, [r3, #4]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f022 0202 	bic.w	r2, r2, #2
 80064d8:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80064e8:	68f8      	ldr	r0, [r7, #12]
 80064ea:	f7fa f8d7 	bl	800069c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80064ee:	bf00      	nop
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b084      	sub	sp, #16
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006502:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8006504:	68f8      	ldr	r0, [r7, #12]
 8006506:	f7fa f8db 	bl	80006c0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800650a:	bf00      	nop
 800650c:	3710      	adds	r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}

08006512 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8006512:	b580      	push	{r7, lr}
 8006514:	b084      	sub	sp, #16
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800651e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f022 0203 	bic.w	r2, r2, #3
 800652e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006548:	f043 0208 	orr.w	r2, r3, #8
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f7fa fa25 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006556:	bf00      	nop
 8006558:	3710      	adds	r7, #16
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}

0800655e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800655e:	b580      	push	{r7, lr}
 8006560:	b082      	sub	sp, #8
 8006562:	af00      	add	r7, sp, #0
 8006564:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656a:	881a      	ldrh	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006576:	1c9a      	adds	r2, r3, #2
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006580:	b29b      	uxth	r3, r3
 8006582:	3b01      	subs	r3, #1
 8006584:	b29a      	uxth	r2, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800658e:	b29b      	uxth	r3, r3
 8006590:	2b00      	cmp	r3, #0
 8006592:	d10e      	bne.n	80065b2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685a      	ldr	r2, [r3, #4]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80065a2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f7fa f875 	bl	800069c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80065b2:	bf00      	nop
 80065b4:	3708      	adds	r7, #8
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}

080065ba <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80065ba:	b580      	push	{r7, lr}
 80065bc:	b082      	sub	sp, #8
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68da      	ldr	r2, [r3, #12]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065cc:	b292      	uxth	r2, r2
 80065ce:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d4:	1c9a      	adds	r2, r3, #2
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80065de:	b29b      	uxth	r3, r3
 80065e0:	3b01      	subs	r3, #1
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d10e      	bne.n	8006610 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	685a      	ldr	r2, [r3, #4]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006600:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2201      	movs	r2, #1
 8006606:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f7ff ff3a 	bl	8006484 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006610:	bf00      	nop
 8006612:	3708      	adds	r7, #8
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b086      	sub	sp, #24
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800662e:	b2db      	uxtb	r3, r3
 8006630:	2b04      	cmp	r3, #4
 8006632:	d13a      	bne.n	80066aa <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b01      	cmp	r3, #1
 800663c:	d109      	bne.n	8006652 <I2S_IRQHandler+0x3a>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006648:	2b40      	cmp	r3, #64	; 0x40
 800664a:	d102      	bne.n	8006652 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f7ff ffb4 	bl	80065ba <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006658:	2b40      	cmp	r3, #64	; 0x40
 800665a:	d126      	bne.n	80066aa <I2S_IRQHandler+0x92>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	f003 0320 	and.w	r3, r3, #32
 8006666:	2b20      	cmp	r3, #32
 8006668:	d11f      	bne.n	80066aa <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	685a      	ldr	r2, [r3, #4]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006678:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800667a:	2300      	movs	r3, #0
 800667c:	613b      	str	r3, [r7, #16]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	613b      	str	r3, [r7, #16]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	613b      	str	r3, [r7, #16]
 800668e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800669c:	f043 0202 	orr.w	r2, r3, #2
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f7fa f97b 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b03      	cmp	r3, #3
 80066b4:	d136      	bne.n	8006724 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d109      	bne.n	80066d4 <I2S_IRQHandler+0xbc>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ca:	2b80      	cmp	r3, #128	; 0x80
 80066cc:	d102      	bne.n	80066d4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f7ff ff45 	bl	800655e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	f003 0308 	and.w	r3, r3, #8
 80066da:	2b08      	cmp	r3, #8
 80066dc:	d122      	bne.n	8006724 <I2S_IRQHandler+0x10c>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f003 0320 	and.w	r3, r3, #32
 80066e8:	2b20      	cmp	r3, #32
 80066ea:	d11b      	bne.n	8006724 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	685a      	ldr	r2, [r3, #4]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80066fa:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80066fc:	2300      	movs	r3, #0
 80066fe:	60fb      	str	r3, [r7, #12]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	60fb      	str	r3, [r7, #12]
 8006708:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006716:	f043 0204 	orr.w	r2, r3, #4
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f7fa f93e 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006724:	bf00      	nop
 8006726:	3718      	adds	r7, #24
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b086      	sub	sp, #24
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	603b      	str	r3, [r7, #0]
 8006738:	4613      	mov	r3, r2
 800673a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800673c:	f7fb fdc8 	bl	80022d0 <HAL_GetTick>
 8006740:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006742:	e018      	b.n	8006776 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800674a:	d014      	beq.n	8006776 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 800674c:	f7fb fdc0 	bl	80022d0 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	683a      	ldr	r2, [r7, #0]
 8006758:	429a      	cmp	r2, r3
 800675a:	d902      	bls.n	8006762 <I2S_WaitFlagStateUntilTimeout+0x36>
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d109      	bne.n	8006776 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2201      	movs	r2, #1
 8006766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e00f      	b.n	8006796 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	689a      	ldr	r2, [r3, #8]
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	4013      	ands	r3, r2
 8006780:	68ba      	ldr	r2, [r7, #8]
 8006782:	429a      	cmp	r2, r3
 8006784:	bf0c      	ite	eq
 8006786:	2301      	moveq	r3, #1
 8006788:	2300      	movne	r3, #0
 800678a:	b2db      	uxtb	r3, r3
 800678c:	461a      	mov	r2, r3
 800678e:	79fb      	ldrb	r3, [r7, #7]
 8006790:	429a      	cmp	r2, r3
 8006792:	d1d7      	bne.n	8006744 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3718      	adds	r7, #24
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
	...

080067a0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b088      	sub	sp, #32
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a92      	ldr	r2, [pc, #584]	; (8006a00 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d101      	bne.n	80067be <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80067ba:	4b92      	ldr	r3, [pc, #584]	; (8006a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80067bc:	e001      	b.n	80067c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80067be:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a8b      	ldr	r2, [pc, #556]	; (8006a00 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d101      	bne.n	80067dc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80067d8:	4b8a      	ldr	r3, [pc, #552]	; (8006a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80067da:	e001      	b.n	80067e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80067dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067ec:	d004      	beq.n	80067f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f040 8099 	bne.w	800692a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b02      	cmp	r3, #2
 8006800:	d107      	bne.n	8006812 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006808:	2b00      	cmp	r3, #0
 800680a:	d002      	beq.n	8006812 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f000 f925 	bl	8006a5c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	f003 0301 	and.w	r3, r3, #1
 8006818:	2b01      	cmp	r3, #1
 800681a:	d107      	bne.n	800682c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006822:	2b00      	cmp	r3, #0
 8006824:	d002      	beq.n	800682c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 f9c8 	bl	8006bbc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800682c:	69bb      	ldr	r3, [r7, #24]
 800682e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006832:	2b40      	cmp	r3, #64	; 0x40
 8006834:	d13a      	bne.n	80068ac <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	f003 0320 	and.w	r3, r3, #32
 800683c:	2b00      	cmp	r3, #0
 800683e:	d035      	beq.n	80068ac <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a6e      	ldr	r2, [pc, #440]	; (8006a00 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d101      	bne.n	800684e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800684a:	4b6e      	ldr	r3, [pc, #440]	; (8006a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800684c:	e001      	b.n	8006852 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800684e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006852:	685a      	ldr	r2, [r3, #4]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4969      	ldr	r1, [pc, #420]	; (8006a00 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800685a:	428b      	cmp	r3, r1
 800685c:	d101      	bne.n	8006862 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800685e:	4b69      	ldr	r3, [pc, #420]	; (8006a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006860:	e001      	b.n	8006866 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006862:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006866:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800686a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	685a      	ldr	r2, [r3, #4]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800687a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800687c:	2300      	movs	r3, #0
 800687e:	60fb      	str	r3, [r7, #12]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	60fb      	str	r3, [r7, #12]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	60fb      	str	r3, [r7, #12]
 8006890:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2201      	movs	r2, #1
 8006896:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800689e:	f043 0202 	orr.w	r2, r3, #2
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f7fa f87a 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80068ac:	69fb      	ldr	r3, [r7, #28]
 80068ae:	f003 0308 	and.w	r3, r3, #8
 80068b2:	2b08      	cmp	r3, #8
 80068b4:	f040 80c3 	bne.w	8006a3e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	f003 0320 	and.w	r3, r3, #32
 80068be:	2b00      	cmp	r3, #0
 80068c0:	f000 80bd 	beq.w	8006a3e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80068d2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a49      	ldr	r2, [pc, #292]	; (8006a00 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d101      	bne.n	80068e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80068de:	4b49      	ldr	r3, [pc, #292]	; (8006a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80068e0:	e001      	b.n	80068e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80068e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80068e6:	685a      	ldr	r2, [r3, #4]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4944      	ldr	r1, [pc, #272]	; (8006a00 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80068ee:	428b      	cmp	r3, r1
 80068f0:	d101      	bne.n	80068f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80068f2:	4b44      	ldr	r3, [pc, #272]	; (8006a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80068f4:	e001      	b.n	80068fa <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80068f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80068fa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80068fe:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006900:	2300      	movs	r3, #0
 8006902:	60bb      	str	r3, [r7, #8]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	60bb      	str	r3, [r7, #8]
 800690c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800691a:	f043 0204 	orr.w	r2, r3, #4
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f7fa f83c 	bl	80009a0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006928:	e089      	b.n	8006a3e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	f003 0302 	and.w	r3, r3, #2
 8006930:	2b02      	cmp	r3, #2
 8006932:	d107      	bne.n	8006944 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800693a:	2b00      	cmp	r3, #0
 800693c:	d002      	beq.n	8006944 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f000 f8be 	bl	8006ac0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b01      	cmp	r3, #1
 800694c:	d107      	bne.n	800695e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006954:	2b00      	cmp	r3, #0
 8006956:	d002      	beq.n	800695e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f000 f8fd 	bl	8006b58 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006964:	2b40      	cmp	r3, #64	; 0x40
 8006966:	d12f      	bne.n	80069c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	f003 0320 	and.w	r3, r3, #32
 800696e:	2b00      	cmp	r3, #0
 8006970:	d02a      	beq.n	80069c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	685a      	ldr	r2, [r3, #4]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006980:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a1e      	ldr	r2, [pc, #120]	; (8006a00 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d101      	bne.n	8006990 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800698c:	4b1d      	ldr	r3, [pc, #116]	; (8006a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800698e:	e001      	b.n	8006994 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006990:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006994:	685a      	ldr	r2, [r3, #4]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4919      	ldr	r1, [pc, #100]	; (8006a00 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800699c:	428b      	cmp	r3, r1
 800699e:	d101      	bne.n	80069a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80069a0:	4b18      	ldr	r3, [pc, #96]	; (8006a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80069a2:	e001      	b.n	80069a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80069a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80069a8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80069ac:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2201      	movs	r2, #1
 80069b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069ba:	f043 0202 	orr.w	r2, r3, #2
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f7f9 ffec 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	f003 0308 	and.w	r3, r3, #8
 80069ce:	2b08      	cmp	r3, #8
 80069d0:	d136      	bne.n	8006a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	f003 0320 	and.w	r3, r3, #32
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d031      	beq.n	8006a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a07      	ldr	r2, [pc, #28]	; (8006a00 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d101      	bne.n	80069ea <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80069e6:	4b07      	ldr	r3, [pc, #28]	; (8006a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80069e8:	e001      	b.n	80069ee <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80069ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4902      	ldr	r1, [pc, #8]	; (8006a00 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80069f6:	428b      	cmp	r3, r1
 80069f8:	d106      	bne.n	8006a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80069fa:	4b02      	ldr	r3, [pc, #8]	; (8006a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80069fc:	e006      	b.n	8006a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80069fe:	bf00      	nop
 8006a00:	40003800 	.word	0x40003800
 8006a04:	40003400 	.word	0x40003400
 8006a08:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006a0c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006a10:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006a20:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2201      	movs	r2, #1
 8006a26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a2e:	f043 0204 	orr.w	r2, r3, #4
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f7f9 ffb2 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006a3c:	e000      	b.n	8006a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006a3e:	bf00      	nop
}
 8006a40:	bf00      	nop
 8006a42:	3720      	adds	r7, #32
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b083      	sub	sp, #12
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006a50:	bf00      	nop
 8006a52:	370c      	adds	r7, #12
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr

08006a5c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b082      	sub	sp, #8
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a68:	1c99      	adds	r1, r3, #2
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	6251      	str	r1, [r2, #36]	; 0x24
 8006a6e:	881a      	ldrh	r2, [r3, #0]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	3b01      	subs	r3, #1
 8006a7e:	b29a      	uxth	r2, r3
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d113      	bne.n	8006ab6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	685a      	ldr	r2, [r3, #4]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006a9c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d106      	bne.n	8006ab6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f7ff ffc9 	bl	8006a48 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006ab6:	bf00      	nop
 8006ab8:	3708      	adds	r7, #8
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
	...

08006ac0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b082      	sub	sp, #8
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006acc:	1c99      	adds	r1, r3, #2
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	6251      	str	r1, [r2, #36]	; 0x24
 8006ad2:	8819      	ldrh	r1, [r3, #0]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a1d      	ldr	r2, [pc, #116]	; (8006b50 <I2SEx_TxISR_I2SExt+0x90>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d101      	bne.n	8006ae2 <I2SEx_TxISR_I2SExt+0x22>
 8006ade:	4b1d      	ldr	r3, [pc, #116]	; (8006b54 <I2SEx_TxISR_I2SExt+0x94>)
 8006ae0:	e001      	b.n	8006ae6 <I2SEx_TxISR_I2SExt+0x26>
 8006ae2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ae6:	460a      	mov	r2, r1
 8006ae8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	3b01      	subs	r3, #1
 8006af2:	b29a      	uxth	r2, r3
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d121      	bne.n	8006b46 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a12      	ldr	r2, [pc, #72]	; (8006b50 <I2SEx_TxISR_I2SExt+0x90>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d101      	bne.n	8006b10 <I2SEx_TxISR_I2SExt+0x50>
 8006b0c:	4b11      	ldr	r3, [pc, #68]	; (8006b54 <I2SEx_TxISR_I2SExt+0x94>)
 8006b0e:	e001      	b.n	8006b14 <I2SEx_TxISR_I2SExt+0x54>
 8006b10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b14:	685a      	ldr	r2, [r3, #4]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	490d      	ldr	r1, [pc, #52]	; (8006b50 <I2SEx_TxISR_I2SExt+0x90>)
 8006b1c:	428b      	cmp	r3, r1
 8006b1e:	d101      	bne.n	8006b24 <I2SEx_TxISR_I2SExt+0x64>
 8006b20:	4b0c      	ldr	r3, [pc, #48]	; (8006b54 <I2SEx_TxISR_I2SExt+0x94>)
 8006b22:	e001      	b.n	8006b28 <I2SEx_TxISR_I2SExt+0x68>
 8006b24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b28:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006b2c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d106      	bne.n	8006b46 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f7ff ff81 	bl	8006a48 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006b46:	bf00      	nop
 8006b48:	3708      	adds	r7, #8
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	40003800 	.word	0x40003800
 8006b54:	40003400 	.word	0x40003400

08006b58 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b082      	sub	sp, #8
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68d8      	ldr	r0, [r3, #12]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b6a:	1c99      	adds	r1, r3, #2
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006b70:	b282      	uxth	r2, r0
 8006b72:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	3b01      	subs	r3, #1
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d113      	bne.n	8006bb4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	685a      	ldr	r2, [r3, #4]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006b9a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d106      	bne.n	8006bb4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f7ff ff4a 	bl	8006a48 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006bb4:	bf00      	nop
 8006bb6:	3708      	adds	r7, #8
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a20      	ldr	r2, [pc, #128]	; (8006c4c <I2SEx_RxISR_I2SExt+0x90>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d101      	bne.n	8006bd2 <I2SEx_RxISR_I2SExt+0x16>
 8006bce:	4b20      	ldr	r3, [pc, #128]	; (8006c50 <I2SEx_RxISR_I2SExt+0x94>)
 8006bd0:	e001      	b.n	8006bd6 <I2SEx_RxISR_I2SExt+0x1a>
 8006bd2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006bd6:	68d8      	ldr	r0, [r3, #12]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bdc:	1c99      	adds	r1, r3, #2
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006be2:	b282      	uxth	r2, r0
 8006be4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	3b01      	subs	r3, #1
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d121      	bne.n	8006c42 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a12      	ldr	r2, [pc, #72]	; (8006c4c <I2SEx_RxISR_I2SExt+0x90>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d101      	bne.n	8006c0c <I2SEx_RxISR_I2SExt+0x50>
 8006c08:	4b11      	ldr	r3, [pc, #68]	; (8006c50 <I2SEx_RxISR_I2SExt+0x94>)
 8006c0a:	e001      	b.n	8006c10 <I2SEx_RxISR_I2SExt+0x54>
 8006c0c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c10:	685a      	ldr	r2, [r3, #4]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	490d      	ldr	r1, [pc, #52]	; (8006c4c <I2SEx_RxISR_I2SExt+0x90>)
 8006c18:	428b      	cmp	r3, r1
 8006c1a:	d101      	bne.n	8006c20 <I2SEx_RxISR_I2SExt+0x64>
 8006c1c:	4b0c      	ldr	r3, [pc, #48]	; (8006c50 <I2SEx_RxISR_I2SExt+0x94>)
 8006c1e:	e001      	b.n	8006c24 <I2SEx_RxISR_I2SExt+0x68>
 8006c20:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c24:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006c28:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d106      	bne.n	8006c42 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f7ff ff03 	bl	8006a48 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006c42:	bf00      	nop
 8006c44:	3708      	adds	r7, #8
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	40003800 	.word	0x40003800
 8006c50:	40003400 	.word	0x40003400

08006c54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b086      	sub	sp, #24
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d101      	bne.n	8006c66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	e267      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d075      	beq.n	8006d5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c72:	4b88      	ldr	r3, [pc, #544]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	f003 030c 	and.w	r3, r3, #12
 8006c7a:	2b04      	cmp	r3, #4
 8006c7c:	d00c      	beq.n	8006c98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c7e:	4b85      	ldr	r3, [pc, #532]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c86:	2b08      	cmp	r3, #8
 8006c88:	d112      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c8a:	4b82      	ldr	r3, [pc, #520]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c96:	d10b      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c98:	4b7e      	ldr	r3, [pc, #504]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d05b      	beq.n	8006d5c <HAL_RCC_OscConfig+0x108>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d157      	bne.n	8006d5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e242      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cb8:	d106      	bne.n	8006cc8 <HAL_RCC_OscConfig+0x74>
 8006cba:	4b76      	ldr	r3, [pc, #472]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a75      	ldr	r2, [pc, #468]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cc4:	6013      	str	r3, [r2, #0]
 8006cc6:	e01d      	b.n	8006d04 <HAL_RCC_OscConfig+0xb0>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006cd0:	d10c      	bne.n	8006cec <HAL_RCC_OscConfig+0x98>
 8006cd2:	4b70      	ldr	r3, [pc, #448]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a6f      	ldr	r2, [pc, #444]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006cdc:	6013      	str	r3, [r2, #0]
 8006cde:	4b6d      	ldr	r3, [pc, #436]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a6c      	ldr	r2, [pc, #432]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ce8:	6013      	str	r3, [r2, #0]
 8006cea:	e00b      	b.n	8006d04 <HAL_RCC_OscConfig+0xb0>
 8006cec:	4b69      	ldr	r3, [pc, #420]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a68      	ldr	r2, [pc, #416]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cf6:	6013      	str	r3, [r2, #0]
 8006cf8:	4b66      	ldr	r3, [pc, #408]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a65      	ldr	r2, [pc, #404]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006cfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d013      	beq.n	8006d34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d0c:	f7fb fae0 	bl	80022d0 <HAL_GetTick>
 8006d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d12:	e008      	b.n	8006d26 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d14:	f7fb fadc 	bl	80022d0 <HAL_GetTick>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	2b64      	cmp	r3, #100	; 0x64
 8006d20:	d901      	bls.n	8006d26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	e207      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d26:	4b5b      	ldr	r3, [pc, #364]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d0f0      	beq.n	8006d14 <HAL_RCC_OscConfig+0xc0>
 8006d32:	e014      	b.n	8006d5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d34:	f7fb facc 	bl	80022d0 <HAL_GetTick>
 8006d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d3a:	e008      	b.n	8006d4e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d3c:	f7fb fac8 	bl	80022d0 <HAL_GetTick>
 8006d40:	4602      	mov	r2, r0
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	1ad3      	subs	r3, r2, r3
 8006d46:	2b64      	cmp	r3, #100	; 0x64
 8006d48:	d901      	bls.n	8006d4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006d4a:	2303      	movs	r3, #3
 8006d4c:	e1f3      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d4e:	4b51      	ldr	r3, [pc, #324]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1f0      	bne.n	8006d3c <HAL_RCC_OscConfig+0xe8>
 8006d5a:	e000      	b.n	8006d5e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f003 0302 	and.w	r3, r3, #2
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d063      	beq.n	8006e32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d6a:	4b4a      	ldr	r3, [pc, #296]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	f003 030c 	and.w	r3, r3, #12
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00b      	beq.n	8006d8e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d76:	4b47      	ldr	r3, [pc, #284]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d7e:	2b08      	cmp	r3, #8
 8006d80:	d11c      	bne.n	8006dbc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d82:	4b44      	ldr	r3, [pc, #272]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d116      	bne.n	8006dbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d8e:	4b41      	ldr	r3, [pc, #260]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0302 	and.w	r3, r3, #2
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d005      	beq.n	8006da6 <HAL_RCC_OscConfig+0x152>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d001      	beq.n	8006da6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e1c7      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006da6:	4b3b      	ldr	r3, [pc, #236]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	691b      	ldr	r3, [r3, #16]
 8006db2:	00db      	lsls	r3, r3, #3
 8006db4:	4937      	ldr	r1, [pc, #220]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006db6:	4313      	orrs	r3, r2
 8006db8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dba:	e03a      	b.n	8006e32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d020      	beq.n	8006e06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006dc4:	4b34      	ldr	r3, [pc, #208]	; (8006e98 <HAL_RCC_OscConfig+0x244>)
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dca:	f7fb fa81 	bl	80022d0 <HAL_GetTick>
 8006dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dd0:	e008      	b.n	8006de4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006dd2:	f7fb fa7d 	bl	80022d0 <HAL_GetTick>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	1ad3      	subs	r3, r2, r3
 8006ddc:	2b02      	cmp	r3, #2
 8006dde:	d901      	bls.n	8006de4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006de0:	2303      	movs	r3, #3
 8006de2:	e1a8      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006de4:	4b2b      	ldr	r3, [pc, #172]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f003 0302 	and.w	r3, r3, #2
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d0f0      	beq.n	8006dd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006df0:	4b28      	ldr	r3, [pc, #160]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	691b      	ldr	r3, [r3, #16]
 8006dfc:	00db      	lsls	r3, r3, #3
 8006dfe:	4925      	ldr	r1, [pc, #148]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006e00:	4313      	orrs	r3, r2
 8006e02:	600b      	str	r3, [r1, #0]
 8006e04:	e015      	b.n	8006e32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e06:	4b24      	ldr	r3, [pc, #144]	; (8006e98 <HAL_RCC_OscConfig+0x244>)
 8006e08:	2200      	movs	r2, #0
 8006e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e0c:	f7fb fa60 	bl	80022d0 <HAL_GetTick>
 8006e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e12:	e008      	b.n	8006e26 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e14:	f7fb fa5c 	bl	80022d0 <HAL_GetTick>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d901      	bls.n	8006e26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006e22:	2303      	movs	r3, #3
 8006e24:	e187      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e26:	4b1b      	ldr	r3, [pc, #108]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 0302 	and.w	r3, r3, #2
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1f0      	bne.n	8006e14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f003 0308 	and.w	r3, r3, #8
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d036      	beq.n	8006eac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	695b      	ldr	r3, [r3, #20]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d016      	beq.n	8006e74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e46:	4b15      	ldr	r3, [pc, #84]	; (8006e9c <HAL_RCC_OscConfig+0x248>)
 8006e48:	2201      	movs	r2, #1
 8006e4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e4c:	f7fb fa40 	bl	80022d0 <HAL_GetTick>
 8006e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e52:	e008      	b.n	8006e66 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e54:	f7fb fa3c 	bl	80022d0 <HAL_GetTick>
 8006e58:	4602      	mov	r2, r0
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	1ad3      	subs	r3, r2, r3
 8006e5e:	2b02      	cmp	r3, #2
 8006e60:	d901      	bls.n	8006e66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006e62:	2303      	movs	r3, #3
 8006e64:	e167      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e66:	4b0b      	ldr	r3, [pc, #44]	; (8006e94 <HAL_RCC_OscConfig+0x240>)
 8006e68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e6a:	f003 0302 	and.w	r3, r3, #2
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d0f0      	beq.n	8006e54 <HAL_RCC_OscConfig+0x200>
 8006e72:	e01b      	b.n	8006eac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e74:	4b09      	ldr	r3, [pc, #36]	; (8006e9c <HAL_RCC_OscConfig+0x248>)
 8006e76:	2200      	movs	r2, #0
 8006e78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e7a:	f7fb fa29 	bl	80022d0 <HAL_GetTick>
 8006e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e80:	e00e      	b.n	8006ea0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e82:	f7fb fa25 	bl	80022d0 <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d907      	bls.n	8006ea0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e150      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
 8006e94:	40023800 	.word	0x40023800
 8006e98:	42470000 	.word	0x42470000
 8006e9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ea0:	4b88      	ldr	r3, [pc, #544]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006ea2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ea4:	f003 0302 	and.w	r3, r3, #2
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d1ea      	bne.n	8006e82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0304 	and.w	r3, r3, #4
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	f000 8097 	beq.w	8006fe8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ebe:	4b81      	ldr	r3, [pc, #516]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d10f      	bne.n	8006eea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006eca:	2300      	movs	r3, #0
 8006ecc:	60bb      	str	r3, [r7, #8]
 8006ece:	4b7d      	ldr	r3, [pc, #500]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed2:	4a7c      	ldr	r2, [pc, #496]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8006eda:	4b7a      	ldr	r3, [pc, #488]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ee2:	60bb      	str	r3, [r7, #8]
 8006ee4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006eea:	4b77      	ldr	r3, [pc, #476]	; (80070c8 <HAL_RCC_OscConfig+0x474>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d118      	bne.n	8006f28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ef6:	4b74      	ldr	r3, [pc, #464]	; (80070c8 <HAL_RCC_OscConfig+0x474>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a73      	ldr	r2, [pc, #460]	; (80070c8 <HAL_RCC_OscConfig+0x474>)
 8006efc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f02:	f7fb f9e5 	bl	80022d0 <HAL_GetTick>
 8006f06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f08:	e008      	b.n	8006f1c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f0a:	f7fb f9e1 	bl	80022d0 <HAL_GetTick>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	1ad3      	subs	r3, r2, r3
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d901      	bls.n	8006f1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006f18:	2303      	movs	r3, #3
 8006f1a:	e10c      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f1c:	4b6a      	ldr	r3, [pc, #424]	; (80070c8 <HAL_RCC_OscConfig+0x474>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d0f0      	beq.n	8006f0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d106      	bne.n	8006f3e <HAL_RCC_OscConfig+0x2ea>
 8006f30:	4b64      	ldr	r3, [pc, #400]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f34:	4a63      	ldr	r2, [pc, #396]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f36:	f043 0301 	orr.w	r3, r3, #1
 8006f3a:	6713      	str	r3, [r2, #112]	; 0x70
 8006f3c:	e01c      	b.n	8006f78 <HAL_RCC_OscConfig+0x324>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	2b05      	cmp	r3, #5
 8006f44:	d10c      	bne.n	8006f60 <HAL_RCC_OscConfig+0x30c>
 8006f46:	4b5f      	ldr	r3, [pc, #380]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f4a:	4a5e      	ldr	r2, [pc, #376]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f4c:	f043 0304 	orr.w	r3, r3, #4
 8006f50:	6713      	str	r3, [r2, #112]	; 0x70
 8006f52:	4b5c      	ldr	r3, [pc, #368]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f56:	4a5b      	ldr	r2, [pc, #364]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f58:	f043 0301 	orr.w	r3, r3, #1
 8006f5c:	6713      	str	r3, [r2, #112]	; 0x70
 8006f5e:	e00b      	b.n	8006f78 <HAL_RCC_OscConfig+0x324>
 8006f60:	4b58      	ldr	r3, [pc, #352]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f64:	4a57      	ldr	r2, [pc, #348]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f66:	f023 0301 	bic.w	r3, r3, #1
 8006f6a:	6713      	str	r3, [r2, #112]	; 0x70
 8006f6c:	4b55      	ldr	r3, [pc, #340]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f70:	4a54      	ldr	r2, [pc, #336]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006f72:	f023 0304 	bic.w	r3, r3, #4
 8006f76:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d015      	beq.n	8006fac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f80:	f7fb f9a6 	bl	80022d0 <HAL_GetTick>
 8006f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f86:	e00a      	b.n	8006f9e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f88:	f7fb f9a2 	bl	80022d0 <HAL_GetTick>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	1ad3      	subs	r3, r2, r3
 8006f92:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d901      	bls.n	8006f9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006f9a:	2303      	movs	r3, #3
 8006f9c:	e0cb      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f9e:	4b49      	ldr	r3, [pc, #292]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fa2:	f003 0302 	and.w	r3, r3, #2
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d0ee      	beq.n	8006f88 <HAL_RCC_OscConfig+0x334>
 8006faa:	e014      	b.n	8006fd6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fac:	f7fb f990 	bl	80022d0 <HAL_GetTick>
 8006fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006fb2:	e00a      	b.n	8006fca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fb4:	f7fb f98c 	bl	80022d0 <HAL_GetTick>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	1ad3      	subs	r3, r2, r3
 8006fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d901      	bls.n	8006fca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	e0b5      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006fca:	4b3e      	ldr	r3, [pc, #248]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fce:	f003 0302 	and.w	r3, r3, #2
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d1ee      	bne.n	8006fb4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006fd6:	7dfb      	ldrb	r3, [r7, #23]
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d105      	bne.n	8006fe8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fdc:	4b39      	ldr	r3, [pc, #228]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe0:	4a38      	ldr	r2, [pc, #224]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006fe2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006fe6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	699b      	ldr	r3, [r3, #24]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	f000 80a1 	beq.w	8007134 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ff2:	4b34      	ldr	r3, [pc, #208]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	f003 030c 	and.w	r3, r3, #12
 8006ffa:	2b08      	cmp	r3, #8
 8006ffc:	d05c      	beq.n	80070b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	699b      	ldr	r3, [r3, #24]
 8007002:	2b02      	cmp	r3, #2
 8007004:	d141      	bne.n	800708a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007006:	4b31      	ldr	r3, [pc, #196]	; (80070cc <HAL_RCC_OscConfig+0x478>)
 8007008:	2200      	movs	r2, #0
 800700a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800700c:	f7fb f960 	bl	80022d0 <HAL_GetTick>
 8007010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007012:	e008      	b.n	8007026 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007014:	f7fb f95c 	bl	80022d0 <HAL_GetTick>
 8007018:	4602      	mov	r2, r0
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	2b02      	cmp	r3, #2
 8007020:	d901      	bls.n	8007026 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e087      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007026:	4b27      	ldr	r3, [pc, #156]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1f0      	bne.n	8007014 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	69da      	ldr	r2, [r3, #28]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a1b      	ldr	r3, [r3, #32]
 800703a:	431a      	orrs	r2, r3
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007040:	019b      	lsls	r3, r3, #6
 8007042:	431a      	orrs	r2, r3
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007048:	085b      	lsrs	r3, r3, #1
 800704a:	3b01      	subs	r3, #1
 800704c:	041b      	lsls	r3, r3, #16
 800704e:	431a      	orrs	r2, r3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007054:	061b      	lsls	r3, r3, #24
 8007056:	491b      	ldr	r1, [pc, #108]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 8007058:	4313      	orrs	r3, r2
 800705a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800705c:	4b1b      	ldr	r3, [pc, #108]	; (80070cc <HAL_RCC_OscConfig+0x478>)
 800705e:	2201      	movs	r2, #1
 8007060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007062:	f7fb f935 	bl	80022d0 <HAL_GetTick>
 8007066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007068:	e008      	b.n	800707c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800706a:	f7fb f931 	bl	80022d0 <HAL_GetTick>
 800706e:	4602      	mov	r2, r0
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	1ad3      	subs	r3, r2, r3
 8007074:	2b02      	cmp	r3, #2
 8007076:	d901      	bls.n	800707c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007078:	2303      	movs	r3, #3
 800707a:	e05c      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800707c:	4b11      	ldr	r3, [pc, #68]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007084:	2b00      	cmp	r3, #0
 8007086:	d0f0      	beq.n	800706a <HAL_RCC_OscConfig+0x416>
 8007088:	e054      	b.n	8007134 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800708a:	4b10      	ldr	r3, [pc, #64]	; (80070cc <HAL_RCC_OscConfig+0x478>)
 800708c:	2200      	movs	r2, #0
 800708e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007090:	f7fb f91e 	bl	80022d0 <HAL_GetTick>
 8007094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007096:	e008      	b.n	80070aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007098:	f7fb f91a 	bl	80022d0 <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	d901      	bls.n	80070aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e045      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070aa:	4b06      	ldr	r3, [pc, #24]	; (80070c4 <HAL_RCC_OscConfig+0x470>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1f0      	bne.n	8007098 <HAL_RCC_OscConfig+0x444>
 80070b6:	e03d      	b.n	8007134 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	699b      	ldr	r3, [r3, #24]
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d107      	bne.n	80070d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e038      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
 80070c4:	40023800 	.word	0x40023800
 80070c8:	40007000 	.word	0x40007000
 80070cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80070d0:	4b1b      	ldr	r3, [pc, #108]	; (8007140 <HAL_RCC_OscConfig+0x4ec>)
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	699b      	ldr	r3, [r3, #24]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d028      	beq.n	8007130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d121      	bne.n	8007130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d11a      	bne.n	8007130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070fa:	68fa      	ldr	r2, [r7, #12]
 80070fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007100:	4013      	ands	r3, r2
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007106:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007108:	4293      	cmp	r3, r2
 800710a:	d111      	bne.n	8007130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007116:	085b      	lsrs	r3, r3, #1
 8007118:	3b01      	subs	r3, #1
 800711a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800711c:	429a      	cmp	r2, r3
 800711e:	d107      	bne.n	8007130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800712a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800712c:	429a      	cmp	r2, r3
 800712e:	d001      	beq.n	8007134 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e000      	b.n	8007136 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3718      	adds	r7, #24
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	40023800 	.word	0x40023800

08007144 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
 800714c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	e0cc      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007158:	4b68      	ldr	r3, [pc, #416]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 0307 	and.w	r3, r3, #7
 8007160:	683a      	ldr	r2, [r7, #0]
 8007162:	429a      	cmp	r2, r3
 8007164:	d90c      	bls.n	8007180 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007166:	4b65      	ldr	r3, [pc, #404]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 8007168:	683a      	ldr	r2, [r7, #0]
 800716a:	b2d2      	uxtb	r2, r2
 800716c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800716e:	4b63      	ldr	r3, [pc, #396]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f003 0307 	and.w	r3, r3, #7
 8007176:	683a      	ldr	r2, [r7, #0]
 8007178:	429a      	cmp	r2, r3
 800717a:	d001      	beq.n	8007180 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	e0b8      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 0302 	and.w	r3, r3, #2
 8007188:	2b00      	cmp	r3, #0
 800718a:	d020      	beq.n	80071ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 0304 	and.w	r3, r3, #4
 8007194:	2b00      	cmp	r3, #0
 8007196:	d005      	beq.n	80071a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007198:	4b59      	ldr	r3, [pc, #356]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	4a58      	ldr	r2, [pc, #352]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 800719e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80071a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0308 	and.w	r3, r3, #8
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d005      	beq.n	80071bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80071b0:	4b53      	ldr	r3, [pc, #332]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	4a52      	ldr	r2, [pc, #328]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80071b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80071ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071bc:	4b50      	ldr	r3, [pc, #320]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	494d      	ldr	r1, [pc, #308]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80071ca:	4313      	orrs	r3, r2
 80071cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f003 0301 	and.w	r3, r3, #1
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d044      	beq.n	8007264 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d107      	bne.n	80071f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071e2:	4b47      	ldr	r3, [pc, #284]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d119      	bne.n	8007222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e07f      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	d003      	beq.n	8007202 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071fe:	2b03      	cmp	r3, #3
 8007200:	d107      	bne.n	8007212 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007202:	4b3f      	ldr	r3, [pc, #252]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800720a:	2b00      	cmp	r3, #0
 800720c:	d109      	bne.n	8007222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	e06f      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007212:	4b3b      	ldr	r3, [pc, #236]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 0302 	and.w	r3, r3, #2
 800721a:	2b00      	cmp	r3, #0
 800721c:	d101      	bne.n	8007222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	e067      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007222:	4b37      	ldr	r3, [pc, #220]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	f023 0203 	bic.w	r2, r3, #3
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	4934      	ldr	r1, [pc, #208]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 8007230:	4313      	orrs	r3, r2
 8007232:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007234:	f7fb f84c 	bl	80022d0 <HAL_GetTick>
 8007238:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800723a:	e00a      	b.n	8007252 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800723c:	f7fb f848 	bl	80022d0 <HAL_GetTick>
 8007240:	4602      	mov	r2, r0
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	1ad3      	subs	r3, r2, r3
 8007246:	f241 3288 	movw	r2, #5000	; 0x1388
 800724a:	4293      	cmp	r3, r2
 800724c:	d901      	bls.n	8007252 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800724e:	2303      	movs	r3, #3
 8007250:	e04f      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007252:	4b2b      	ldr	r3, [pc, #172]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	f003 020c 	and.w	r2, r3, #12
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	429a      	cmp	r2, r3
 8007262:	d1eb      	bne.n	800723c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007264:	4b25      	ldr	r3, [pc, #148]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 0307 	and.w	r3, r3, #7
 800726c:	683a      	ldr	r2, [r7, #0]
 800726e:	429a      	cmp	r2, r3
 8007270:	d20c      	bcs.n	800728c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007272:	4b22      	ldr	r3, [pc, #136]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 8007274:	683a      	ldr	r2, [r7, #0]
 8007276:	b2d2      	uxtb	r2, r2
 8007278:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800727a:	4b20      	ldr	r3, [pc, #128]	; (80072fc <HAL_RCC_ClockConfig+0x1b8>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 0307 	and.w	r3, r3, #7
 8007282:	683a      	ldr	r2, [r7, #0]
 8007284:	429a      	cmp	r2, r3
 8007286:	d001      	beq.n	800728c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	e032      	b.n	80072f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f003 0304 	and.w	r3, r3, #4
 8007294:	2b00      	cmp	r3, #0
 8007296:	d008      	beq.n	80072aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007298:	4b19      	ldr	r3, [pc, #100]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	4916      	ldr	r1, [pc, #88]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80072a6:	4313      	orrs	r3, r2
 80072a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 0308 	and.w	r3, r3, #8
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d009      	beq.n	80072ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80072b6:	4b12      	ldr	r3, [pc, #72]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	691b      	ldr	r3, [r3, #16]
 80072c2:	00db      	lsls	r3, r3, #3
 80072c4:	490e      	ldr	r1, [pc, #56]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80072c6:	4313      	orrs	r3, r2
 80072c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80072ca:	f000 f821 	bl	8007310 <HAL_RCC_GetSysClockFreq>
 80072ce:	4602      	mov	r2, r0
 80072d0:	4b0b      	ldr	r3, [pc, #44]	; (8007300 <HAL_RCC_ClockConfig+0x1bc>)
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	091b      	lsrs	r3, r3, #4
 80072d6:	f003 030f 	and.w	r3, r3, #15
 80072da:	490a      	ldr	r1, [pc, #40]	; (8007304 <HAL_RCC_ClockConfig+0x1c0>)
 80072dc:	5ccb      	ldrb	r3, [r1, r3]
 80072de:	fa22 f303 	lsr.w	r3, r2, r3
 80072e2:	4a09      	ldr	r2, [pc, #36]	; (8007308 <HAL_RCC_ClockConfig+0x1c4>)
 80072e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80072e6:	4b09      	ldr	r3, [pc, #36]	; (800730c <HAL_RCC_ClockConfig+0x1c8>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4618      	mov	r0, r3
 80072ec:	f7fa ffac 	bl	8002248 <HAL_InitTick>

  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	40023c00 	.word	0x40023c00
 8007300:	40023800 	.word	0x40023800
 8007304:	0800fab4 	.word	0x0800fab4
 8007308:	20000068 	.word	0x20000068
 800730c:	20000070 	.word	0x20000070

08007310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007314:	b094      	sub	sp, #80	; 0x50
 8007316:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007318:	2300      	movs	r3, #0
 800731a:	647b      	str	r3, [r7, #68]	; 0x44
 800731c:	2300      	movs	r3, #0
 800731e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007320:	2300      	movs	r3, #0
 8007322:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007324:	2300      	movs	r3, #0
 8007326:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007328:	4b79      	ldr	r3, [pc, #484]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	f003 030c 	and.w	r3, r3, #12
 8007330:	2b08      	cmp	r3, #8
 8007332:	d00d      	beq.n	8007350 <HAL_RCC_GetSysClockFreq+0x40>
 8007334:	2b08      	cmp	r3, #8
 8007336:	f200 80e1 	bhi.w	80074fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800733a:	2b00      	cmp	r3, #0
 800733c:	d002      	beq.n	8007344 <HAL_RCC_GetSysClockFreq+0x34>
 800733e:	2b04      	cmp	r3, #4
 8007340:	d003      	beq.n	800734a <HAL_RCC_GetSysClockFreq+0x3a>
 8007342:	e0db      	b.n	80074fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007344:	4b73      	ldr	r3, [pc, #460]	; (8007514 <HAL_RCC_GetSysClockFreq+0x204>)
 8007346:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007348:	e0db      	b.n	8007502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800734a:	4b73      	ldr	r3, [pc, #460]	; (8007518 <HAL_RCC_GetSysClockFreq+0x208>)
 800734c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800734e:	e0d8      	b.n	8007502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007350:	4b6f      	ldr	r3, [pc, #444]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007358:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800735a:	4b6d      	ldr	r3, [pc, #436]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d063      	beq.n	800742e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007366:	4b6a      	ldr	r3, [pc, #424]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	099b      	lsrs	r3, r3, #6
 800736c:	2200      	movs	r2, #0
 800736e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007370:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007374:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007378:	633b      	str	r3, [r7, #48]	; 0x30
 800737a:	2300      	movs	r3, #0
 800737c:	637b      	str	r3, [r7, #52]	; 0x34
 800737e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007382:	4622      	mov	r2, r4
 8007384:	462b      	mov	r3, r5
 8007386:	f04f 0000 	mov.w	r0, #0
 800738a:	f04f 0100 	mov.w	r1, #0
 800738e:	0159      	lsls	r1, r3, #5
 8007390:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007394:	0150      	lsls	r0, r2, #5
 8007396:	4602      	mov	r2, r0
 8007398:	460b      	mov	r3, r1
 800739a:	4621      	mov	r1, r4
 800739c:	1a51      	subs	r1, r2, r1
 800739e:	6139      	str	r1, [r7, #16]
 80073a0:	4629      	mov	r1, r5
 80073a2:	eb63 0301 	sbc.w	r3, r3, r1
 80073a6:	617b      	str	r3, [r7, #20]
 80073a8:	f04f 0200 	mov.w	r2, #0
 80073ac:	f04f 0300 	mov.w	r3, #0
 80073b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80073b4:	4659      	mov	r1, fp
 80073b6:	018b      	lsls	r3, r1, #6
 80073b8:	4651      	mov	r1, sl
 80073ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80073be:	4651      	mov	r1, sl
 80073c0:	018a      	lsls	r2, r1, #6
 80073c2:	4651      	mov	r1, sl
 80073c4:	ebb2 0801 	subs.w	r8, r2, r1
 80073c8:	4659      	mov	r1, fp
 80073ca:	eb63 0901 	sbc.w	r9, r3, r1
 80073ce:	f04f 0200 	mov.w	r2, #0
 80073d2:	f04f 0300 	mov.w	r3, #0
 80073d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80073de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80073e2:	4690      	mov	r8, r2
 80073e4:	4699      	mov	r9, r3
 80073e6:	4623      	mov	r3, r4
 80073e8:	eb18 0303 	adds.w	r3, r8, r3
 80073ec:	60bb      	str	r3, [r7, #8]
 80073ee:	462b      	mov	r3, r5
 80073f0:	eb49 0303 	adc.w	r3, r9, r3
 80073f4:	60fb      	str	r3, [r7, #12]
 80073f6:	f04f 0200 	mov.w	r2, #0
 80073fa:	f04f 0300 	mov.w	r3, #0
 80073fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007402:	4629      	mov	r1, r5
 8007404:	024b      	lsls	r3, r1, #9
 8007406:	4621      	mov	r1, r4
 8007408:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800740c:	4621      	mov	r1, r4
 800740e:	024a      	lsls	r2, r1, #9
 8007410:	4610      	mov	r0, r2
 8007412:	4619      	mov	r1, r3
 8007414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007416:	2200      	movs	r2, #0
 8007418:	62bb      	str	r3, [r7, #40]	; 0x28
 800741a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800741c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007420:	f7f8 feda 	bl	80001d8 <__aeabi_uldivmod>
 8007424:	4602      	mov	r2, r0
 8007426:	460b      	mov	r3, r1
 8007428:	4613      	mov	r3, r2
 800742a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800742c:	e058      	b.n	80074e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800742e:	4b38      	ldr	r3, [pc, #224]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	099b      	lsrs	r3, r3, #6
 8007434:	2200      	movs	r2, #0
 8007436:	4618      	mov	r0, r3
 8007438:	4611      	mov	r1, r2
 800743a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800743e:	623b      	str	r3, [r7, #32]
 8007440:	2300      	movs	r3, #0
 8007442:	627b      	str	r3, [r7, #36]	; 0x24
 8007444:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007448:	4642      	mov	r2, r8
 800744a:	464b      	mov	r3, r9
 800744c:	f04f 0000 	mov.w	r0, #0
 8007450:	f04f 0100 	mov.w	r1, #0
 8007454:	0159      	lsls	r1, r3, #5
 8007456:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800745a:	0150      	lsls	r0, r2, #5
 800745c:	4602      	mov	r2, r0
 800745e:	460b      	mov	r3, r1
 8007460:	4641      	mov	r1, r8
 8007462:	ebb2 0a01 	subs.w	sl, r2, r1
 8007466:	4649      	mov	r1, r9
 8007468:	eb63 0b01 	sbc.w	fp, r3, r1
 800746c:	f04f 0200 	mov.w	r2, #0
 8007470:	f04f 0300 	mov.w	r3, #0
 8007474:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007478:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800747c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007480:	ebb2 040a 	subs.w	r4, r2, sl
 8007484:	eb63 050b 	sbc.w	r5, r3, fp
 8007488:	f04f 0200 	mov.w	r2, #0
 800748c:	f04f 0300 	mov.w	r3, #0
 8007490:	00eb      	lsls	r3, r5, #3
 8007492:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007496:	00e2      	lsls	r2, r4, #3
 8007498:	4614      	mov	r4, r2
 800749a:	461d      	mov	r5, r3
 800749c:	4643      	mov	r3, r8
 800749e:	18e3      	adds	r3, r4, r3
 80074a0:	603b      	str	r3, [r7, #0]
 80074a2:	464b      	mov	r3, r9
 80074a4:	eb45 0303 	adc.w	r3, r5, r3
 80074a8:	607b      	str	r3, [r7, #4]
 80074aa:	f04f 0200 	mov.w	r2, #0
 80074ae:	f04f 0300 	mov.w	r3, #0
 80074b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80074b6:	4629      	mov	r1, r5
 80074b8:	028b      	lsls	r3, r1, #10
 80074ba:	4621      	mov	r1, r4
 80074bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80074c0:	4621      	mov	r1, r4
 80074c2:	028a      	lsls	r2, r1, #10
 80074c4:	4610      	mov	r0, r2
 80074c6:	4619      	mov	r1, r3
 80074c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074ca:	2200      	movs	r2, #0
 80074cc:	61bb      	str	r3, [r7, #24]
 80074ce:	61fa      	str	r2, [r7, #28]
 80074d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074d4:	f7f8 fe80 	bl	80001d8 <__aeabi_uldivmod>
 80074d8:	4602      	mov	r2, r0
 80074da:	460b      	mov	r3, r1
 80074dc:	4613      	mov	r3, r2
 80074de:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80074e0:	4b0b      	ldr	r3, [pc, #44]	; (8007510 <HAL_RCC_GetSysClockFreq+0x200>)
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	0c1b      	lsrs	r3, r3, #16
 80074e6:	f003 0303 	and.w	r3, r3, #3
 80074ea:	3301      	adds	r3, #1
 80074ec:	005b      	lsls	r3, r3, #1
 80074ee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80074f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80074f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80074f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80074fa:	e002      	b.n	8007502 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80074fc:	4b05      	ldr	r3, [pc, #20]	; (8007514 <HAL_RCC_GetSysClockFreq+0x204>)
 80074fe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007500:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007502:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007504:	4618      	mov	r0, r3
 8007506:	3750      	adds	r7, #80	; 0x50
 8007508:	46bd      	mov	sp, r7
 800750a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800750e:	bf00      	nop
 8007510:	40023800 	.word	0x40023800
 8007514:	00f42400 	.word	0x00f42400
 8007518:	007a1200 	.word	0x007a1200

0800751c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800751c:	b480      	push	{r7}
 800751e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007520:	4b03      	ldr	r3, [pc, #12]	; (8007530 <HAL_RCC_GetHCLKFreq+0x14>)
 8007522:	681b      	ldr	r3, [r3, #0]
}
 8007524:	4618      	mov	r0, r3
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr
 800752e:	bf00      	nop
 8007530:	20000068 	.word	0x20000068

08007534 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007538:	f7ff fff0 	bl	800751c <HAL_RCC_GetHCLKFreq>
 800753c:	4602      	mov	r2, r0
 800753e:	4b05      	ldr	r3, [pc, #20]	; (8007554 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	0a9b      	lsrs	r3, r3, #10
 8007544:	f003 0307 	and.w	r3, r3, #7
 8007548:	4903      	ldr	r1, [pc, #12]	; (8007558 <HAL_RCC_GetPCLK1Freq+0x24>)
 800754a:	5ccb      	ldrb	r3, [r1, r3]
 800754c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007550:	4618      	mov	r0, r3
 8007552:	bd80      	pop	{r7, pc}
 8007554:	40023800 	.word	0x40023800
 8007558:	0800fac4 	.word	0x0800fac4

0800755c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b086      	sub	sp, #24
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007564:	2300      	movs	r3, #0
 8007566:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007568:	2300      	movs	r3, #0
 800756a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f003 0301 	and.w	r3, r3, #1
 8007574:	2b00      	cmp	r3, #0
 8007576:	d105      	bne.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007580:	2b00      	cmp	r3, #0
 8007582:	d038      	beq.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007584:	4b68      	ldr	r3, [pc, #416]	; (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007586:	2200      	movs	r2, #0
 8007588:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800758a:	f7fa fea1 	bl	80022d0 <HAL_GetTick>
 800758e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007590:	e008      	b.n	80075a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007592:	f7fa fe9d 	bl	80022d0 <HAL_GetTick>
 8007596:	4602      	mov	r2, r0
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	1ad3      	subs	r3, r2, r3
 800759c:	2b02      	cmp	r3, #2
 800759e:	d901      	bls.n	80075a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075a0:	2303      	movs	r3, #3
 80075a2:	e0bd      	b.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075a4:	4b61      	ldr	r3, [pc, #388]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1f0      	bne.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	685a      	ldr	r2, [r3, #4]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	019b      	lsls	r3, r3, #6
 80075ba:	431a      	orrs	r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	071b      	lsls	r3, r3, #28
 80075c2:	495a      	ldr	r1, [pc, #360]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80075c4:	4313      	orrs	r3, r2
 80075c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80075ca:	4b57      	ldr	r3, [pc, #348]	; (8007728 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80075cc:	2201      	movs	r2, #1
 80075ce:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80075d0:	f7fa fe7e 	bl	80022d0 <HAL_GetTick>
 80075d4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80075d6:	e008      	b.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80075d8:	f7fa fe7a 	bl	80022d0 <HAL_GetTick>
 80075dc:	4602      	mov	r2, r0
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d901      	bls.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075e6:	2303      	movs	r3, #3
 80075e8:	e09a      	b.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80075ea:	4b50      	ldr	r3, [pc, #320]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d0f0      	beq.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f003 0302 	and.w	r3, r3, #2
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f000 8083 	beq.w	800770a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007604:	2300      	movs	r3, #0
 8007606:	60fb      	str	r3, [r7, #12]
 8007608:	4b48      	ldr	r3, [pc, #288]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800760a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760c:	4a47      	ldr	r2, [pc, #284]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800760e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007612:	6413      	str	r3, [r2, #64]	; 0x40
 8007614:	4b45      	ldr	r3, [pc, #276]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800761c:	60fb      	str	r3, [r7, #12]
 800761e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007620:	4b43      	ldr	r3, [pc, #268]	; (8007730 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a42      	ldr	r2, [pc, #264]	; (8007730 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007626:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800762a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800762c:	f7fa fe50 	bl	80022d0 <HAL_GetTick>
 8007630:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007632:	e008      	b.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007634:	f7fa fe4c 	bl	80022d0 <HAL_GetTick>
 8007638:	4602      	mov	r2, r0
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	1ad3      	subs	r3, r2, r3
 800763e:	2b02      	cmp	r3, #2
 8007640:	d901      	bls.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8007642:	2303      	movs	r3, #3
 8007644:	e06c      	b.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007646:	4b3a      	ldr	r3, [pc, #232]	; (8007730 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800764e:	2b00      	cmp	r3, #0
 8007650:	d0f0      	beq.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007652:	4b36      	ldr	r3, [pc, #216]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007656:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800765a:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d02f      	beq.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	691b      	ldr	r3, [r3, #16]
 8007666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800766a:	693a      	ldr	r2, [r7, #16]
 800766c:	429a      	cmp	r2, r3
 800766e:	d028      	beq.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007670:	4b2e      	ldr	r3, [pc, #184]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007678:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800767a:	4b2e      	ldr	r3, [pc, #184]	; (8007734 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800767c:	2201      	movs	r2, #1
 800767e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007680:	4b2c      	ldr	r3, [pc, #176]	; (8007734 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007682:	2200      	movs	r2, #0
 8007684:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007686:	4a29      	ldr	r2, [pc, #164]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800768c:	4b27      	ldr	r3, [pc, #156]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800768e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007690:	f003 0301 	and.w	r3, r3, #1
 8007694:	2b01      	cmp	r3, #1
 8007696:	d114      	bne.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007698:	f7fa fe1a 	bl	80022d0 <HAL_GetTick>
 800769c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800769e:	e00a      	b.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076a0:	f7fa fe16 	bl	80022d0 <HAL_GetTick>
 80076a4:	4602      	mov	r2, r0
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	1ad3      	subs	r3, r2, r3
 80076aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d901      	bls.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80076b2:	2303      	movs	r3, #3
 80076b4:	e034      	b.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076b6:	4b1d      	ldr	r3, [pc, #116]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ba:	f003 0302 	and.w	r3, r3, #2
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d0ee      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	691b      	ldr	r3, [r3, #16]
 80076c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80076ce:	d10d      	bne.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x190>
 80076d0:	4b16      	ldr	r3, [pc, #88]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	691b      	ldr	r3, [r3, #16]
 80076dc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80076e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076e4:	4911      	ldr	r1, [pc, #68]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076e6:	4313      	orrs	r3, r2
 80076e8:	608b      	str	r3, [r1, #8]
 80076ea:	e005      	b.n	80076f8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80076ec:	4b0f      	ldr	r3, [pc, #60]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	4a0e      	ldr	r2, [pc, #56]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076f2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80076f6:	6093      	str	r3, [r2, #8]
 80076f8:	4b0c      	ldr	r3, [pc, #48]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	691b      	ldr	r3, [r3, #16]
 8007700:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007704:	4909      	ldr	r1, [pc, #36]	; (800772c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007706:	4313      	orrs	r3, r2
 8007708:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f003 0308 	and.w	r3, r3, #8
 8007712:	2b00      	cmp	r3, #0
 8007714:	d003      	beq.n	800771e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	7d1a      	ldrb	r2, [r3, #20]
 800771a:	4b07      	ldr	r3, [pc, #28]	; (8007738 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800771c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	3718      	adds	r7, #24
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}
 8007728:	42470068 	.word	0x42470068
 800772c:	40023800 	.word	0x40023800
 8007730:	40007000 	.word	0x40007000
 8007734:	42470e40 	.word	0x42470e40
 8007738:	424711e0 	.word	0x424711e0

0800773c <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800773c:	b480      	push	{r7}
 800773e:	b085      	sub	sp, #20
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2203      	movs	r2, #3
 8007748:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800774a:	4b1c      	ldr	r3, [pc, #112]	; (80077bc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800774c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007750:	099b      	lsrs	r3, r3, #6
 8007752:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800775a:	4b18      	ldr	r3, [pc, #96]	; (80077bc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800775c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007760:	0f1b      	lsrs	r3, r3, #28
 8007762:	f003 0207 	and.w	r2, r3, #7
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	60da      	str	r2, [r3, #12]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
 800776a:	4b14      	ldr	r3, [pc, #80]	; (80077bc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800776c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007770:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	605a      	str	r2, [r3, #4]
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8007778:	4b10      	ldr	r3, [pc, #64]	; (80077bc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8007780:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007782:	4b0e      	ldr	r3, [pc, #56]	; (80077bc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8007784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007786:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	431a      	orrs	r2, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	611a      	str	r2, [r3, #16]

#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 8007792:	4b0a      	ldr	r3, [pc, #40]	; (80077bc <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8007794:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007798:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800779c:	2b00      	cmp	r3, #0
 800779e:	d103      	bne.n	80077a8 <HAL_RCCEx_GetPeriphCLKConfig+0x6c>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	751a      	strb	r2, [r3, #20]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80077a6:	e002      	b.n	80077ae <HAL_RCCEx_GetPeriphCLKConfig+0x72>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	751a      	strb	r2, [r3, #20]
}
 80077ae:	bf00      	nop
 80077b0:	3714      	adds	r7, #20
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	40023800 	.word	0x40023800

080077c0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b087      	sub	sp, #28
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80077c8:	2300      	movs	r3, #0
 80077ca:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80077cc:	2300      	movs	r3, #0
 80077ce:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80077d0:	2300      	movs	r3, #0
 80077d2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80077d4:	2300      	movs	r3, #0
 80077d6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2b01      	cmp	r3, #1
 80077dc:	d140      	bne.n	8007860 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80077de:	4b24      	ldr	r3, [pc, #144]	; (8007870 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80077e6:	60fb      	str	r3, [r7, #12]
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d005      	beq.n	80077fa <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d131      	bne.n	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80077f4:	4b1f      	ldr	r3, [pc, #124]	; (8007874 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80077f6:	617b      	str	r3, [r7, #20]
          break;
 80077f8:	e031      	b.n	800785e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80077fa:	4b1d      	ldr	r3, [pc, #116]	; (8007870 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007802:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007806:	d109      	bne.n	800781c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007808:	4b19      	ldr	r3, [pc, #100]	; (8007870 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800780a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800780e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007812:	4a19      	ldr	r2, [pc, #100]	; (8007878 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007814:	fbb2 f3f3 	udiv	r3, r2, r3
 8007818:	613b      	str	r3, [r7, #16]
 800781a:	e008      	b.n	800782e <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800781c:	4b14      	ldr	r3, [pc, #80]	; (8007870 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800781e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007822:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007826:	4a15      	ldr	r2, [pc, #84]	; (800787c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007828:	fbb2 f3f3 	udiv	r3, r2, r3
 800782c:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800782e:	4b10      	ldr	r3, [pc, #64]	; (8007870 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007830:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007834:	099b      	lsrs	r3, r3, #6
 8007836:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	fb02 f303 	mul.w	r3, r2, r3
 8007840:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007842:	4b0b      	ldr	r3, [pc, #44]	; (8007870 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007844:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007848:	0f1b      	lsrs	r3, r3, #28
 800784a:	f003 0307 	and.w	r3, r3, #7
 800784e:	68ba      	ldr	r2, [r7, #8]
 8007850:	fbb2 f3f3 	udiv	r3, r2, r3
 8007854:	617b      	str	r3, [r7, #20]
          break;
 8007856:	e002      	b.n	800785e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007858:	2300      	movs	r3, #0
 800785a:	617b      	str	r3, [r7, #20]
          break;
 800785c:	bf00      	nop
        }
      }
      break;
 800785e:	bf00      	nop
    }
  }
  return frequency;
 8007860:	697b      	ldr	r3, [r7, #20]
}
 8007862:	4618      	mov	r0, r3
 8007864:	371c      	adds	r7, #28
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr
 800786e:	bf00      	nop
 8007870:	40023800 	.word	0x40023800
 8007874:	00bb8000 	.word	0x00bb8000
 8007878:	007a1200 	.word	0x007a1200
 800787c:	00f42400 	.word	0x00f42400

08007880 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007880:	b084      	sub	sp, #16
 8007882:	b580      	push	{r7, lr}
 8007884:	b084      	sub	sp, #16
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
 800788a:	f107 001c 	add.w	r0, r7, #28
 800788e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007894:	2b01      	cmp	r3, #1
 8007896:	d122      	bne.n	80078de <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800789c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80078ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078b0:	687a      	ldr	r2, [r7, #4]
 80078b2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80078c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d105      	bne.n	80078d2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	68db      	ldr	r3, [r3, #12]
 80078ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 f9c0 	bl	8007c58 <USB_CoreReset>
 80078d8:	4603      	mov	r3, r0
 80078da:	73fb      	strb	r3, [r7, #15]
 80078dc:	e01a      	b.n	8007914 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	68db      	ldr	r3, [r3, #12]
 80078e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f9b4 	bl	8007c58 <USB_CoreReset>
 80078f0:	4603      	mov	r3, r0
 80078f2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80078f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d106      	bne.n	8007908 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078fe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	639a      	str	r2, [r3, #56]	; 0x38
 8007906:	e005      	b.n	8007914 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800790c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007916:	2b01      	cmp	r3, #1
 8007918:	d10b      	bne.n	8007932 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	f043 0206 	orr.w	r2, r3, #6
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f043 0220 	orr.w	r2, r3, #32
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007932:	7bfb      	ldrb	r3, [r7, #15]
}
 8007934:	4618      	mov	r0, r3
 8007936:	3710      	adds	r7, #16
 8007938:	46bd      	mov	sp, r7
 800793a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800793e:	b004      	add	sp, #16
 8007940:	4770      	bx	lr

08007942 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007942:	b480      	push	{r7}
 8007944:	b083      	sub	sp, #12
 8007946:	af00      	add	r7, sp, #0
 8007948:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	f043 0201 	orr.w	r2, r3, #1
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007956:	2300      	movs	r3, #0
}
 8007958:	4618      	mov	r0, r3
 800795a:	370c      	adds	r7, #12
 800795c:	46bd      	mov	sp, r7
 800795e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007962:	4770      	bx	lr

08007964 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	f023 0201 	bic.w	r2, r3, #1
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	370c      	adds	r7, #12
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr

08007986 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007986:	b580      	push	{r7, lr}
 8007988:	b084      	sub	sp, #16
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
 800798e:	460b      	mov	r3, r1
 8007990:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007992:	2300      	movs	r3, #0
 8007994:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80079a2:	78fb      	ldrb	r3, [r7, #3]
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d115      	bne.n	80079d4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	68db      	ldr	r3, [r3, #12]
 80079ac:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80079b4:	2001      	movs	r0, #1
 80079b6:	f7fa fc97 	bl	80022e8 <HAL_Delay>
      ms++;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	3301      	adds	r3, #1
 80079be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 f93a 	bl	8007c3a <USB_GetMode>
 80079c6:	4603      	mov	r3, r0
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d01e      	beq.n	8007a0a <USB_SetCurrentMode+0x84>
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2b31      	cmp	r3, #49	; 0x31
 80079d0:	d9f0      	bls.n	80079b4 <USB_SetCurrentMode+0x2e>
 80079d2:	e01a      	b.n	8007a0a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80079d4:	78fb      	ldrb	r3, [r7, #3]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d115      	bne.n	8007a06 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80079e6:	2001      	movs	r0, #1
 80079e8:	f7fa fc7e 	bl	80022e8 <HAL_Delay>
      ms++;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	3301      	adds	r3, #1
 80079f0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f000 f921 	bl	8007c3a <USB_GetMode>
 80079f8:	4603      	mov	r3, r0
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d005      	beq.n	8007a0a <USB_SetCurrentMode+0x84>
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2b31      	cmp	r3, #49	; 0x31
 8007a02:	d9f0      	bls.n	80079e6 <USB_SetCurrentMode+0x60>
 8007a04:	e001      	b.n	8007a0a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	e005      	b.n	8007a16 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2b32      	cmp	r3, #50	; 0x32
 8007a0e:	d101      	bne.n	8007a14 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007a10:	2301      	movs	r3, #1
 8007a12:	e000      	b.n	8007a16 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007a14:	2300      	movs	r3, #0
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3710      	adds	r7, #16
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
	...

08007a20 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b085      	sub	sp, #20
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	3301      	adds	r3, #1
 8007a32:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	4a13      	ldr	r2, [pc, #76]	; (8007a84 <USB_FlushTxFifo+0x64>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d901      	bls.n	8007a40 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007a3c:	2303      	movs	r3, #3
 8007a3e:	e01b      	b.n	8007a78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	daf2      	bge.n	8007a2e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	019b      	lsls	r3, r3, #6
 8007a50:	f043 0220 	orr.w	r2, r3, #32
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	4a08      	ldr	r2, [pc, #32]	; (8007a84 <USB_FlushTxFifo+0x64>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d901      	bls.n	8007a6a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007a66:	2303      	movs	r3, #3
 8007a68:	e006      	b.n	8007a78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	691b      	ldr	r3, [r3, #16]
 8007a6e:	f003 0320 	and.w	r3, r3, #32
 8007a72:	2b20      	cmp	r3, #32
 8007a74:	d0f0      	beq.n	8007a58 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007a76:	2300      	movs	r3, #0
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3714      	adds	r7, #20
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr
 8007a84:	00030d40 	.word	0x00030d40

08007a88 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b085      	sub	sp, #20
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007a90:	2300      	movs	r3, #0
 8007a92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	3301      	adds	r3, #1
 8007a98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	4a11      	ldr	r2, [pc, #68]	; (8007ae4 <USB_FlushRxFifo+0x5c>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d901      	bls.n	8007aa6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007aa2:	2303      	movs	r3, #3
 8007aa4:	e018      	b.n	8007ad8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	691b      	ldr	r3, [r3, #16]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	daf2      	bge.n	8007a94 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2210      	movs	r2, #16
 8007ab6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	3301      	adds	r3, #1
 8007abc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	4a08      	ldr	r2, [pc, #32]	; (8007ae4 <USB_FlushRxFifo+0x5c>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d901      	bls.n	8007aca <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007ac6:	2303      	movs	r3, #3
 8007ac8:	e006      	b.n	8007ad8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	691b      	ldr	r3, [r3, #16]
 8007ace:	f003 0310 	and.w	r3, r3, #16
 8007ad2:	2b10      	cmp	r3, #16
 8007ad4:	d0f0      	beq.n	8007ab8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007ad6:	2300      	movs	r3, #0
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3714      	adds	r7, #20
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr
 8007ae4:	00030d40 	.word	0x00030d40

08007ae8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b089      	sub	sp, #36	; 0x24
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	60b9      	str	r1, [r7, #8]
 8007af2:	4611      	mov	r1, r2
 8007af4:	461a      	mov	r2, r3
 8007af6:	460b      	mov	r3, r1
 8007af8:	71fb      	strb	r3, [r7, #7]
 8007afa:	4613      	mov	r3, r2
 8007afc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007b06:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d123      	bne.n	8007b56 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007b0e:	88bb      	ldrh	r3, [r7, #4]
 8007b10:	3303      	adds	r3, #3
 8007b12:	089b      	lsrs	r3, r3, #2
 8007b14:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007b16:	2300      	movs	r3, #0
 8007b18:	61bb      	str	r3, [r7, #24]
 8007b1a:	e018      	b.n	8007b4e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007b1c:	79fb      	ldrb	r3, [r7, #7]
 8007b1e:	031a      	lsls	r2, r3, #12
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	4413      	add	r3, r2
 8007b24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b28:	461a      	mov	r2, r3
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007b30:	69fb      	ldr	r3, [r7, #28]
 8007b32:	3301      	adds	r3, #1
 8007b34:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b36:	69fb      	ldr	r3, [r7, #28]
 8007b38:	3301      	adds	r3, #1
 8007b3a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b3c:	69fb      	ldr	r3, [r7, #28]
 8007b3e:	3301      	adds	r3, #1
 8007b40:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	3301      	adds	r3, #1
 8007b46:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	61bb      	str	r3, [r7, #24]
 8007b4e:	69ba      	ldr	r2, [r7, #24]
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d3e2      	bcc.n	8007b1c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007b56:	2300      	movs	r3, #0
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3724      	adds	r7, #36	; 0x24
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b08b      	sub	sp, #44	; 0x2c
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	60f8      	str	r0, [r7, #12]
 8007b6c:	60b9      	str	r1, [r7, #8]
 8007b6e:	4613      	mov	r3, r2
 8007b70:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007b7a:	88fb      	ldrh	r3, [r7, #6]
 8007b7c:	089b      	lsrs	r3, r3, #2
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007b82:	88fb      	ldrh	r3, [r7, #6]
 8007b84:	f003 0303 	and.w	r3, r3, #3
 8007b88:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	623b      	str	r3, [r7, #32]
 8007b8e:	e014      	b.n	8007bba <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007b90:	69bb      	ldr	r3, [r7, #24]
 8007b92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9a:	601a      	str	r2, [r3, #0]
    pDest++;
 8007b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007baa:	3301      	adds	r3, #1
 8007bac:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007bb4:	6a3b      	ldr	r3, [r7, #32]
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	623b      	str	r3, [r7, #32]
 8007bba:	6a3a      	ldr	r2, [r7, #32]
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d3e6      	bcc.n	8007b90 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007bc2:	8bfb      	ldrh	r3, [r7, #30]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d01e      	beq.n	8007c06 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	f107 0310 	add.w	r3, r7, #16
 8007bd8:	6812      	ldr	r2, [r2, #0]
 8007bda:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007bdc:	693a      	ldr	r2, [r7, #16]
 8007bde:	6a3b      	ldr	r3, [r7, #32]
 8007be0:	b2db      	uxtb	r3, r3
 8007be2:	00db      	lsls	r3, r3, #3
 8007be4:	fa22 f303 	lsr.w	r3, r2, r3
 8007be8:	b2da      	uxtb	r2, r3
 8007bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bec:	701a      	strb	r2, [r3, #0]
      i++;
 8007bee:	6a3b      	ldr	r3, [r7, #32]
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	623b      	str	r3, [r7, #32]
      pDest++;
 8007bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007bfa:	8bfb      	ldrh	r3, [r7, #30]
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007c00:	8bfb      	ldrh	r3, [r7, #30]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d1ea      	bne.n	8007bdc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	372c      	adds	r7, #44	; 0x2c
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b085      	sub	sp, #20
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	695b      	ldr	r3, [r3, #20]
 8007c20:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	699b      	ldr	r3, [r3, #24]
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	4013      	ands	r3, r2
 8007c2a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3714      	adds	r7, #20
 8007c32:	46bd      	mov	sp, r7
 8007c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c38:	4770      	bx	lr

08007c3a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007c3a:	b480      	push	{r7}
 8007c3c:	b083      	sub	sp, #12
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	695b      	ldr	r3, [r3, #20]
 8007c46:	f003 0301 	and.w	r3, r3, #1
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	370c      	adds	r7, #12
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr
	...

08007c58 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b085      	sub	sp, #20
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	3301      	adds	r3, #1
 8007c68:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	4a13      	ldr	r2, [pc, #76]	; (8007cbc <USB_CoreReset+0x64>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d901      	bls.n	8007c76 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007c72:	2303      	movs	r3, #3
 8007c74:	e01b      	b.n	8007cae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	daf2      	bge.n	8007c64 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	f043 0201 	orr.w	r2, r3, #1
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	3301      	adds	r3, #1
 8007c92:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	4a09      	ldr	r2, [pc, #36]	; (8007cbc <USB_CoreReset+0x64>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d901      	bls.n	8007ca0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007c9c:	2303      	movs	r3, #3
 8007c9e:	e006      	b.n	8007cae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	691b      	ldr	r3, [r3, #16]
 8007ca4:	f003 0301 	and.w	r3, r3, #1
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d0f0      	beq.n	8007c8e <USB_CoreReset+0x36>

  return HAL_OK;
 8007cac:	2300      	movs	r3, #0
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3714      	adds	r7, #20
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	00030d40 	.word	0x00030d40

08007cc0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007cc0:	b084      	sub	sp, #16
 8007cc2:	b580      	push	{r7, lr}
 8007cc4:	b086      	sub	sp, #24
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
 8007cca:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007cce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d02:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d018      	beq.n	8007d48 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d10a      	bne.n	8007d32 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d2a:	f043 0304 	orr.w	r3, r3, #4
 8007d2e:	6013      	str	r3, [r2, #0]
 8007d30:	e014      	b.n	8007d5c <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	68fa      	ldr	r2, [r7, #12]
 8007d3c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d40:	f023 0304 	bic.w	r3, r3, #4
 8007d44:	6013      	str	r3, [r2, #0]
 8007d46:	e009      	b.n	8007d5c <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d56:	f023 0304 	bic.w	r3, r3, #4
 8007d5a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007d5c:	2110      	movs	r1, #16
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f7ff fe5e 	bl	8007a20 <USB_FlushTxFifo>
 8007d64:	4603      	mov	r3, r0
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d001      	beq.n	8007d6e <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f7ff fe8a 	bl	8007a88 <USB_FlushRxFifo>
 8007d74:	4603      	mov	r3, r0
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d001      	beq.n	8007d7e <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007d7e:	2300      	movs	r3, #0
 8007d80:	613b      	str	r3, [r7, #16]
 8007d82:	e015      	b.n	8007db0 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	015a      	lsls	r2, r3, #5
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	4413      	add	r3, r2
 8007d8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d90:	461a      	mov	r2, r3
 8007d92:	f04f 33ff 	mov.w	r3, #4294967295
 8007d96:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	015a      	lsls	r2, r3, #5
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	4413      	add	r3, r2
 8007da0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007da4:	461a      	mov	r2, r3
 8007da6:	2300      	movs	r3, #0
 8007da8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	3301      	adds	r3, #1
 8007dae:	613b      	str	r3, [r7, #16]
 8007db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007db2:	693a      	ldr	r2, [r7, #16]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d3e5      	bcc.n	8007d84 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8007dc4:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d00b      	beq.n	8007dea <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007dd8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a13      	ldr	r2, [pc, #76]	; (8007e2c <USB_HostInit+0x16c>)
 8007dde:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a13      	ldr	r2, [pc, #76]	; (8007e30 <USB_HostInit+0x170>)
 8007de4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007de8:	e009      	b.n	8007dfe <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2280      	movs	r2, #128	; 0x80
 8007dee:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4a10      	ldr	r2, [pc, #64]	; (8007e34 <USB_HostInit+0x174>)
 8007df4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a0f      	ldr	r2, [pc, #60]	; (8007e38 <USB_HostInit+0x178>)
 8007dfa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d105      	bne.n	8007e10 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	699b      	ldr	r3, [r3, #24]
 8007e08:	f043 0210 	orr.w	r2, r3, #16
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	699a      	ldr	r2, [r3, #24]
 8007e14:	4b09      	ldr	r3, [pc, #36]	; (8007e3c <USB_HostInit+0x17c>)
 8007e16:	4313      	orrs	r3, r2
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007e1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3718      	adds	r7, #24
 8007e22:	46bd      	mov	sp, r7
 8007e24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e28:	b004      	add	sp, #16
 8007e2a:	4770      	bx	lr
 8007e2c:	01000200 	.word	0x01000200
 8007e30:	00e00300 	.word	0x00e00300
 8007e34:	00600080 	.word	0x00600080
 8007e38:	004000e0 	.word	0x004000e0
 8007e3c:	a3200008 	.word	0xa3200008

08007e40 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b085      	sub	sp, #20
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	460b      	mov	r3, r1
 8007e4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	68fa      	ldr	r2, [r7, #12]
 8007e5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007e5e:	f023 0303 	bic.w	r3, r3, #3
 8007e62:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007e6a:	681a      	ldr	r2, [r3, #0]
 8007e6c:	78fb      	ldrb	r3, [r7, #3]
 8007e6e:	f003 0303 	and.w	r3, r3, #3
 8007e72:	68f9      	ldr	r1, [r7, #12]
 8007e74:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007e7c:	78fb      	ldrb	r3, [r7, #3]
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	d107      	bne.n	8007e92 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007e88:	461a      	mov	r2, r3
 8007e8a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8007e8e:	6053      	str	r3, [r2, #4]
 8007e90:	e009      	b.n	8007ea6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007e92:	78fb      	ldrb	r3, [r7, #3]
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d106      	bne.n	8007ea6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007e9e:	461a      	mov	r2, r3
 8007ea0:	f241 7370 	movw	r3, #6000	; 0x1770
 8007ea4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3714      	adds	r7, #20
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr

08007eb4 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007ed4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	68fa      	ldr	r2, [r7, #12]
 8007eda:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007ede:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ee2:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007ee4:	2064      	movs	r0, #100	; 0x64
 8007ee6:	f7fa f9ff 	bl	80022e8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007ef2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ef6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007ef8:	200a      	movs	r0, #10
 8007efa:	f7fa f9f5 	bl	80022e8 <HAL_Delay>

  return HAL_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	460b      	mov	r3, r1
 8007f12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007f2c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d109      	bne.n	8007f4c <USB_DriveVbus+0x44>
 8007f38:	78fb      	ldrb	r3, [r7, #3]
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d106      	bne.n	8007f4c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007f46:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007f4a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007f52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f56:	d109      	bne.n	8007f6c <USB_DriveVbus+0x64>
 8007f58:	78fb      	ldrb	r3, [r7, #3]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d106      	bne.n	8007f6c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007f66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f6a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007f6c:	2300      	movs	r3, #0
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3714      	adds	r7, #20
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr

08007f7a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007f7a:	b480      	push	{r7}
 8007f7c:	b085      	sub	sp, #20
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007f86:	2300      	movs	r3, #0
 8007f88:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	0c5b      	lsrs	r3, r3, #17
 8007f98:	f003 0303 	and.w	r3, r3, #3
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3714      	adds	r7, #20
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b085      	sub	sp, #20
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	b29b      	uxth	r3, r3
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3714      	adds	r7, #20
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc8:	4770      	bx	lr
	...

08007fcc <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b088      	sub	sp, #32
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	4608      	mov	r0, r1
 8007fd6:	4611      	mov	r1, r2
 8007fd8:	461a      	mov	r2, r3
 8007fda:	4603      	mov	r3, r0
 8007fdc:	70fb      	strb	r3, [r7, #3]
 8007fde:	460b      	mov	r3, r1
 8007fe0:	70bb      	strb	r3, [r7, #2]
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8007fee:	78fb      	ldrb	r3, [r7, #3]
 8007ff0:	015a      	lsls	r2, r3, #5
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	4413      	add	r3, r2
 8007ff6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8008000:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008002:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008006:	2b03      	cmp	r3, #3
 8008008:	d87e      	bhi.n	8008108 <USB_HC_Init+0x13c>
 800800a:	a201      	add	r2, pc, #4	; (adr r2, 8008010 <USB_HC_Init+0x44>)
 800800c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008010:	08008021 	.word	0x08008021
 8008014:	080080cb 	.word	0x080080cb
 8008018:	08008021 	.word	0x08008021
 800801c:	0800808d 	.word	0x0800808d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008020:	78fb      	ldrb	r3, [r7, #3]
 8008022:	015a      	lsls	r2, r3, #5
 8008024:	693b      	ldr	r3, [r7, #16]
 8008026:	4413      	add	r3, r2
 8008028:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800802c:	461a      	mov	r2, r3
 800802e:	f240 439d 	movw	r3, #1181	; 0x49d
 8008032:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008034:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008038:	2b00      	cmp	r3, #0
 800803a:	da10      	bge.n	800805e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800803c:	78fb      	ldrb	r3, [r7, #3]
 800803e:	015a      	lsls	r2, r3, #5
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	4413      	add	r3, r2
 8008044:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008048:	68db      	ldr	r3, [r3, #12]
 800804a:	78fa      	ldrb	r2, [r7, #3]
 800804c:	0151      	lsls	r1, r2, #5
 800804e:	693a      	ldr	r2, [r7, #16]
 8008050:	440a      	add	r2, r1
 8008052:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800805a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800805c:	e057      	b.n	800810e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008066:	2b00      	cmp	r3, #0
 8008068:	d051      	beq.n	800810e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800806a:	78fb      	ldrb	r3, [r7, #3]
 800806c:	015a      	lsls	r2, r3, #5
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	4413      	add	r3, r2
 8008072:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	78fa      	ldrb	r2, [r7, #3]
 800807a:	0151      	lsls	r1, r2, #5
 800807c:	693a      	ldr	r2, [r7, #16]
 800807e:	440a      	add	r2, r1
 8008080:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008084:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008088:	60d3      	str	r3, [r2, #12]
      break;
 800808a:	e040      	b.n	800810e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800808c:	78fb      	ldrb	r3, [r7, #3]
 800808e:	015a      	lsls	r2, r3, #5
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	4413      	add	r3, r2
 8008094:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008098:	461a      	mov	r2, r3
 800809a:	f240 639d 	movw	r3, #1693	; 0x69d
 800809e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80080a0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	da34      	bge.n	8008112 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80080a8:	78fb      	ldrb	r3, [r7, #3]
 80080aa:	015a      	lsls	r2, r3, #5
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	4413      	add	r3, r2
 80080b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	78fa      	ldrb	r2, [r7, #3]
 80080b8:	0151      	lsls	r1, r2, #5
 80080ba:	693a      	ldr	r2, [r7, #16]
 80080bc:	440a      	add	r2, r1
 80080be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80080c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80080c6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80080c8:	e023      	b.n	8008112 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80080ca:	78fb      	ldrb	r3, [r7, #3]
 80080cc:	015a      	lsls	r2, r3, #5
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	4413      	add	r3, r2
 80080d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080d6:	461a      	mov	r2, r3
 80080d8:	f240 2325 	movw	r3, #549	; 0x225
 80080dc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80080de:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	da17      	bge.n	8008116 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80080e6:	78fb      	ldrb	r3, [r7, #3]
 80080e8:	015a      	lsls	r2, r3, #5
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	4413      	add	r3, r2
 80080ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	78fa      	ldrb	r2, [r7, #3]
 80080f6:	0151      	lsls	r1, r2, #5
 80080f8:	693a      	ldr	r2, [r7, #16]
 80080fa:	440a      	add	r2, r1
 80080fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008100:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8008104:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008106:	e006      	b.n	8008116 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	77fb      	strb	r3, [r7, #31]
      break;
 800810c:	e004      	b.n	8008118 <USB_HC_Init+0x14c>
      break;
 800810e:	bf00      	nop
 8008110:	e002      	b.n	8008118 <USB_HC_Init+0x14c>
      break;
 8008112:	bf00      	nop
 8008114:	e000      	b.n	8008118 <USB_HC_Init+0x14c>
      break;
 8008116:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008118:	78fb      	ldrb	r3, [r7, #3]
 800811a:	015a      	lsls	r2, r3, #5
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	4413      	add	r3, r2
 8008120:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008124:	68db      	ldr	r3, [r3, #12]
 8008126:	78fa      	ldrb	r2, [r7, #3]
 8008128:	0151      	lsls	r1, r2, #5
 800812a:	693a      	ldr	r2, [r7, #16]
 800812c:	440a      	add	r2, r1
 800812e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008132:	f043 0302 	orr.w	r3, r3, #2
 8008136:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800813e:	699a      	ldr	r2, [r3, #24]
 8008140:	78fb      	ldrb	r3, [r7, #3]
 8008142:	f003 030f 	and.w	r3, r3, #15
 8008146:	2101      	movs	r1, #1
 8008148:	fa01 f303 	lsl.w	r3, r1, r3
 800814c:	6939      	ldr	r1, [r7, #16]
 800814e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008152:	4313      	orrs	r3, r2
 8008154:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	699b      	ldr	r3, [r3, #24]
 800815a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008162:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008166:	2b00      	cmp	r3, #0
 8008168:	da03      	bge.n	8008172 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800816a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800816e:	61bb      	str	r3, [r7, #24]
 8008170:	e001      	b.n	8008176 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8008172:	2300      	movs	r3, #0
 8008174:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7ff feff 	bl	8007f7a <USB_GetHostSpeed>
 800817c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800817e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008182:	2b02      	cmp	r3, #2
 8008184:	d106      	bne.n	8008194 <USB_HC_Init+0x1c8>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2b02      	cmp	r3, #2
 800818a:	d003      	beq.n	8008194 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800818c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008190:	617b      	str	r3, [r7, #20]
 8008192:	e001      	b.n	8008198 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008194:	2300      	movs	r3, #0
 8008196:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008198:	787b      	ldrb	r3, [r7, #1]
 800819a:	059b      	lsls	r3, r3, #22
 800819c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80081a0:	78bb      	ldrb	r3, [r7, #2]
 80081a2:	02db      	lsls	r3, r3, #11
 80081a4:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80081a8:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80081aa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80081ae:	049b      	lsls	r3, r3, #18
 80081b0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80081b4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80081b6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80081b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80081bc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80081c2:	78fb      	ldrb	r3, [r7, #3]
 80081c4:	0159      	lsls	r1, r3, #5
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	440b      	add	r3, r1
 80081ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081ce:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80081d4:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80081d6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80081da:	2b03      	cmp	r3, #3
 80081dc:	d003      	beq.n	80081e6 <USB_HC_Init+0x21a>
 80081de:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d10f      	bne.n	8008206 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80081e6:	78fb      	ldrb	r3, [r7, #3]
 80081e8:	015a      	lsls	r2, r3, #5
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	4413      	add	r3, r2
 80081ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	78fa      	ldrb	r2, [r7, #3]
 80081f6:	0151      	lsls	r1, r2, #5
 80081f8:	693a      	ldr	r2, [r7, #16]
 80081fa:	440a      	add	r2, r1
 80081fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008200:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008204:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008206:	7ffb      	ldrb	r3, [r7, #31]
}
 8008208:	4618      	mov	r0, r3
 800820a:	3720      	adds	r7, #32
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}

08008210 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b08c      	sub	sp, #48	; 0x30
 8008214:	af02      	add	r7, sp, #8
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	60b9      	str	r1, [r7, #8]
 800821a:	4613      	mov	r3, r2
 800821c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	785b      	ldrb	r3, [r3, #1]
 8008226:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008228:	f44f 7380 	mov.w	r3, #256	; 0x100
 800822c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008236:	2b00      	cmp	r3, #0
 8008238:	d02d      	beq.n	8008296 <USB_HC_StartXfer+0x86>
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	791b      	ldrb	r3, [r3, #4]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d129      	bne.n	8008296 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8008242:	79fb      	ldrb	r3, [r7, #7]
 8008244:	2b01      	cmp	r3, #1
 8008246:	d117      	bne.n	8008278 <USB_HC_StartXfer+0x68>
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	79db      	ldrb	r3, [r3, #7]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d003      	beq.n	8008258 <USB_HC_StartXfer+0x48>
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	79db      	ldrb	r3, [r3, #7]
 8008254:	2b02      	cmp	r3, #2
 8008256:	d10f      	bne.n	8008278 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	015a      	lsls	r2, r3, #5
 800825c:	6a3b      	ldr	r3, [r7, #32]
 800825e:	4413      	add	r3, r2
 8008260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008264:	68db      	ldr	r3, [r3, #12]
 8008266:	69fa      	ldr	r2, [r7, #28]
 8008268:	0151      	lsls	r1, r2, #5
 800826a:	6a3a      	ldr	r2, [r7, #32]
 800826c:	440a      	add	r2, r1
 800826e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008276:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8008278:	79fb      	ldrb	r3, [r7, #7]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d10b      	bne.n	8008296 <USB_HC_StartXfer+0x86>
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	795b      	ldrb	r3, [r3, #5]
 8008282:	2b01      	cmp	r3, #1
 8008284:	d107      	bne.n	8008296 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	785b      	ldrb	r3, [r3, #1]
 800828a:	4619      	mov	r1, r3
 800828c:	68f8      	ldr	r0, [r7, #12]
 800828e:	f000 fa0f 	bl	80086b0 <USB_DoPing>
      return HAL_OK;
 8008292:	2300      	movs	r3, #0
 8008294:	e0f8      	b.n	8008488 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	695b      	ldr	r3, [r3, #20]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d018      	beq.n	80082d0 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	695b      	ldr	r3, [r3, #20]
 80082a2:	68ba      	ldr	r2, [r7, #8]
 80082a4:	8912      	ldrh	r2, [r2, #8]
 80082a6:	4413      	add	r3, r2
 80082a8:	3b01      	subs	r3, #1
 80082aa:	68ba      	ldr	r2, [r7, #8]
 80082ac:	8912      	ldrh	r2, [r2, #8]
 80082ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80082b2:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80082b4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80082b6:	8b7b      	ldrh	r3, [r7, #26]
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d90b      	bls.n	80082d4 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80082bc:	8b7b      	ldrh	r3, [r7, #26]
 80082be:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80082c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80082c2:	68ba      	ldr	r2, [r7, #8]
 80082c4:	8912      	ldrh	r2, [r2, #8]
 80082c6:	fb03 f202 	mul.w	r2, r3, r2
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	611a      	str	r2, [r3, #16]
 80082ce:	e001      	b.n	80082d4 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80082d0:	2301      	movs	r3, #1
 80082d2:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	78db      	ldrb	r3, [r3, #3]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d007      	beq.n	80082ec <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80082dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80082de:	68ba      	ldr	r2, [r7, #8]
 80082e0:	8912      	ldrh	r2, [r2, #8]
 80082e2:	fb03 f202 	mul.w	r2, r3, r2
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	611a      	str	r2, [r3, #16]
 80082ea:	e003      	b.n	80082f4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	695a      	ldr	r2, [r3, #20]
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	691b      	ldr	r3, [r3, #16]
 80082f8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80082fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80082fe:	04d9      	lsls	r1, r3, #19
 8008300:	4b63      	ldr	r3, [pc, #396]	; (8008490 <USB_HC_StartXfer+0x280>)
 8008302:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008304:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	7a9b      	ldrb	r3, [r3, #10]
 800830a:	075b      	lsls	r3, r3, #29
 800830c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008310:	69f9      	ldr	r1, [r7, #28]
 8008312:	0148      	lsls	r0, r1, #5
 8008314:	6a39      	ldr	r1, [r7, #32]
 8008316:	4401      	add	r1, r0
 8008318:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800831c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800831e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008320:	79fb      	ldrb	r3, [r7, #7]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d009      	beq.n	800833a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	68d9      	ldr	r1, [r3, #12]
 800832a:	69fb      	ldr	r3, [r7, #28]
 800832c:	015a      	lsls	r2, r3, #5
 800832e:	6a3b      	ldr	r3, [r7, #32]
 8008330:	4413      	add	r3, r2
 8008332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008336:	460a      	mov	r2, r1
 8008338:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800833a:	6a3b      	ldr	r3, [r7, #32]
 800833c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	f003 0301 	and.w	r3, r3, #1
 8008346:	2b00      	cmp	r3, #0
 8008348:	bf0c      	ite	eq
 800834a:	2301      	moveq	r3, #1
 800834c:	2300      	movne	r3, #0
 800834e:	b2db      	uxtb	r3, r3
 8008350:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	015a      	lsls	r2, r3, #5
 8008356:	6a3b      	ldr	r3, [r7, #32]
 8008358:	4413      	add	r3, r2
 800835a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	69fa      	ldr	r2, [r7, #28]
 8008362:	0151      	lsls	r1, r2, #5
 8008364:	6a3a      	ldr	r2, [r7, #32]
 8008366:	440a      	add	r2, r1
 8008368:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800836c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008370:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	015a      	lsls	r2, r3, #5
 8008376:	6a3b      	ldr	r3, [r7, #32]
 8008378:	4413      	add	r3, r2
 800837a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	7e7b      	ldrb	r3, [r7, #25]
 8008382:	075b      	lsls	r3, r3, #29
 8008384:	69f9      	ldr	r1, [r7, #28]
 8008386:	0148      	lsls	r0, r1, #5
 8008388:	6a39      	ldr	r1, [r7, #32]
 800838a:	4401      	add	r1, r0
 800838c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8008390:	4313      	orrs	r3, r2
 8008392:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008394:	69fb      	ldr	r3, [r7, #28]
 8008396:	015a      	lsls	r2, r3, #5
 8008398:	6a3b      	ldr	r3, [r7, #32]
 800839a:	4413      	add	r3, r2
 800839c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80083aa:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	78db      	ldrb	r3, [r3, #3]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d004      	beq.n	80083be <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083ba:	613b      	str	r3, [r7, #16]
 80083bc:	e003      	b.n	80083c6 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80083c4:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80083cc:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	015a      	lsls	r2, r3, #5
 80083d2:	6a3b      	ldr	r3, [r7, #32]
 80083d4:	4413      	add	r3, r2
 80083d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083da:	461a      	mov	r2, r3
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80083e0:	79fb      	ldrb	r3, [r7, #7]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d001      	beq.n	80083ea <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80083e6:	2300      	movs	r3, #0
 80083e8:	e04e      	b.n	8008488 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	78db      	ldrb	r3, [r3, #3]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d149      	bne.n	8008486 <USB_HC_StartXfer+0x276>
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	695b      	ldr	r3, [r3, #20]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d045      	beq.n	8008486 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	79db      	ldrb	r3, [r3, #7]
 80083fe:	2b03      	cmp	r3, #3
 8008400:	d830      	bhi.n	8008464 <USB_HC_StartXfer+0x254>
 8008402:	a201      	add	r2, pc, #4	; (adr r2, 8008408 <USB_HC_StartXfer+0x1f8>)
 8008404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008408:	08008419 	.word	0x08008419
 800840c:	0800843d 	.word	0x0800843d
 8008410:	08008419 	.word	0x08008419
 8008414:	0800843d 	.word	0x0800843d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	695b      	ldr	r3, [r3, #20]
 800841c:	3303      	adds	r3, #3
 800841e:	089b      	lsrs	r3, r3, #2
 8008420:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008422:	8afa      	ldrh	r2, [r7, #22]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008428:	b29b      	uxth	r3, r3
 800842a:	429a      	cmp	r2, r3
 800842c:	d91c      	bls.n	8008468 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	699b      	ldr	r3, [r3, #24]
 8008432:	f043 0220 	orr.w	r2, r3, #32
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	619a      	str	r2, [r3, #24]
        }
        break;
 800843a:	e015      	b.n	8008468 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	695b      	ldr	r3, [r3, #20]
 8008440:	3303      	adds	r3, #3
 8008442:	089b      	lsrs	r3, r3, #2
 8008444:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008446:	8afa      	ldrh	r2, [r7, #22]
 8008448:	6a3b      	ldr	r3, [r7, #32]
 800844a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800844e:	691b      	ldr	r3, [r3, #16]
 8008450:	b29b      	uxth	r3, r3
 8008452:	429a      	cmp	r2, r3
 8008454:	d90a      	bls.n	800846c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	699b      	ldr	r3, [r3, #24]
 800845a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	619a      	str	r2, [r3, #24]
        }
        break;
 8008462:	e003      	b.n	800846c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008464:	bf00      	nop
 8008466:	e002      	b.n	800846e <USB_HC_StartXfer+0x25e>
        break;
 8008468:	bf00      	nop
 800846a:	e000      	b.n	800846e <USB_HC_StartXfer+0x25e>
        break;
 800846c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	68d9      	ldr	r1, [r3, #12]
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	785a      	ldrb	r2, [r3, #1]
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	b29b      	uxth	r3, r3
 800847c:	2000      	movs	r0, #0
 800847e:	9000      	str	r0, [sp, #0]
 8008480:	68f8      	ldr	r0, [r7, #12]
 8008482:	f7ff fb31 	bl	8007ae8 <USB_WritePacket>
  }

  return HAL_OK;
 8008486:	2300      	movs	r3, #0
}
 8008488:	4618      	mov	r0, r3
 800848a:	3728      	adds	r7, #40	; 0x28
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	1ff80000 	.word	0x1ff80000

08008494 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084a6:	695b      	ldr	r3, [r3, #20]
 80084a8:	b29b      	uxth	r3, r3
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3714      	adds	r7, #20
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr

080084b6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80084b6:	b480      	push	{r7}
 80084b8:	b089      	sub	sp, #36	; 0x24
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
 80084be:	460b      	mov	r3, r1
 80084c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80084c6:	78fb      	ldrb	r3, [r7, #3]
 80084c8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80084ca:	2300      	movs	r3, #0
 80084cc:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80084ce:	69bb      	ldr	r3, [r7, #24]
 80084d0:	015a      	lsls	r2, r3, #5
 80084d2:	69fb      	ldr	r3, [r7, #28]
 80084d4:	4413      	add	r3, r2
 80084d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	0c9b      	lsrs	r3, r3, #18
 80084de:	f003 0303 	and.w	r3, r3, #3
 80084e2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	015a      	lsls	r2, r3, #5
 80084e8:	69fb      	ldr	r3, [r7, #28]
 80084ea:	4413      	add	r3, r2
 80084ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	0fdb      	lsrs	r3, r3, #31
 80084f4:	f003 0301 	and.w	r3, r3, #1
 80084f8:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	f003 0320 	and.w	r3, r3, #32
 8008502:	2b20      	cmp	r3, #32
 8008504:	d104      	bne.n	8008510 <USB_HC_Halt+0x5a>
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d101      	bne.n	8008510 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800850c:	2300      	movs	r3, #0
 800850e:	e0c8      	b.n	80086a2 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d002      	beq.n	800851c <USB_HC_Halt+0x66>
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	2b02      	cmp	r3, #2
 800851a:	d163      	bne.n	80085e4 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800851c:	69bb      	ldr	r3, [r7, #24]
 800851e:	015a      	lsls	r2, r3, #5
 8008520:	69fb      	ldr	r3, [r7, #28]
 8008522:	4413      	add	r3, r2
 8008524:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	69ba      	ldr	r2, [r7, #24]
 800852c:	0151      	lsls	r1, r2, #5
 800852e:	69fa      	ldr	r2, [r7, #28]
 8008530:	440a      	add	r2, r1
 8008532:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008536:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800853a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	689b      	ldr	r3, [r3, #8]
 8008540:	f003 0320 	and.w	r3, r3, #32
 8008544:	2b00      	cmp	r3, #0
 8008546:	f040 80ab 	bne.w	80086a0 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800854e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008552:	2b00      	cmp	r3, #0
 8008554:	d133      	bne.n	80085be <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	015a      	lsls	r2, r3, #5
 800855a:	69fb      	ldr	r3, [r7, #28]
 800855c:	4413      	add	r3, r2
 800855e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	69ba      	ldr	r2, [r7, #24]
 8008566:	0151      	lsls	r1, r2, #5
 8008568:	69fa      	ldr	r2, [r7, #28]
 800856a:	440a      	add	r2, r1
 800856c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008570:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008574:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	015a      	lsls	r2, r3, #5
 800857a:	69fb      	ldr	r3, [r7, #28]
 800857c:	4413      	add	r3, r2
 800857e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	69ba      	ldr	r2, [r7, #24]
 8008586:	0151      	lsls	r1, r2, #5
 8008588:	69fa      	ldr	r2, [r7, #28]
 800858a:	440a      	add	r2, r1
 800858c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008590:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008594:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	3301      	adds	r3, #1
 800859a:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80085a2:	d81d      	bhi.n	80085e0 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80085a4:	69bb      	ldr	r3, [r7, #24]
 80085a6:	015a      	lsls	r2, r3, #5
 80085a8:	69fb      	ldr	r3, [r7, #28]
 80085aa:	4413      	add	r3, r2
 80085ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085ba:	d0ec      	beq.n	8008596 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80085bc:	e070      	b.n	80086a0 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80085be:	69bb      	ldr	r3, [r7, #24]
 80085c0:	015a      	lsls	r2, r3, #5
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	4413      	add	r3, r2
 80085c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	69ba      	ldr	r2, [r7, #24]
 80085ce:	0151      	lsls	r1, r2, #5
 80085d0:	69fa      	ldr	r2, [r7, #28]
 80085d2:	440a      	add	r2, r1
 80085d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80085d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80085dc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80085de:	e05f      	b.n	80086a0 <USB_HC_Halt+0x1ea>
            break;
 80085e0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80085e2:	e05d      	b.n	80086a0 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80085e4:	69bb      	ldr	r3, [r7, #24]
 80085e6:	015a      	lsls	r2, r3, #5
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	4413      	add	r3, r2
 80085ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	69ba      	ldr	r2, [r7, #24]
 80085f4:	0151      	lsls	r1, r2, #5
 80085f6:	69fa      	ldr	r2, [r7, #28]
 80085f8:	440a      	add	r2, r1
 80085fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80085fe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008602:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800860a:	691b      	ldr	r3, [r3, #16]
 800860c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008610:	2b00      	cmp	r3, #0
 8008612:	d133      	bne.n	800867c <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008614:	69bb      	ldr	r3, [r7, #24]
 8008616:	015a      	lsls	r2, r3, #5
 8008618:	69fb      	ldr	r3, [r7, #28]
 800861a:	4413      	add	r3, r2
 800861c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	69ba      	ldr	r2, [r7, #24]
 8008624:	0151      	lsls	r1, r2, #5
 8008626:	69fa      	ldr	r2, [r7, #28]
 8008628:	440a      	add	r2, r1
 800862a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800862e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008632:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	015a      	lsls	r2, r3, #5
 8008638:	69fb      	ldr	r3, [r7, #28]
 800863a:	4413      	add	r3, r2
 800863c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	69ba      	ldr	r2, [r7, #24]
 8008644:	0151      	lsls	r1, r2, #5
 8008646:	69fa      	ldr	r2, [r7, #28]
 8008648:	440a      	add	r2, r1
 800864a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800864e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008652:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	3301      	adds	r3, #1
 8008658:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008660:	d81d      	bhi.n	800869e <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008662:	69bb      	ldr	r3, [r7, #24]
 8008664:	015a      	lsls	r2, r3, #5
 8008666:	69fb      	ldr	r3, [r7, #28]
 8008668:	4413      	add	r3, r2
 800866a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008674:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008678:	d0ec      	beq.n	8008654 <USB_HC_Halt+0x19e>
 800867a:	e011      	b.n	80086a0 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800867c:	69bb      	ldr	r3, [r7, #24]
 800867e:	015a      	lsls	r2, r3, #5
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	4413      	add	r3, r2
 8008684:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	69ba      	ldr	r2, [r7, #24]
 800868c:	0151      	lsls	r1, r2, #5
 800868e:	69fa      	ldr	r2, [r7, #28]
 8008690:	440a      	add	r2, r1
 8008692:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008696:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800869a:	6013      	str	r3, [r2, #0]
 800869c:	e000      	b.n	80086a0 <USB_HC_Halt+0x1ea>
          break;
 800869e:	bf00      	nop
    }
  }

  return HAL_OK;
 80086a0:	2300      	movs	r3, #0
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3724      	adds	r7, #36	; 0x24
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr
	...

080086b0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b087      	sub	sp, #28
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	460b      	mov	r3, r1
 80086ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80086c0:	78fb      	ldrb	r3, [r7, #3]
 80086c2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80086c4:	2301      	movs	r3, #1
 80086c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	04da      	lsls	r2, r3, #19
 80086cc:	4b15      	ldr	r3, [pc, #84]	; (8008724 <USB_DoPing+0x74>)
 80086ce:	4013      	ands	r3, r2
 80086d0:	693a      	ldr	r2, [r7, #16]
 80086d2:	0151      	lsls	r1, r2, #5
 80086d4:	697a      	ldr	r2, [r7, #20]
 80086d6:	440a      	add	r2, r1
 80086d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80086dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80086e0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	015a      	lsls	r2, r3, #5
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	4413      	add	r3, r2
 80086ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80086f8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008700:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	015a      	lsls	r2, r3, #5
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	4413      	add	r3, r2
 800870a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800870e:	461a      	mov	r2, r3
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	371c      	adds	r7, #28
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr
 8008722:	bf00      	nop
 8008724:	1ff80000 	.word	0x1ff80000

08008728 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b088      	sub	sp, #32
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008730:	2300      	movs	r3, #0
 8008732:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008738:	2300      	movs	r3, #0
 800873a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f7ff f911 	bl	8007964 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008742:	2110      	movs	r1, #16
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f7ff f96b 	bl	8007a20 <USB_FlushTxFifo>
 800874a:	4603      	mov	r3, r0
 800874c:	2b00      	cmp	r3, #0
 800874e:	d001      	beq.n	8008754 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f7ff f997 	bl	8007a88 <USB_FlushRxFifo>
 800875a:	4603      	mov	r3, r0
 800875c:	2b00      	cmp	r3, #0
 800875e:	d001      	beq.n	8008764 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008760:	2301      	movs	r3, #1
 8008762:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008764:	2300      	movs	r3, #0
 8008766:	61bb      	str	r3, [r7, #24]
 8008768:	e01f      	b.n	80087aa <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800876a:	69bb      	ldr	r3, [r7, #24]
 800876c:	015a      	lsls	r2, r3, #5
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	4413      	add	r3, r2
 8008772:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008780:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008788:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008790:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008792:	69bb      	ldr	r3, [r7, #24]
 8008794:	015a      	lsls	r2, r3, #5
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	4413      	add	r3, r2
 800879a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800879e:	461a      	mov	r2, r3
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80087a4:	69bb      	ldr	r3, [r7, #24]
 80087a6:	3301      	adds	r3, #1
 80087a8:	61bb      	str	r3, [r7, #24]
 80087aa:	69bb      	ldr	r3, [r7, #24]
 80087ac:	2b0f      	cmp	r3, #15
 80087ae:	d9dc      	bls.n	800876a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80087b0:	2300      	movs	r3, #0
 80087b2:	61bb      	str	r3, [r7, #24]
 80087b4:	e034      	b.n	8008820 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80087b6:	69bb      	ldr	r3, [r7, #24]
 80087b8:	015a      	lsls	r2, r3, #5
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	4413      	add	r3, r2
 80087be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80087cc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80087d4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80087dc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80087de:	69bb      	ldr	r3, [r7, #24]
 80087e0:	015a      	lsls	r2, r3, #5
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	4413      	add	r3, r2
 80087e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087ea:	461a      	mov	r2, r3
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	3301      	adds	r3, #1
 80087f4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80087fc:	d80c      	bhi.n	8008818 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80087fe:	69bb      	ldr	r3, [r7, #24]
 8008800:	015a      	lsls	r2, r3, #5
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	4413      	add	r3, r2
 8008806:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008810:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008814:	d0ec      	beq.n	80087f0 <USB_StopHost+0xc8>
 8008816:	e000      	b.n	800881a <USB_StopHost+0xf2>
        break;
 8008818:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800881a:	69bb      	ldr	r3, [r7, #24]
 800881c:	3301      	adds	r3, #1
 800881e:	61bb      	str	r3, [r7, #24]
 8008820:	69bb      	ldr	r3, [r7, #24]
 8008822:	2b0f      	cmp	r3, #15
 8008824:	d9c7      	bls.n	80087b6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800882c:	461a      	mov	r2, r3
 800882e:	f04f 33ff 	mov.w	r3, #4294967295
 8008832:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f04f 32ff 	mov.w	r2, #4294967295
 800883a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f7ff f880 	bl	8007942 <USB_EnableGlobalInt>

  return ret;
 8008842:	7ffb      	ldrb	r3, [r7, #31]
}
 8008844:	4618      	mov	r0, r3
 8008846:	3720      	adds	r7, #32
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 8008850:	4904      	ldr	r1, [pc, #16]	; (8008864 <MX_FATFS_Init+0x18>)
 8008852:	4805      	ldr	r0, [pc, #20]	; (8008868 <MX_FATFS_Init+0x1c>)
 8008854:	f006 fb36 	bl	800eec4 <FATFS_LinkDriver>
 8008858:	4603      	mov	r3, r0
 800885a:	461a      	mov	r2, r3
 800885c:	4b03      	ldr	r3, [pc, #12]	; (800886c <MX_FATFS_Init+0x20>)
 800885e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008860:	bf00      	nop
 8008862:	bd80      	pop	{r7, pc}
 8008864:	200019b0 	.word	0x200019b0
 8008868:	0800fad4 	.word	0x0800fad4
 800886c:	200019ac 	.word	0x200019ac

08008870 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008870:	b480      	push	{r7}
 8008872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008874:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008876:	4618      	mov	r0, r3
 8008878:	46bd      	mov	sp, r7
 800887a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887e:	4770      	bx	lr

08008880 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 8008880:	b480      	push	{r7}
 8008882:	b083      	sub	sp, #12
 8008884:	af00      	add	r7, sp, #0
 8008886:	4603      	mov	r3, r0
 8008888:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800888a:	2300      	movs	r3, #0
}
 800888c:	4618      	mov	r0, r3
 800888e:	370c      	adds	r7, #12
 8008890:	46bd      	mov	sp, r7
 8008892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008896:	4770      	bx	lr

08008898 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b084      	sub	sp, #16
 800889c:	af00      	add	r7, sp, #0
 800889e:	4603      	mov	r3, r0
 80088a0:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 80088a6:	79fb      	ldrb	r3, [r7, #7]
 80088a8:	4619      	mov	r1, r3
 80088aa:	4808      	ldr	r0, [pc, #32]	; (80088cc <USBH_status+0x34>)
 80088ac:	f000 fe32 	bl	8009514 <USBH_MSC_UnitIsReady>
 80088b0:	4603      	mov	r3, r0
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d002      	beq.n	80088bc <USBH_status+0x24>
  {
    res = RES_OK;
 80088b6:	2300      	movs	r3, #0
 80088b8:	73fb      	strb	r3, [r7, #15]
 80088ba:	e001      	b.n	80088c0 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 80088bc:	2301      	movs	r3, #1
 80088be:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 80088c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	bf00      	nop
 80088cc:	20001e1c 	.word	0x20001e1c

080088d0 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b094      	sub	sp, #80	; 0x50
 80088d4:	af02      	add	r7, sp, #8
 80088d6:	60b9      	str	r1, [r7, #8]
 80088d8:	607a      	str	r2, [r7, #4]
 80088da:	603b      	str	r3, [r7, #0]
 80088dc:	4603      	mov	r3, r0
 80088de:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 80088e6:	7bf9      	ldrb	r1, [r7, #15]
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	9300      	str	r3, [sp, #0]
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	687a      	ldr	r2, [r7, #4]
 80088f0:	4813      	ldr	r0, [pc, #76]	; (8008940 <USBH_read+0x70>)
 80088f2:	f000 fe59 	bl	80095a8 <USBH_MSC_Read>
 80088f6:	4603      	mov	r3, r0
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d103      	bne.n	8008904 <USBH_read+0x34>
  {
    res = RES_OK;
 80088fc:	2300      	movs	r3, #0
 80088fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8008902:	e017      	b.n	8008934 <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8008904:	f107 0210 	add.w	r2, r7, #16
 8008908:	7bfb      	ldrb	r3, [r7, #15]
 800890a:	4619      	mov	r1, r3
 800890c:	480c      	ldr	r0, [pc, #48]	; (8008940 <USBH_read+0x70>)
 800890e:	f000 fe27 	bl	8009560 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8008912:	7f7b      	ldrb	r3, [r7, #29]
 8008914:	2b3a      	cmp	r3, #58	; 0x3a
 8008916:	d005      	beq.n	8008924 <USBH_read+0x54>
 8008918:	2b3a      	cmp	r3, #58	; 0x3a
 800891a:	dc07      	bgt.n	800892c <USBH_read+0x5c>
 800891c:	2b04      	cmp	r3, #4
 800891e:	d001      	beq.n	8008924 <USBH_read+0x54>
 8008920:	2b28      	cmp	r3, #40	; 0x28
 8008922:	d103      	bne.n	800892c <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 8008924:	2303      	movs	r3, #3
 8008926:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800892a:	e003      	b.n	8008934 <USBH_read+0x64>

    default:
      res = RES_ERROR;
 800892c:	2301      	movs	r3, #1
 800892e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8008932:	bf00      	nop
    }
  }

  return res;
 8008934:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8008938:	4618      	mov	r0, r3
 800893a:	3748      	adds	r7, #72	; 0x48
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}
 8008940:	20001e1c 	.word	0x20001e1c

08008944 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b094      	sub	sp, #80	; 0x50
 8008948:	af02      	add	r7, sp, #8
 800894a:	60b9      	str	r1, [r7, #8]
 800894c:	607a      	str	r2, [r7, #4]
 800894e:	603b      	str	r3, [r7, #0]
 8008950:	4603      	mov	r3, r0
 8008952:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008954:	2301      	movs	r3, #1
 8008956:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800895a:	7bf9      	ldrb	r1, [r7, #15]
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	9300      	str	r3, [sp, #0]
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	4817      	ldr	r0, [pc, #92]	; (80089c4 <USBH_write+0x80>)
 8008966:	f000 fe88 	bl	800967a <USBH_MSC_Write>
 800896a:	4603      	mov	r3, r0
 800896c:	2b00      	cmp	r3, #0
 800896e:	d103      	bne.n	8008978 <USBH_write+0x34>
  {
    res = RES_OK;
 8008970:	2300      	movs	r3, #0
 8008972:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8008976:	e01f      	b.n	80089b8 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8008978:	f107 0210 	add.w	r2, r7, #16
 800897c:	7bfb      	ldrb	r3, [r7, #15]
 800897e:	4619      	mov	r1, r3
 8008980:	4810      	ldr	r0, [pc, #64]	; (80089c4 <USBH_write+0x80>)
 8008982:	f000 fded 	bl	8009560 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8008986:	7f7b      	ldrb	r3, [r7, #29]
 8008988:	2b3a      	cmp	r3, #58	; 0x3a
 800898a:	d00d      	beq.n	80089a8 <USBH_write+0x64>
 800898c:	2b3a      	cmp	r3, #58	; 0x3a
 800898e:	dc0f      	bgt.n	80089b0 <USBH_write+0x6c>
 8008990:	2b28      	cmp	r3, #40	; 0x28
 8008992:	d009      	beq.n	80089a8 <USBH_write+0x64>
 8008994:	2b28      	cmp	r3, #40	; 0x28
 8008996:	dc0b      	bgt.n	80089b0 <USBH_write+0x6c>
 8008998:	2b04      	cmp	r3, #4
 800899a:	d005      	beq.n	80089a8 <USBH_write+0x64>
 800899c:	2b27      	cmp	r3, #39	; 0x27
 800899e:	d107      	bne.n	80089b0 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 80089a0:	2302      	movs	r3, #2
 80089a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80089a6:	e007      	b.n	80089b8 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 80089a8:	2303      	movs	r3, #3
 80089aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80089ae:	e003      	b.n	80089b8 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 80089b0:	2301      	movs	r3, #1
 80089b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80089b6:	bf00      	nop
    }
  }

  return res;
 80089b8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3748      	adds	r7, #72	; 0x48
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}
 80089c4:	20001e1c 	.word	0x20001e1c

080089c8 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b090      	sub	sp, #64	; 0x40
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	4603      	mov	r3, r0
 80089d0:	603a      	str	r2, [r7, #0]
 80089d2:	71fb      	strb	r3, [r7, #7]
 80089d4:	460b      	mov	r3, r1
 80089d6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 80089de:	79bb      	ldrb	r3, [r7, #6]
 80089e0:	2b03      	cmp	r3, #3
 80089e2:	d852      	bhi.n	8008a8a <USBH_ioctl+0xc2>
 80089e4:	a201      	add	r2, pc, #4	; (adr r2, 80089ec <USBH_ioctl+0x24>)
 80089e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ea:	bf00      	nop
 80089ec:	080089fd 	.word	0x080089fd
 80089f0:	08008a05 	.word	0x08008a05
 80089f4:	08008a2f 	.word	0x08008a2f
 80089f8:	08008a5b 	.word	0x08008a5b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 80089fc:	2300      	movs	r3, #0
 80089fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8008a02:	e045      	b.n	8008a90 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8008a04:	f107 0208 	add.w	r2, r7, #8
 8008a08:	79fb      	ldrb	r3, [r7, #7]
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	4823      	ldr	r0, [pc, #140]	; (8008a9c <USBH_ioctl+0xd4>)
 8008a0e:	f000 fda7 	bl	8009560 <USBH_MSC_GetLUNInfo>
 8008a12:	4603      	mov	r3, r0
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d106      	bne.n	8008a26 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8008a18:	68fa      	ldr	r2, [r7, #12]
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8008a24:	e034      	b.n	8008a90 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8008a26:	2301      	movs	r3, #1
 8008a28:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8008a2c:	e030      	b.n	8008a90 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8008a2e:	f107 0208 	add.w	r2, r7, #8
 8008a32:	79fb      	ldrb	r3, [r7, #7]
 8008a34:	4619      	mov	r1, r3
 8008a36:	4819      	ldr	r0, [pc, #100]	; (8008a9c <USBH_ioctl+0xd4>)
 8008a38:	f000 fd92 	bl	8009560 <USBH_MSC_GetLUNInfo>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d107      	bne.n	8008a52 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 8008a42:	8a3b      	ldrh	r3, [r7, #16]
 8008a44:	461a      	mov	r2, r3
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8008a50:	e01e      	b.n	8008a90 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8008a58:	e01a      	b.n	8008a90 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8008a5a:	f107 0208 	add.w	r2, r7, #8
 8008a5e:	79fb      	ldrb	r3, [r7, #7]
 8008a60:	4619      	mov	r1, r3
 8008a62:	480e      	ldr	r0, [pc, #56]	; (8008a9c <USBH_ioctl+0xd4>)
 8008a64:	f000 fd7c 	bl	8009560 <USBH_MSC_GetLUNInfo>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d109      	bne.n	8008a82 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 8008a6e:	8a3b      	ldrh	r3, [r7, #16]
 8008a70:	0a5b      	lsrs	r3, r3, #9
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	461a      	mov	r2, r3
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8008a80:	e006      	b.n	8008a90 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8008a82:	2301      	movs	r3, #1
 8008a84:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8008a88:	e002      	b.n	8008a90 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 8008a8a:	2304      	movs	r3, #4
 8008a8c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 8008a90:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	3740      	adds	r7, #64	; 0x40
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}
 8008a9c:	20001e1c 	.word	0x20001e1c

08008aa0 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008aa0:	b590      	push	{r4, r7, lr}
 8008aa2:	b089      	sub	sp, #36	; 0x24
 8008aa4:	af04      	add	r7, sp, #16
 8008aa6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008aae:	7919      	ldrb	r1, [r3, #4]
 8008ab0:	2350      	movs	r3, #80	; 0x50
 8008ab2:	2206      	movs	r2, #6
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f001 fc6b 	bl	800a390 <USBH_FindInterface>
 8008aba:	4603      	mov	r3, r0
 8008abc:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 8008abe:	7bfb      	ldrb	r3, [r7, #15]
 8008ac0:	2bff      	cmp	r3, #255	; 0xff
 8008ac2:	d002      	beq.n	8008aca <USBH_MSC_InterfaceInit+0x2a>
 8008ac4:	7bfb      	ldrb	r3, [r7, #15]
 8008ac6:	2b01      	cmp	r3, #1
 8008ac8:	d901      	bls.n	8008ace <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008aca:	2302      	movs	r3, #2
 8008acc:	e106      	b.n	8008cdc <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 8008ace:	7bfb      	ldrb	r3, [r7, #15]
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f001 fc40 	bl	800a358 <USBH_SelectInterface>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008adc:	7bbb      	ldrb	r3, [r7, #14]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d001      	beq.n	8008ae6 <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 8008ae2:	2302      	movs	r3, #2
 8008ae4:	e0fa      	b.n	8008cdc <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8008aec:	f44f 7080 	mov.w	r0, #256	; 0x100
 8008af0:	f006 fdf6 	bl	800f6e0 <malloc>
 8008af4:	4603      	mov	r3, r0
 8008af6:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008afe:	69db      	ldr	r3, [r3, #28]
 8008b00:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d101      	bne.n	8008b0c <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8008b08:	2302      	movs	r3, #2
 8008b0a:	e0e7      	b.n	8008cdc <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8008b0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008b10:	2100      	movs	r1, #0
 8008b12:	68b8      	ldr	r0, [r7, #8]
 8008b14:	f006 fea0 	bl	800f858 <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008b18:	7bfb      	ldrb	r3, [r7, #15]
 8008b1a:	687a      	ldr	r2, [r7, #4]
 8008b1c:	211a      	movs	r1, #26
 8008b1e:	fb01 f303 	mul.w	r3, r1, r3
 8008b22:	4413      	add	r3, r2
 8008b24:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008b28:	781b      	ldrb	r3, [r3, #0]
 8008b2a:	b25b      	sxtb	r3, r3
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	da16      	bge.n	8008b5e <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8008b30:	7bfb      	ldrb	r3, [r7, #15]
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	211a      	movs	r1, #26
 8008b36:	fb01 f303 	mul.w	r3, r1, r3
 8008b3a:	4413      	add	r3, r2
 8008b3c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008b40:	781a      	ldrb	r2, [r3, #0]
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008b46:	7bfb      	ldrb	r3, [r7, #15]
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	211a      	movs	r1, #26
 8008b4c:	fb01 f303 	mul.w	r3, r1, r3
 8008b50:	4413      	add	r3, r2
 8008b52:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008b56:	881a      	ldrh	r2, [r3, #0]
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	815a      	strh	r2, [r3, #10]
 8008b5c:	e015      	b.n	8008b8a <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8008b5e:	7bfb      	ldrb	r3, [r7, #15]
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	211a      	movs	r1, #26
 8008b64:	fb01 f303 	mul.w	r3, r1, r3
 8008b68:	4413      	add	r3, r2
 8008b6a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008b6e:	781a      	ldrb	r2, [r3, #0]
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008b74:	7bfb      	ldrb	r3, [r7, #15]
 8008b76:	687a      	ldr	r2, [r7, #4]
 8008b78:	211a      	movs	r1, #26
 8008b7a:	fb01 f303 	mul.w	r3, r1, r3
 8008b7e:	4413      	add	r3, r2
 8008b80:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008b84:	881a      	ldrh	r2, [r3, #0]
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008b8a:	7bfb      	ldrb	r3, [r7, #15]
 8008b8c:	687a      	ldr	r2, [r7, #4]
 8008b8e:	211a      	movs	r1, #26
 8008b90:	fb01 f303 	mul.w	r3, r1, r3
 8008b94:	4413      	add	r3, r2
 8008b96:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008b9a:	781b      	ldrb	r3, [r3, #0]
 8008b9c:	b25b      	sxtb	r3, r3
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	da16      	bge.n	8008bd0 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8008ba2:	7bfb      	ldrb	r3, [r7, #15]
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	211a      	movs	r1, #26
 8008ba8:	fb01 f303 	mul.w	r3, r1, r3
 8008bac:	4413      	add	r3, r2
 8008bae:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008bb2:	781a      	ldrb	r2, [r3, #0]
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008bb8:	7bfb      	ldrb	r3, [r7, #15]
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	211a      	movs	r1, #26
 8008bbe:	fb01 f303 	mul.w	r3, r1, r3
 8008bc2:	4413      	add	r3, r2
 8008bc4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008bc8:	881a      	ldrh	r2, [r3, #0]
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	815a      	strh	r2, [r3, #10]
 8008bce:	e015      	b.n	8008bfc <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8008bd0:	7bfb      	ldrb	r3, [r7, #15]
 8008bd2:	687a      	ldr	r2, [r7, #4]
 8008bd4:	211a      	movs	r1, #26
 8008bd6:	fb01 f303 	mul.w	r3, r1, r3
 8008bda:	4413      	add	r3, r2
 8008bdc:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008be0:	781a      	ldrb	r2, [r3, #0]
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008be6:	7bfb      	ldrb	r3, [r7, #15]
 8008be8:	687a      	ldr	r2, [r7, #4]
 8008bea:	211a      	movs	r1, #26
 8008bec:	fb01 f303 	mul.w	r3, r1, r3
 8008bf0:	4413      	add	r3, r2
 8008bf2:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008bf6:	881a      	ldrh	r2, [r3, #0]
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	2200      	movs	r2, #0
 8008c06:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	799b      	ldrb	r3, [r3, #6]
 8008c12:	4619      	mov	r1, r3
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f002 fed8 	bl	800b9ca <USBH_AllocPipe>
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	79db      	ldrb	r3, [r3, #7]
 8008c26:	4619      	mov	r1, r3
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f002 fece 	bl	800b9ca <USBH_AllocPipe>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	461a      	mov	r2, r3
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 fdc4 	bl	80097c4 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	799b      	ldrb	r3, [r3, #6]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d01e      	beq.n	8008c82 <USBH_MSC_InterfaceInit+0x1e2>
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	891b      	ldrh	r3, [r3, #8]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d01a      	beq.n	8008c82 <USBH_MSC_InterfaceInit+0x1e2>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	7959      	ldrb	r1, [r3, #5]
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	7998      	ldrb	r0, [r3, #6]
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008c60:	68ba      	ldr	r2, [r7, #8]
 8008c62:	8912      	ldrh	r2, [r2, #8]
 8008c64:	9202      	str	r2, [sp, #8]
 8008c66:	2202      	movs	r2, #2
 8008c68:	9201      	str	r2, [sp, #4]
 8008c6a:	9300      	str	r3, [sp, #0]
 8008c6c:	4623      	mov	r3, r4
 8008c6e:	4602      	mov	r2, r0
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f002 fe7b 	bl	800b96c <USBH_OpenPipe>
 8008c76:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	79db      	ldrb	r3, [r3, #7]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d02c      	beq.n	8008cda <USBH_MSC_InterfaceInit+0x23a>
 8008c80:	e001      	b.n	8008c86 <USBH_MSC_InterfaceInit+0x1e6>
    return USBH_NOT_SUPPORTED;
 8008c82:	2303      	movs	r3, #3
 8008c84:	e02a      	b.n	8008cdc <USBH_MSC_InterfaceInit+0x23c>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	895b      	ldrh	r3, [r3, #10]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d025      	beq.n	8008cda <USBH_MSC_InterfaceInit+0x23a>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	7919      	ldrb	r1, [r3, #4]
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	79d8      	ldrb	r0, [r3, #7]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008ca2:	68ba      	ldr	r2, [r7, #8]
 8008ca4:	8952      	ldrh	r2, [r2, #10]
 8008ca6:	9202      	str	r2, [sp, #8]
 8008ca8:	2202      	movs	r2, #2
 8008caa:	9201      	str	r2, [sp, #4]
 8008cac:	9300      	str	r3, [sp, #0]
 8008cae:	4623      	mov	r3, r4
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f002 fe5a 	bl	800b96c <USBH_OpenPipe>
 8008cb8:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	791b      	ldrb	r3, [r3, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	4619      	mov	r1, r3
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f006 fc58 	bl	800f578 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	795b      	ldrb	r3, [r3, #5]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	4619      	mov	r1, r3
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f006 fc51 	bl	800f578 <USBH_LL_SetToggle>

  return USBH_OK;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	e000      	b.n	8008cdc <USBH_MSC_InterfaceInit+0x23c>
    return USBH_NOT_SUPPORTED;
 8008cda:	2303      	movs	r3, #3
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	3714      	adds	r7, #20
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bd90      	pop	{r4, r7, pc}

08008ce4 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b084      	sub	sp, #16
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cf2:	69db      	ldr	r3, [r3, #28]
 8008cf4:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	795b      	ldrb	r3, [r3, #5]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d00e      	beq.n	8008d1c <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	795b      	ldrb	r3, [r3, #5]
 8008d02:	4619      	mov	r1, r3
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f002 fe50 	bl	800b9aa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	795b      	ldrb	r3, [r3, #5]
 8008d0e:	4619      	mov	r1, r3
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f002 fe7b 	bl	800ba0c <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	791b      	ldrb	r3, [r3, #4]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d00e      	beq.n	8008d42 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	791b      	ldrb	r3, [r3, #4]
 8008d28:	4619      	mov	r1, r3
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f002 fe3d 	bl	800b9aa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	791b      	ldrb	r3, [r3, #4]
 8008d34:	4619      	mov	r1, r3
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f002 fe68 	bl	800ba0c <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d48:	69db      	ldr	r3, [r3, #28]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d00b      	beq.n	8008d66 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d54:	69db      	ldr	r3, [r3, #28]
 8008d56:	4618      	mov	r0, r3
 8008d58:	f006 fcca 	bl	800f6f0 <free>
    phost->pActiveClass->pData = 0U;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d62:	2200      	movs	r2, #0
 8008d64:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008d66:	2300      	movs	r3, #0
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3710      	adds	r7, #16
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d7e:	69db      	ldr	r3, [r3, #28]
 8008d80:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008d82:	2301      	movs	r3, #1
 8008d84:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	7b9b      	ldrb	r3, [r3, #14]
 8008d8a:	2b03      	cmp	r3, #3
 8008d8c:	d041      	beq.n	8008e12 <USBH_MSC_ClassRequest+0xa2>
 8008d8e:	2b03      	cmp	r3, #3
 8008d90:	dc4b      	bgt.n	8008e2a <USBH_MSC_ClassRequest+0xba>
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d001      	beq.n	8008d9a <USBH_MSC_ClassRequest+0x2a>
 8008d96:	2b02      	cmp	r3, #2
 8008d98:	d147      	bne.n	8008e2a <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	4619      	mov	r1, r3
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 fcf1 	bl	8009786 <USBH_MSC_BOT_REQ_GetMaxLUN>
 8008da4:	4603      	mov	r3, r0
 8008da6:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 8008da8:	7bfb      	ldrb	r3, [r7, #15]
 8008daa:	2b03      	cmp	r3, #3
 8008dac:	d104      	bne.n	8008db8 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	2200      	movs	r2, #0
 8008db2:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 8008db4:	2300      	movs	r3, #0
 8008db6:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 8008db8:	7bfb      	ldrb	r3, [r7, #15]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d137      	bne.n	8008e2e <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	781b      	ldrb	r3, [r3, #0]
 8008dc2:	2b02      	cmp	r3, #2
 8008dc4:	d804      	bhi.n	8008dd0 <USBH_MSC_ClassRequest+0x60>
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	3301      	adds	r3, #1
 8008dcc:	b2da      	uxtb	r2, r3
 8008dce:	e000      	b.n	8008dd2 <USBH_MSC_ClassRequest+0x62>
 8008dd0:	2202      	movs	r2, #2
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	73bb      	strb	r3, [r7, #14]
 8008dda:	e014      	b.n	8008e06 <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8008ddc:	7bbb      	ldrb	r3, [r7, #14]
 8008dde:	68ba      	ldr	r2, [r7, #8]
 8008de0:	2134      	movs	r1, #52	; 0x34
 8008de2:	fb01 f303 	mul.w	r3, r1, r3
 8008de6:	4413      	add	r3, r2
 8008de8:	3392      	adds	r3, #146	; 0x92
 8008dea:	2202      	movs	r2, #2
 8008dec:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 8008dee:	7bbb      	ldrb	r3, [r7, #14]
 8008df0:	68ba      	ldr	r2, [r7, #8]
 8008df2:	2134      	movs	r1, #52	; 0x34
 8008df4:	fb01 f303 	mul.w	r3, r1, r3
 8008df8:	4413      	add	r3, r2
 8008dfa:	33c1      	adds	r3, #193	; 0xc1
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8008e00:	7bbb      	ldrb	r3, [r7, #14]
 8008e02:	3301      	adds	r3, #1
 8008e04:	73bb      	strb	r3, [r7, #14]
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	781b      	ldrb	r3, [r3, #0]
 8008e0a:	7bba      	ldrb	r2, [r7, #14]
 8008e0c:	429a      	cmp	r2, r3
 8008e0e:	d3e5      	bcc.n	8008ddc <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 8008e10:	e00d      	b.n	8008e2e <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 8008e12:	2100      	movs	r1, #0
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f002 f888 	bl	800af2a <USBH_ClrFeature>
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d108      	bne.n	8008e32 <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	7bda      	ldrb	r2, [r3, #15]
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	739a      	strb	r2, [r3, #14]
      }
      break;
 8008e28:	e003      	b.n	8008e32 <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 8008e2a:	bf00      	nop
 8008e2c:	e002      	b.n	8008e34 <USBH_MSC_ClassRequest+0xc4>
      break;
 8008e2e:	bf00      	nop
 8008e30:	e000      	b.n	8008e34 <USBH_MSC_ClassRequest+0xc4>
      break;
 8008e32:	bf00      	nop
  }

  return status;
 8008e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3710      	adds	r7, #16
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
	...

08008e40 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b086      	sub	sp, #24
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008e4e:	69db      	ldr	r3, [r3, #28]
 8008e50:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 8008e52:	2301      	movs	r3, #1
 8008e54:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 8008e56:	2301      	movs	r3, #1
 8008e58:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	7b1b      	ldrb	r3, [r3, #12]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d003      	beq.n	8008e6e <USBH_MSC_Process+0x2e>
 8008e66:	2b01      	cmp	r3, #1
 8008e68:	f000 8271 	beq.w	800934e <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 8008e6c:	e272      	b.n	8009354 <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	f080 824f 	bcs.w	800931e <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e86:	4619      	mov	r1, r3
 8008e88:	693a      	ldr	r2, [r7, #16]
 8008e8a:	2334      	movs	r3, #52	; 0x34
 8008e8c:	fb01 f303 	mul.w	r3, r1, r3
 8008e90:	4413      	add	r3, r2
 8008e92:	3391      	adds	r3, #145	; 0x91
 8008e94:	2201      	movs	r2, #1
 8008e96:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008e9e:	4619      	mov	r1, r3
 8008ea0:	693a      	ldr	r2, [r7, #16]
 8008ea2:	2334      	movs	r3, #52	; 0x34
 8008ea4:	fb01 f303 	mul.w	r3, r1, r3
 8008ea8:	4413      	add	r3, r2
 8008eaa:	3390      	adds	r3, #144	; 0x90
 8008eac:	781b      	ldrb	r3, [r3, #0]
 8008eae:	2b08      	cmp	r3, #8
 8008eb0:	f200 8243 	bhi.w	800933a <USBH_MSC_Process+0x4fa>
 8008eb4:	a201      	add	r2, pc, #4	; (adr r2, 8008ebc <USBH_MSC_Process+0x7c>)
 8008eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eba:	bf00      	nop
 8008ebc:	08008ee1 	.word	0x08008ee1
 8008ec0:	0800933b 	.word	0x0800933b
 8008ec4:	08008fa9 	.word	0x08008fa9
 8008ec8:	0800912d 	.word	0x0800912d
 8008ecc:	08008f07 	.word	0x08008f07
 8008ed0:	080091f9 	.word	0x080091f9
 8008ed4:	0800933b 	.word	0x0800933b
 8008ed8:	0800933b 	.word	0x0800933b
 8008edc:	0800930d 	.word	0x0800930d
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008ee6:	4619      	mov	r1, r3
 8008ee8:	693a      	ldr	r2, [r7, #16]
 8008eea:	2334      	movs	r3, #52	; 0x34
 8008eec:	fb01 f303 	mul.w	r3, r1, r3
 8008ef0:	4413      	add	r3, r2
 8008ef2:	3390      	adds	r3, #144	; 0x90
 8008ef4:	2204      	movs	r2, #4
 8008ef6:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 8008f04:	e222      	b.n	800934c <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f0c:	b2d9      	uxtb	r1, r3
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f14:	461a      	mov	r2, r3
 8008f16:	2334      	movs	r3, #52	; 0x34
 8008f18:	fb02 f303 	mul.w	r3, r2, r3
 8008f1c:	3398      	adds	r3, #152	; 0x98
 8008f1e:	693a      	ldr	r2, [r7, #16]
 8008f20:	4413      	add	r3, r2
 8008f22:	3307      	adds	r3, #7
 8008f24:	461a      	mov	r2, r3
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 ff6a 	bl	8009e00 <USBH_MSC_SCSI_Inquiry>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8008f30:	7bfb      	ldrb	r3, [r7, #15]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d10b      	bne.n	8008f4e <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	693a      	ldr	r2, [r7, #16]
 8008f40:	2334      	movs	r3, #52	; 0x34
 8008f42:	fb01 f303 	mul.w	r3, r1, r3
 8008f46:	4413      	add	r3, r2
 8008f48:	3390      	adds	r3, #144	; 0x90
 8008f4a:	2202      	movs	r2, #2
 8008f4c:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 8008f4e:	7bfb      	ldrb	r3, [r7, #15]
 8008f50:	2b02      	cmp	r3, #2
 8008f52:	d10c      	bne.n	8008f6e <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f5a:	4619      	mov	r1, r3
 8008f5c:	693a      	ldr	r2, [r7, #16]
 8008f5e:	2334      	movs	r3, #52	; 0x34
 8008f60:	fb01 f303 	mul.w	r3, r1, r3
 8008f64:	4413      	add	r3, r2
 8008f66:	3390      	adds	r3, #144	; 0x90
 8008f68:	2205      	movs	r2, #5
 8008f6a:	701a      	strb	r2, [r3, #0]
            break;
 8008f6c:	e1e7      	b.n	800933e <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008f6e:	7bfb      	ldrb	r3, [r7, #15]
 8008f70:	2b04      	cmp	r3, #4
 8008f72:	f040 81e4 	bne.w	800933e <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f7c:	4619      	mov	r1, r3
 8008f7e:	693a      	ldr	r2, [r7, #16]
 8008f80:	2334      	movs	r3, #52	; 0x34
 8008f82:	fb01 f303 	mul.w	r3, r1, r3
 8008f86:	4413      	add	r3, r2
 8008f88:	3390      	adds	r3, #144	; 0x90
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008f94:	4619      	mov	r1, r3
 8008f96:	693a      	ldr	r2, [r7, #16]
 8008f98:	2334      	movs	r3, #52	; 0x34
 8008f9a:	fb01 f303 	mul.w	r3, r1, r3
 8008f9e:	4413      	add	r3, r2
 8008fa0:	3391      	adds	r3, #145	; 0x91
 8008fa2:	2202      	movs	r2, #2
 8008fa4:	701a      	strb	r2, [r3, #0]
            break;
 8008fa6:	e1ca      	b.n	800933e <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 fe66 	bl	8009c84 <USBH_MSC_SCSI_TestUnitReady>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 8008fbc:	7bbb      	ldrb	r3, [r7, #14]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d149      	bne.n	8009056 <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fc8:	4619      	mov	r1, r3
 8008fca:	693a      	ldr	r2, [r7, #16]
 8008fcc:	2334      	movs	r3, #52	; 0x34
 8008fce:	fb01 f303 	mul.w	r3, r1, r3
 8008fd2:	4413      	add	r3, r2
 8008fd4:	3392      	adds	r3, #146	; 0x92
 8008fd6:	781b      	ldrb	r3, [r3, #0]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d00c      	beq.n	8008ff6 <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008fe2:	4619      	mov	r1, r3
 8008fe4:	693a      	ldr	r2, [r7, #16]
 8008fe6:	2334      	movs	r3, #52	; 0x34
 8008fe8:	fb01 f303 	mul.w	r3, r1, r3
 8008fec:	4413      	add	r3, r2
 8008fee:	33c1      	adds	r3, #193	; 0xc1
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	701a      	strb	r2, [r3, #0]
 8008ff4:	e00b      	b.n	800900e <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	2334      	movs	r3, #52	; 0x34
 8009002:	fb01 f303 	mul.w	r3, r1, r3
 8009006:	4413      	add	r3, r2
 8009008:	33c1      	adds	r3, #193	; 0xc1
 800900a:	2200      	movs	r2, #0
 800900c:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009014:	4619      	mov	r1, r3
 8009016:	693a      	ldr	r2, [r7, #16]
 8009018:	2334      	movs	r3, #52	; 0x34
 800901a:	fb01 f303 	mul.w	r3, r1, r3
 800901e:	4413      	add	r3, r2
 8009020:	3390      	adds	r3, #144	; 0x90
 8009022:	2203      	movs	r2, #3
 8009024:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800902c:	4619      	mov	r1, r3
 800902e:	693a      	ldr	r2, [r7, #16]
 8009030:	2334      	movs	r3, #52	; 0x34
 8009032:	fb01 f303 	mul.w	r3, r1, r3
 8009036:	4413      	add	r3, r2
 8009038:	3391      	adds	r3, #145	; 0x91
 800903a:	2200      	movs	r2, #0
 800903c:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009044:	4619      	mov	r1, r3
 8009046:	693a      	ldr	r2, [r7, #16]
 8009048:	2334      	movs	r3, #52	; 0x34
 800904a:	fb01 f303 	mul.w	r3, r1, r3
 800904e:	4413      	add	r3, r2
 8009050:	3392      	adds	r3, #146	; 0x92
 8009052:	2200      	movs	r2, #0
 8009054:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8009056:	7bbb      	ldrb	r3, [r7, #14]
 8009058:	2b02      	cmp	r3, #2
 800905a:	d14a      	bne.n	80090f2 <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009062:	4619      	mov	r1, r3
 8009064:	693a      	ldr	r2, [r7, #16]
 8009066:	2334      	movs	r3, #52	; 0x34
 8009068:	fb01 f303 	mul.w	r3, r1, r3
 800906c:	4413      	add	r3, r2
 800906e:	3392      	adds	r3, #146	; 0x92
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	2b02      	cmp	r3, #2
 8009074:	d00c      	beq.n	8009090 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800907c:	4619      	mov	r1, r3
 800907e:	693a      	ldr	r2, [r7, #16]
 8009080:	2334      	movs	r3, #52	; 0x34
 8009082:	fb01 f303 	mul.w	r3, r1, r3
 8009086:	4413      	add	r3, r2
 8009088:	33c1      	adds	r3, #193	; 0xc1
 800908a:	2201      	movs	r2, #1
 800908c:	701a      	strb	r2, [r3, #0]
 800908e:	e00b      	b.n	80090a8 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009096:	4619      	mov	r1, r3
 8009098:	693a      	ldr	r2, [r7, #16]
 800909a:	2334      	movs	r3, #52	; 0x34
 800909c:	fb01 f303 	mul.w	r3, r1, r3
 80090a0:	4413      	add	r3, r2
 80090a2:	33c1      	adds	r3, #193	; 0xc1
 80090a4:	2200      	movs	r2, #0
 80090a6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80090ae:	4619      	mov	r1, r3
 80090b0:	693a      	ldr	r2, [r7, #16]
 80090b2:	2334      	movs	r3, #52	; 0x34
 80090b4:	fb01 f303 	mul.w	r3, r1, r3
 80090b8:	4413      	add	r3, r2
 80090ba:	3390      	adds	r3, #144	; 0x90
 80090bc:	2205      	movs	r2, #5
 80090be:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80090c6:	4619      	mov	r1, r3
 80090c8:	693a      	ldr	r2, [r7, #16]
 80090ca:	2334      	movs	r3, #52	; 0x34
 80090cc:	fb01 f303 	mul.w	r3, r1, r3
 80090d0:	4413      	add	r3, r2
 80090d2:	3391      	adds	r3, #145	; 0x91
 80090d4:	2201      	movs	r2, #1
 80090d6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80090de:	4619      	mov	r1, r3
 80090e0:	693a      	ldr	r2, [r7, #16]
 80090e2:	2334      	movs	r3, #52	; 0x34
 80090e4:	fb01 f303 	mul.w	r3, r1, r3
 80090e8:	4413      	add	r3, r2
 80090ea:	3392      	adds	r3, #146	; 0x92
 80090ec:	2202      	movs	r2, #2
 80090ee:	701a      	strb	r2, [r3, #0]
            break;
 80090f0:	e127      	b.n	8009342 <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 80090f2:	7bbb      	ldrb	r3, [r7, #14]
 80090f4:	2b04      	cmp	r3, #4
 80090f6:	f040 8124 	bne.w	8009342 <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009100:	4619      	mov	r1, r3
 8009102:	693a      	ldr	r2, [r7, #16]
 8009104:	2334      	movs	r3, #52	; 0x34
 8009106:	fb01 f303 	mul.w	r3, r1, r3
 800910a:	4413      	add	r3, r2
 800910c:	3390      	adds	r3, #144	; 0x90
 800910e:	2201      	movs	r2, #1
 8009110:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009118:	4619      	mov	r1, r3
 800911a:	693a      	ldr	r2, [r7, #16]
 800911c:	2334      	movs	r3, #52	; 0x34
 800911e:	fb01 f303 	mul.w	r3, r1, r3
 8009122:	4413      	add	r3, r2
 8009124:	3391      	adds	r3, #145	; 0x91
 8009126:	2202      	movs	r2, #2
 8009128:	701a      	strb	r2, [r3, #0]
            break;
 800912a:	e10a      	b.n	8009342 <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009132:	b2d9      	uxtb	r1, r3
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800913a:	461a      	mov	r2, r3
 800913c:	2334      	movs	r3, #52	; 0x34
 800913e:	fb02 f303 	mul.w	r3, r2, r3
 8009142:	3390      	adds	r3, #144	; 0x90
 8009144:	693a      	ldr	r2, [r7, #16]
 8009146:	4413      	add	r3, r2
 8009148:	3304      	adds	r3, #4
 800914a:	461a      	mov	r2, r3
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f000 fddc 	bl	8009d0a <USBH_MSC_SCSI_ReadCapacity>
 8009152:	4603      	mov	r3, r0
 8009154:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8009156:	7bfb      	ldrb	r3, [r7, #15]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d120      	bne.n	800919e <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009162:	4619      	mov	r1, r3
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	2334      	movs	r3, #52	; 0x34
 8009168:	fb01 f303 	mul.w	r3, r1, r3
 800916c:	4413      	add	r3, r2
 800916e:	3390      	adds	r3, #144	; 0x90
 8009170:	2201      	movs	r2, #1
 8009172:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800917a:	4619      	mov	r1, r3
 800917c:	693a      	ldr	r2, [r7, #16]
 800917e:	2334      	movs	r3, #52	; 0x34
 8009180:	fb01 f303 	mul.w	r3, r1, r3
 8009184:	4413      	add	r3, r2
 8009186:	3391      	adds	r3, #145	; 0x91
 8009188:	2200      	movs	r2, #0
 800918a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009192:	3301      	adds	r3, #1
 8009194:	b29a      	uxth	r2, r3
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800919c:	e0d3      	b.n	8009346 <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 800919e:	7bfb      	ldrb	r3, [r7, #15]
 80091a0:	2b02      	cmp	r3, #2
 80091a2:	d10c      	bne.n	80091be <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80091aa:	4619      	mov	r1, r3
 80091ac:	693a      	ldr	r2, [r7, #16]
 80091ae:	2334      	movs	r3, #52	; 0x34
 80091b0:	fb01 f303 	mul.w	r3, r1, r3
 80091b4:	4413      	add	r3, r2
 80091b6:	3390      	adds	r3, #144	; 0x90
 80091b8:	2205      	movs	r2, #5
 80091ba:	701a      	strb	r2, [r3, #0]
            break;
 80091bc:	e0c3      	b.n	8009346 <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 80091be:	7bfb      	ldrb	r3, [r7, #15]
 80091c0:	2b04      	cmp	r3, #4
 80091c2:	f040 80c0 	bne.w	8009346 <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80091c6:	693b      	ldr	r3, [r7, #16]
 80091c8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80091cc:	4619      	mov	r1, r3
 80091ce:	693a      	ldr	r2, [r7, #16]
 80091d0:	2334      	movs	r3, #52	; 0x34
 80091d2:	fb01 f303 	mul.w	r3, r1, r3
 80091d6:	4413      	add	r3, r2
 80091d8:	3390      	adds	r3, #144	; 0x90
 80091da:	2201      	movs	r2, #1
 80091dc:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80091e4:	4619      	mov	r1, r3
 80091e6:	693a      	ldr	r2, [r7, #16]
 80091e8:	2334      	movs	r3, #52	; 0x34
 80091ea:	fb01 f303 	mul.w	r3, r1, r3
 80091ee:	4413      	add	r3, r2
 80091f0:	3391      	adds	r3, #145	; 0x91
 80091f2:	2202      	movs	r2, #2
 80091f4:	701a      	strb	r2, [r3, #0]
            break;
 80091f6:	e0a6      	b.n	8009346 <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80091fe:	b2d9      	uxtb	r1, r3
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009206:	461a      	mov	r2, r3
 8009208:	2334      	movs	r3, #52	; 0x34
 800920a:	fb02 f303 	mul.w	r3, r2, r3
 800920e:	3398      	adds	r3, #152	; 0x98
 8009210:	693a      	ldr	r2, [r7, #16]
 8009212:	4413      	add	r3, r2
 8009214:	3304      	adds	r3, #4
 8009216:	461a      	mov	r2, r3
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f000 fe96 	bl	8009f4a <USBH_MSC_SCSI_RequestSense>
 800921e:	4603      	mov	r3, r0
 8009220:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8009222:	7bfb      	ldrb	r3, [r7, #15]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d145      	bne.n	80092b4 <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800922e:	4619      	mov	r1, r3
 8009230:	693a      	ldr	r2, [r7, #16]
 8009232:	2334      	movs	r3, #52	; 0x34
 8009234:	fb01 f303 	mul.w	r3, r1, r3
 8009238:	4413      	add	r3, r2
 800923a:	339c      	adds	r3, #156	; 0x9c
 800923c:	781b      	ldrb	r3, [r3, #0]
 800923e:	2b06      	cmp	r3, #6
 8009240:	d00c      	beq.n	800925c <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009248:	4619      	mov	r1, r3
 800924a:	693a      	ldr	r2, [r7, #16]
 800924c:	2334      	movs	r3, #52	; 0x34
 800924e:	fb01 f303 	mul.w	r3, r1, r3
 8009252:	4413      	add	r3, r2
 8009254:	339c      	adds	r3, #156	; 0x9c
 8009256:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8009258:	2b02      	cmp	r3, #2
 800925a:	d117      	bne.n	800928c <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8009268:	1ad3      	subs	r3, r2, r3
 800926a:	f242 720f 	movw	r2, #9999	; 0x270f
 800926e:	4293      	cmp	r3, r2
 8009270:	d80c      	bhi.n	800928c <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8009272:	693b      	ldr	r3, [r7, #16]
 8009274:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009278:	4619      	mov	r1, r3
 800927a:	693a      	ldr	r2, [r7, #16]
 800927c:	2334      	movs	r3, #52	; 0x34
 800927e:	fb01 f303 	mul.w	r3, r1, r3
 8009282:	4413      	add	r3, r2
 8009284:	3390      	adds	r3, #144	; 0x90
 8009286:	2202      	movs	r2, #2
 8009288:	701a      	strb	r2, [r3, #0]
                  break;
 800928a:	e05f      	b.n	800934c <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009292:	4619      	mov	r1, r3
 8009294:	693a      	ldr	r2, [r7, #16]
 8009296:	2334      	movs	r3, #52	; 0x34
 8009298:	fb01 f303 	mul.w	r3, r1, r3
 800929c:	4413      	add	r3, r2
 800929e:	3390      	adds	r3, #144	; 0x90
 80092a0:	2201      	movs	r2, #1
 80092a2:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80092aa:	3301      	adds	r3, #1
 80092ac:	b29a      	uxth	r2, r3
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 80092b4:	7bfb      	ldrb	r3, [r7, #15]
 80092b6:	2b02      	cmp	r3, #2
 80092b8:	d10c      	bne.n	80092d4 <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80092c0:	4619      	mov	r1, r3
 80092c2:	693a      	ldr	r2, [r7, #16]
 80092c4:	2334      	movs	r3, #52	; 0x34
 80092c6:	fb01 f303 	mul.w	r3, r1, r3
 80092ca:	4413      	add	r3, r2
 80092cc:	3390      	adds	r3, #144	; 0x90
 80092ce:	2208      	movs	r2, #8
 80092d0:	701a      	strb	r2, [r3, #0]
            break;
 80092d2:	e03a      	b.n	800934a <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 80092d4:	7bfb      	ldrb	r3, [r7, #15]
 80092d6:	2b04      	cmp	r3, #4
 80092d8:	d137      	bne.n	800934a <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80092e0:	4619      	mov	r1, r3
 80092e2:	693a      	ldr	r2, [r7, #16]
 80092e4:	2334      	movs	r3, #52	; 0x34
 80092e6:	fb01 f303 	mul.w	r3, r1, r3
 80092ea:	4413      	add	r3, r2
 80092ec:	3390      	adds	r3, #144	; 0x90
 80092ee:	2201      	movs	r2, #1
 80092f0:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80092f2:	693b      	ldr	r3, [r7, #16]
 80092f4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80092f8:	4619      	mov	r1, r3
 80092fa:	693a      	ldr	r2, [r7, #16]
 80092fc:	2334      	movs	r3, #52	; 0x34
 80092fe:	fb01 f303 	mul.w	r3, r1, r3
 8009302:	4413      	add	r3, r2
 8009304:	3391      	adds	r3, #145	; 0x91
 8009306:	2202      	movs	r2, #2
 8009308:	701a      	strb	r2, [r3, #0]
            break;
 800930a:	e01e      	b.n	800934a <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009312:	3301      	adds	r3, #1
 8009314:	b29a      	uxth	r2, r3
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800931c:	e016      	b.n	800934c <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	2200      	movs	r2, #0
 8009322:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	2201      	movs	r2, #1
 800932a:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009332:	2102      	movs	r1, #2
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	4798      	blx	r3
      break;
 8009338:	e00c      	b.n	8009354 <USBH_MSC_Process+0x514>
            break;
 800933a:	bf00      	nop
 800933c:	e00a      	b.n	8009354 <USBH_MSC_Process+0x514>
            break;
 800933e:	bf00      	nop
 8009340:	e008      	b.n	8009354 <USBH_MSC_Process+0x514>
            break;
 8009342:	bf00      	nop
 8009344:	e006      	b.n	8009354 <USBH_MSC_Process+0x514>
            break;
 8009346:	bf00      	nop
 8009348:	e004      	b.n	8009354 <USBH_MSC_Process+0x514>
            break;
 800934a:	bf00      	nop
      break;
 800934c:	e002      	b.n	8009354 <USBH_MSC_Process+0x514>
      error = USBH_OK;
 800934e:	2300      	movs	r3, #0
 8009350:	75fb      	strb	r3, [r7, #23]
      break;
 8009352:	bf00      	nop
  }
  return error;
 8009354:	7dfb      	ldrb	r3, [r7, #23]
}
 8009356:	4618      	mov	r0, r3
 8009358:	3718      	adds	r7, #24
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}
 800935e:	bf00      	nop

08009360 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009360:	b480      	push	{r7}
 8009362:	b083      	sub	sp, #12
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009368:	2300      	movs	r3, #0
}
 800936a:	4618      	mov	r0, r3
 800936c:	370c      	adds	r7, #12
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr

08009376 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009376:	b580      	push	{r7, lr}
 8009378:	b088      	sub	sp, #32
 800937a:	af02      	add	r7, sp, #8
 800937c:	6078      	str	r0, [r7, #4]
 800937e:	460b      	mov	r3, r1
 8009380:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009388:	69db      	ldr	r3, [r3, #28]
 800938a:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800938c:	2301      	movs	r3, #1
 800938e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 8009390:	2301      	movs	r3, #1
 8009392:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8009394:	78fb      	ldrb	r3, [r7, #3]
 8009396:	693a      	ldr	r2, [r7, #16]
 8009398:	2134      	movs	r1, #52	; 0x34
 800939a:	fb01 f303 	mul.w	r3, r1, r3
 800939e:	4413      	add	r3, r2
 80093a0:	3390      	adds	r3, #144	; 0x90
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	2b07      	cmp	r3, #7
 80093a6:	d03c      	beq.n	8009422 <USBH_MSC_RdWrProcess+0xac>
 80093a8:	2b07      	cmp	r3, #7
 80093aa:	f300 80a7 	bgt.w	80094fc <USBH_MSC_RdWrProcess+0x186>
 80093ae:	2b05      	cmp	r3, #5
 80093b0:	d06c      	beq.n	800948c <USBH_MSC_RdWrProcess+0x116>
 80093b2:	2b06      	cmp	r3, #6
 80093b4:	f040 80a2 	bne.w	80094fc <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 80093b8:	78f9      	ldrb	r1, [r7, #3]
 80093ba:	2300      	movs	r3, #0
 80093bc:	9300      	str	r3, [sp, #0]
 80093be:	2300      	movs	r3, #0
 80093c0:	2200      	movs	r2, #0
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f000 fea5 	bl	800a112 <USBH_MSC_SCSI_Read>
 80093c8:	4603      	mov	r3, r0
 80093ca:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 80093cc:	7bfb      	ldrb	r3, [r7, #15]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d10b      	bne.n	80093ea <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 80093d2:	78fb      	ldrb	r3, [r7, #3]
 80093d4:	693a      	ldr	r2, [r7, #16]
 80093d6:	2134      	movs	r1, #52	; 0x34
 80093d8:	fb01 f303 	mul.w	r3, r1, r3
 80093dc:	4413      	add	r3, r2
 80093de:	3390      	adds	r3, #144	; 0x90
 80093e0:	2201      	movs	r2, #1
 80093e2:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 80093e4:	2300      	movs	r3, #0
 80093e6:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80093e8:	e08a      	b.n	8009500 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 80093ea:	7bfb      	ldrb	r3, [r7, #15]
 80093ec:	2b02      	cmp	r3, #2
 80093ee:	d109      	bne.n	8009404 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 80093f0:	78fb      	ldrb	r3, [r7, #3]
 80093f2:	693a      	ldr	r2, [r7, #16]
 80093f4:	2134      	movs	r1, #52	; 0x34
 80093f6:	fb01 f303 	mul.w	r3, r1, r3
 80093fa:	4413      	add	r3, r2
 80093fc:	3390      	adds	r3, #144	; 0x90
 80093fe:	2205      	movs	r2, #5
 8009400:	701a      	strb	r2, [r3, #0]
      break;
 8009402:	e07d      	b.n	8009500 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009404:	7bfb      	ldrb	r3, [r7, #15]
 8009406:	2b04      	cmp	r3, #4
 8009408:	d17a      	bne.n	8009500 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800940a:	78fb      	ldrb	r3, [r7, #3]
 800940c:	693a      	ldr	r2, [r7, #16]
 800940e:	2134      	movs	r1, #52	; 0x34
 8009410:	fb01 f303 	mul.w	r3, r1, r3
 8009414:	4413      	add	r3, r2
 8009416:	3390      	adds	r3, #144	; 0x90
 8009418:	2208      	movs	r2, #8
 800941a:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800941c:	2302      	movs	r3, #2
 800941e:	75fb      	strb	r3, [r7, #23]
      break;
 8009420:	e06e      	b.n	8009500 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 8009422:	78f9      	ldrb	r1, [r7, #3]
 8009424:	2300      	movs	r3, #0
 8009426:	9300      	str	r3, [sp, #0]
 8009428:	2300      	movs	r3, #0
 800942a:	2200      	movs	r2, #0
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f000 fe05 	bl	800a03c <USBH_MSC_SCSI_Write>
 8009432:	4603      	mov	r3, r0
 8009434:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009436:	7bfb      	ldrb	r3, [r7, #15]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d10b      	bne.n	8009454 <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800943c:	78fb      	ldrb	r3, [r7, #3]
 800943e:	693a      	ldr	r2, [r7, #16]
 8009440:	2134      	movs	r1, #52	; 0x34
 8009442:	fb01 f303 	mul.w	r3, r1, r3
 8009446:	4413      	add	r3, r2
 8009448:	3390      	adds	r3, #144	; 0x90
 800944a:	2201      	movs	r2, #1
 800944c:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800944e:	2300      	movs	r3, #0
 8009450:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009452:	e057      	b.n	8009504 <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 8009454:	7bfb      	ldrb	r3, [r7, #15]
 8009456:	2b02      	cmp	r3, #2
 8009458:	d109      	bne.n	800946e <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800945a:	78fb      	ldrb	r3, [r7, #3]
 800945c:	693a      	ldr	r2, [r7, #16]
 800945e:	2134      	movs	r1, #52	; 0x34
 8009460:	fb01 f303 	mul.w	r3, r1, r3
 8009464:	4413      	add	r3, r2
 8009466:	3390      	adds	r3, #144	; 0x90
 8009468:	2205      	movs	r2, #5
 800946a:	701a      	strb	r2, [r3, #0]
      break;
 800946c:	e04a      	b.n	8009504 <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800946e:	7bfb      	ldrb	r3, [r7, #15]
 8009470:	2b04      	cmp	r3, #4
 8009472:	d147      	bne.n	8009504 <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009474:	78fb      	ldrb	r3, [r7, #3]
 8009476:	693a      	ldr	r2, [r7, #16]
 8009478:	2134      	movs	r1, #52	; 0x34
 800947a:	fb01 f303 	mul.w	r3, r1, r3
 800947e:	4413      	add	r3, r2
 8009480:	3390      	adds	r3, #144	; 0x90
 8009482:	2208      	movs	r2, #8
 8009484:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009486:	2302      	movs	r3, #2
 8009488:	75fb      	strb	r3, [r7, #23]
      break;
 800948a:	e03b      	b.n	8009504 <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800948c:	78fb      	ldrb	r3, [r7, #3]
 800948e:	2234      	movs	r2, #52	; 0x34
 8009490:	fb02 f303 	mul.w	r3, r2, r3
 8009494:	3398      	adds	r3, #152	; 0x98
 8009496:	693a      	ldr	r2, [r7, #16]
 8009498:	4413      	add	r3, r2
 800949a:	1d1a      	adds	r2, r3, #4
 800949c:	78fb      	ldrb	r3, [r7, #3]
 800949e:	4619      	mov	r1, r3
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 fd52 	bl	8009f4a <USBH_MSC_SCSI_RequestSense>
 80094a6:	4603      	mov	r3, r0
 80094a8:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 80094aa:	7bfb      	ldrb	r3, [r7, #15]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d113      	bne.n	80094d8 <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 80094b0:	78fb      	ldrb	r3, [r7, #3]
 80094b2:	693a      	ldr	r2, [r7, #16]
 80094b4:	2134      	movs	r1, #52	; 0x34
 80094b6:	fb01 f303 	mul.w	r3, r1, r3
 80094ba:	4413      	add	r3, r2
 80094bc:	3390      	adds	r3, #144	; 0x90
 80094be:	2201      	movs	r2, #1
 80094c0:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 80094c2:	78fb      	ldrb	r3, [r7, #3]
 80094c4:	693a      	ldr	r2, [r7, #16]
 80094c6:	2134      	movs	r1, #52	; 0x34
 80094c8:	fb01 f303 	mul.w	r3, r1, r3
 80094cc:	4413      	add	r3, r2
 80094ce:	3391      	adds	r3, #145	; 0x91
 80094d0:	2202      	movs	r2, #2
 80094d2:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 80094d4:	2302      	movs	r3, #2
 80094d6:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 80094d8:	7bfb      	ldrb	r3, [r7, #15]
 80094da:	2b02      	cmp	r3, #2
 80094dc:	d014      	beq.n	8009508 <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 80094de:	7bfb      	ldrb	r3, [r7, #15]
 80094e0:	2b04      	cmp	r3, #4
 80094e2:	d111      	bne.n	8009508 <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 80094e4:	78fb      	ldrb	r3, [r7, #3]
 80094e6:	693a      	ldr	r2, [r7, #16]
 80094e8:	2134      	movs	r1, #52	; 0x34
 80094ea:	fb01 f303 	mul.w	r3, r1, r3
 80094ee:	4413      	add	r3, r2
 80094f0:	3390      	adds	r3, #144	; 0x90
 80094f2:	2208      	movs	r2, #8
 80094f4:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 80094f6:	2302      	movs	r3, #2
 80094f8:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80094fa:	e005      	b.n	8009508 <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 80094fc:	bf00      	nop
 80094fe:	e004      	b.n	800950a <USBH_MSC_RdWrProcess+0x194>
      break;
 8009500:	bf00      	nop
 8009502:	e002      	b.n	800950a <USBH_MSC_RdWrProcess+0x194>
      break;
 8009504:	bf00      	nop
 8009506:	e000      	b.n	800950a <USBH_MSC_RdWrProcess+0x194>
      break;
 8009508:	bf00      	nop

  }
  return error;
 800950a:	7dfb      	ldrb	r3, [r7, #23]
}
 800950c:	4618      	mov	r0, r3
 800950e:	3718      	adds	r7, #24
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}

08009514 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009514:	b480      	push	{r7}
 8009516:	b085      	sub	sp, #20
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	460b      	mov	r3, r1
 800951e:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009526:	69db      	ldr	r3, [r3, #28]
 8009528:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	781b      	ldrb	r3, [r3, #0]
 800952e:	b2db      	uxtb	r3, r3
 8009530:	2b0b      	cmp	r3, #11
 8009532:	d10c      	bne.n	800954e <USBH_MSC_UnitIsReady+0x3a>
 8009534:	78fb      	ldrb	r3, [r7, #3]
 8009536:	68ba      	ldr	r2, [r7, #8]
 8009538:	2134      	movs	r1, #52	; 0x34
 800953a:	fb01 f303 	mul.w	r3, r1, r3
 800953e:	4413      	add	r3, r2
 8009540:	3391      	adds	r3, #145	; 0x91
 8009542:	781b      	ldrb	r3, [r3, #0]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d102      	bne.n	800954e <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 8009548:	2301      	movs	r3, #1
 800954a:	73fb      	strb	r3, [r7, #15]
 800954c:	e001      	b.n	8009552 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800954e:	2300      	movs	r3, #0
 8009550:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8009552:	7bfb      	ldrb	r3, [r7, #15]
}
 8009554:	4618      	mov	r0, r3
 8009556:	3714      	adds	r7, #20
 8009558:	46bd      	mov	sp, r7
 800955a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955e:	4770      	bx	lr

08009560 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b086      	sub	sp, #24
 8009564:	af00      	add	r7, sp, #0
 8009566:	60f8      	str	r0, [r7, #12]
 8009568:	460b      	mov	r3, r1
 800956a:	607a      	str	r2, [r7, #4]
 800956c:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009574:	69db      	ldr	r3, [r3, #28]
 8009576:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	b2db      	uxtb	r3, r3
 800957e:	2b0b      	cmp	r3, #11
 8009580:	d10d      	bne.n	800959e <USBH_MSC_GetLUNInfo+0x3e>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8009582:	7afb      	ldrb	r3, [r7, #11]
 8009584:	2234      	movs	r2, #52	; 0x34
 8009586:	fb02 f303 	mul.w	r3, r2, r3
 800958a:	3390      	adds	r3, #144	; 0x90
 800958c:	697a      	ldr	r2, [r7, #20]
 800958e:	4413      	add	r3, r2
 8009590:	2234      	movs	r2, #52	; 0x34
 8009592:	4619      	mov	r1, r3
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f006 f9cd 	bl	800f934 <memcpy>
    return USBH_OK;
 800959a:	2300      	movs	r3, #0
 800959c:	e000      	b.n	80095a0 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800959e:	2302      	movs	r3, #2
  }
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3718      	adds	r7, #24
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}

080095a8 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b088      	sub	sp, #32
 80095ac:	af02      	add	r7, sp, #8
 80095ae:	60f8      	str	r0, [r7, #12]
 80095b0:	607a      	str	r2, [r7, #4]
 80095b2:	603b      	str	r3, [r7, #0]
 80095b4:	460b      	mov	r3, r1
 80095b6:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80095be:	69db      	ldr	r3, [r3, #28]
 80095c0:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80095c8:	b2db      	uxtb	r3, r3
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d00e      	beq.n	80095ec <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	781b      	ldrb	r3, [r3, #0]
 80095d2:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 80095d4:	2b0b      	cmp	r3, #11
 80095d6:	d109      	bne.n	80095ec <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 80095d8:	7afb      	ldrb	r3, [r7, #11]
 80095da:	697a      	ldr	r2, [r7, #20]
 80095dc:	2134      	movs	r1, #52	; 0x34
 80095de:	fb01 f303 	mul.w	r3, r1, r3
 80095e2:	4413      	add	r3, r2
 80095e4:	3390      	adds	r3, #144	; 0x90
 80095e6:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d001      	beq.n	80095f0 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 80095ec:	2302      	movs	r3, #2
 80095ee:	e040      	b.n	8009672 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	2206      	movs	r2, #6
 80095f4:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 80095f6:	7afb      	ldrb	r3, [r7, #11]
 80095f8:	697a      	ldr	r2, [r7, #20]
 80095fa:	2134      	movs	r1, #52	; 0x34
 80095fc:	fb01 f303 	mul.w	r3, r1, r3
 8009600:	4413      	add	r3, r2
 8009602:	3390      	adds	r3, #144	; 0x90
 8009604:	2206      	movs	r2, #6
 8009606:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8009608:	7afb      	ldrb	r3, [r7, #11]
 800960a:	b29a      	uxth	r2, r3
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 8009612:	7af9      	ldrb	r1, [r7, #11]
 8009614:	6a3b      	ldr	r3, [r7, #32]
 8009616:	9300      	str	r3, [sp, #0]
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	687a      	ldr	r2, [r7, #4]
 800961c:	68f8      	ldr	r0, [r7, #12]
 800961e:	f000 fd78 	bl	800a112 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009628:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800962a:	e016      	b.n	800965a <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	1ad2      	subs	r2, r2, r3
 8009636:	6a3b      	ldr	r3, [r7, #32]
 8009638:	f242 7110 	movw	r1, #10000	; 0x2710
 800963c:	fb01 f303 	mul.w	r3, r1, r3
 8009640:	429a      	cmp	r2, r3
 8009642:	d805      	bhi.n	8009650 <USBH_MSC_Read+0xa8>
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800964a:	b2db      	uxtb	r3, r3
 800964c:	2b00      	cmp	r3, #0
 800964e:	d104      	bne.n	800965a <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	2201      	movs	r2, #1
 8009654:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8009656:	2302      	movs	r3, #2
 8009658:	e00b      	b.n	8009672 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800965a:	7afb      	ldrb	r3, [r7, #11]
 800965c:	4619      	mov	r1, r3
 800965e:	68f8      	ldr	r0, [r7, #12]
 8009660:	f7ff fe89 	bl	8009376 <USBH_MSC_RdWrProcess>
 8009664:	4603      	mov	r3, r0
 8009666:	2b01      	cmp	r3, #1
 8009668:	d0e0      	beq.n	800962c <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	2201      	movs	r2, #1
 800966e:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 8009670:	2300      	movs	r3, #0
}
 8009672:	4618      	mov	r0, r3
 8009674:	3718      	adds	r7, #24
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}

0800967a <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800967a:	b580      	push	{r7, lr}
 800967c:	b088      	sub	sp, #32
 800967e:	af02      	add	r7, sp, #8
 8009680:	60f8      	str	r0, [r7, #12]
 8009682:	607a      	str	r2, [r7, #4]
 8009684:	603b      	str	r3, [r7, #0]
 8009686:	460b      	mov	r3, r1
 8009688:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009690:	69db      	ldr	r3, [r3, #28]
 8009692:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800969a:	b2db      	uxtb	r3, r3
 800969c:	2b00      	cmp	r3, #0
 800969e:	d00e      	beq.n	80096be <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	781b      	ldrb	r3, [r3, #0]
 80096a4:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 80096a6:	2b0b      	cmp	r3, #11
 80096a8:	d109      	bne.n	80096be <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 80096aa:	7afb      	ldrb	r3, [r7, #11]
 80096ac:	697a      	ldr	r2, [r7, #20]
 80096ae:	2134      	movs	r1, #52	; 0x34
 80096b0:	fb01 f303 	mul.w	r3, r1, r3
 80096b4:	4413      	add	r3, r2
 80096b6:	3390      	adds	r3, #144	; 0x90
 80096b8:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d001      	beq.n	80096c2 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 80096be:	2302      	movs	r3, #2
 80096c0:	e040      	b.n	8009744 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	2207      	movs	r2, #7
 80096c6:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 80096c8:	7afb      	ldrb	r3, [r7, #11]
 80096ca:	697a      	ldr	r2, [r7, #20]
 80096cc:	2134      	movs	r1, #52	; 0x34
 80096ce:	fb01 f303 	mul.w	r3, r1, r3
 80096d2:	4413      	add	r3, r2
 80096d4:	3390      	adds	r3, #144	; 0x90
 80096d6:	2207      	movs	r2, #7
 80096d8:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 80096da:	7afb      	ldrb	r3, [r7, #11]
 80096dc:	b29a      	uxth	r2, r3
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 80096e4:	7af9      	ldrb	r1, [r7, #11]
 80096e6:	6a3b      	ldr	r3, [r7, #32]
 80096e8:	9300      	str	r3, [sp, #0]
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	687a      	ldr	r2, [r7, #4]
 80096ee:	68f8      	ldr	r0, [r7, #12]
 80096f0:	f000 fca4 	bl	800a03c <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80096fa:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80096fc:	e016      	b.n	800972c <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	1ad2      	subs	r2, r2, r3
 8009708:	6a3b      	ldr	r3, [r7, #32]
 800970a:	f242 7110 	movw	r1, #10000	; 0x2710
 800970e:	fb01 f303 	mul.w	r3, r1, r3
 8009712:	429a      	cmp	r2, r3
 8009714:	d805      	bhi.n	8009722 <USBH_MSC_Write+0xa8>
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800971c:	b2db      	uxtb	r3, r3
 800971e:	2b00      	cmp	r3, #0
 8009720:	d104      	bne.n	800972c <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8009722:	697b      	ldr	r3, [r7, #20]
 8009724:	2201      	movs	r2, #1
 8009726:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8009728:	2302      	movs	r3, #2
 800972a:	e00b      	b.n	8009744 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800972c:	7afb      	ldrb	r3, [r7, #11]
 800972e:	4619      	mov	r1, r3
 8009730:	68f8      	ldr	r0, [r7, #12]
 8009732:	f7ff fe20 	bl	8009376 <USBH_MSC_RdWrProcess>
 8009736:	4603      	mov	r3, r0
 8009738:	2b01      	cmp	r3, #1
 800973a:	d0e0      	beq.n	80096fe <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	2201      	movs	r2, #1
 8009740:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 8009742:	2300      	movs	r3, #0
}
 8009744:	4618      	mov	r0, r3
 8009746:	3718      	adds	r7, #24
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b082      	sub	sp, #8
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2221      	movs	r2, #33	; 0x21
 8009758:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	22ff      	movs	r2, #255	; 0xff
 800975e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2200      	movs	r2, #0
 800976a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2200      	movs	r2, #0
 8009770:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 8009772:	2200      	movs	r2, #0
 8009774:	2100      	movs	r1, #0
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f001 fea6 	bl	800b4c8 <USBH_CtlReq>
 800977c:	4603      	mov	r3, r0
}
 800977e:	4618      	mov	r0, r3
 8009780:	3708      	adds	r7, #8
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}

08009786 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 8009786:	b580      	push	{r7, lr}
 8009788:	b082      	sub	sp, #8
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
 800978e:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	22a1      	movs	r2, #161	; 0xa1
 8009794:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	22fe      	movs	r2, #254	; 0xfe
 800979a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2200      	movs	r2, #0
 80097a0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2200      	movs	r2, #0
 80097a6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2201      	movs	r2, #1
 80097ac:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 80097ae:	2201      	movs	r2, #1
 80097b0:	6839      	ldr	r1, [r7, #0]
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f001 fe88 	bl	800b4c8 <USBH_CtlReq>
 80097b8:	4603      	mov	r3, r0
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	3708      	adds	r7, #8
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
	...

080097c4 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b085      	sub	sp, #20
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80097d2:	69db      	ldr	r3, [r3, #28]
 80097d4:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	4a09      	ldr	r2, [pc, #36]	; (8009800 <USBH_MSC_BOT_Init+0x3c>)
 80097da:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	4a09      	ldr	r2, [pc, #36]	; (8009804 <USBH_MSC_BOT_Init+0x40>)
 80097e0:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	2201      	movs	r2, #1
 80097e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	2201      	movs	r2, #1
 80097ee:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 80097f2:	2300      	movs	r3, #0
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3714      	adds	r7, #20
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr
 8009800:	43425355 	.word	0x43425355
 8009804:	20304050 	.word	0x20304050

08009808 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b088      	sub	sp, #32
 800980c:	af02      	add	r7, sp, #8
 800980e:	6078      	str	r0, [r7, #4]
 8009810:	460b      	mov	r3, r1
 8009812:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 8009814:	2301      	movs	r3, #1
 8009816:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 8009818:	2301      	movs	r3, #1
 800981a:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800981c:	2301      	movs	r3, #1
 800981e:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009820:	2300      	movs	r3, #0
 8009822:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800982a:	69db      	ldr	r3, [r3, #28]
 800982c:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800982e:	2300      	movs	r3, #0
 8009830:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 8009832:	693b      	ldr	r3, [r7, #16]
 8009834:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009838:	3b01      	subs	r3, #1
 800983a:	2b0a      	cmp	r3, #10
 800983c:	f200 819e 	bhi.w	8009b7c <USBH_MSC_BOT_Process+0x374>
 8009840:	a201      	add	r2, pc, #4	; (adr r2, 8009848 <USBH_MSC_BOT_Process+0x40>)
 8009842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009846:	bf00      	nop
 8009848:	08009875 	.word	0x08009875
 800984c:	0800989d 	.word	0x0800989d
 8009850:	08009907 	.word	0x08009907
 8009854:	08009925 	.word	0x08009925
 8009858:	080099a9 	.word	0x080099a9
 800985c:	080099cb 	.word	0x080099cb
 8009860:	08009a63 	.word	0x08009a63
 8009864:	08009a7f 	.word	0x08009a7f
 8009868:	08009ad1 	.word	0x08009ad1
 800986c:	08009b01 	.word	0x08009b01
 8009870:	08009b63 	.word	0x08009b63
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 8009874:	693b      	ldr	r3, [r7, #16]
 8009876:	78fa      	ldrb	r2, [r7, #3]
 8009878:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	2202      	movs	r2, #2
 8009880:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800988a:	693b      	ldr	r3, [r7, #16]
 800988c:	795b      	ldrb	r3, [r3, #5]
 800988e:	2201      	movs	r2, #1
 8009890:	9200      	str	r2, [sp, #0]
 8009892:	221f      	movs	r2, #31
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f002 f826 	bl	800b8e6 <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800989a:	e17e      	b.n	8009b9a <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	795b      	ldrb	r3, [r3, #5]
 80098a0:	4619      	mov	r1, r3
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f005 fe3e 	bl	800f524 <USBH_LL_GetURBState>
 80098a8:	4603      	mov	r3, r0
 80098aa:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 80098ac:	7d3b      	ldrb	r3, [r7, #20]
 80098ae:	2b01      	cmp	r3, #1
 80098b0:	d118      	bne.n	80098e4 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d00f      	beq.n	80098da <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80098c0:	b25b      	sxtb	r3, r3
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	da04      	bge.n	80098d0 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	2203      	movs	r2, #3
 80098ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80098ce:	e157      	b.n	8009b80 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	2205      	movs	r2, #5
 80098d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80098d8:	e152      	b.n	8009b80 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	2207      	movs	r2, #7
 80098de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80098e2:	e14d      	b.n	8009b80 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 80098e4:	7d3b      	ldrb	r3, [r7, #20]
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d104      	bne.n	80098f4 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	2201      	movs	r2, #1
 80098ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80098f2:	e145      	b.n	8009b80 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 80098f4:	7d3b      	ldrb	r3, [r7, #20]
 80098f6:	2b05      	cmp	r3, #5
 80098f8:	f040 8142 	bne.w	8009b80 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	220a      	movs	r2, #10
 8009900:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009904:	e13c      	b.n	8009b80 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	895a      	ldrh	r2, [r3, #10]
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	791b      	ldrb	r3, [r3, #4]
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f002 f80b 	bl	800b930 <USBH_BulkReceiveData>
                                 MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	2204      	movs	r2, #4
 800991e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 8009922:	e13a      	b.n	8009b9a <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	791b      	ldrb	r3, [r3, #4]
 8009928:	4619      	mov	r1, r3
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f005 fdfa 	bl	800f524 <USBH_LL_GetURBState>
 8009930:	4603      	mov	r3, r0
 8009932:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8009934:	7d3b      	ldrb	r3, [r7, #20]
 8009936:	2b01      	cmp	r3, #1
 8009938:	d12d      	bne.n	8009996 <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800993e:	693a      	ldr	r2, [r7, #16]
 8009940:	8952      	ldrh	r2, [r2, #10]
 8009942:	4293      	cmp	r3, r2
 8009944:	d910      	bls.n	8009968 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800994c:	693a      	ldr	r2, [r7, #16]
 800994e:	8952      	ldrh	r2, [r2, #10]
 8009950:	441a      	add	r2, r3
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800995c:	693a      	ldr	r2, [r7, #16]
 800995e:	8952      	ldrh	r2, [r2, #10]
 8009960:	1a9a      	subs	r2, r3, r2
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	65da      	str	r2, [r3, #92]	; 0x5c
 8009966:	e002      	b.n	800996e <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	2200      	movs	r2, #0
 800996c:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009972:	2b00      	cmp	r3, #0
 8009974:	d00a      	beq.n	800998c <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	895a      	ldrh	r2, [r3, #10]
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	791b      	ldrb	r3, [r3, #4]
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f001 ffd3 	bl	800b930 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800998a:	e0fb      	b.n	8009b84 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	2207      	movs	r2, #7
 8009990:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009994:	e0f6      	b.n	8009b84 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 8009996:	7d3b      	ldrb	r3, [r7, #20]
 8009998:	2b05      	cmp	r3, #5
 800999a:	f040 80f3 	bne.w	8009b84 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	2209      	movs	r2, #9
 80099a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80099a6:	e0ed      	b.n	8009b84 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	891a      	ldrh	r2, [r3, #8]
 80099b2:	693b      	ldr	r3, [r7, #16]
 80099b4:	795b      	ldrb	r3, [r3, #5]
 80099b6:	2001      	movs	r0, #1
 80099b8:	9000      	str	r0, [sp, #0]
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f001 ff93 	bl	800b8e6 <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	2206      	movs	r2, #6
 80099c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80099c8:	e0e7      	b.n	8009b9a <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	795b      	ldrb	r3, [r3, #5]
 80099ce:	4619      	mov	r1, r3
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	f005 fda7 	bl	800f524 <USBH_LL_GetURBState>
 80099d6:	4603      	mov	r3, r0
 80099d8:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 80099da:	7d3b      	ldrb	r3, [r7, #20]
 80099dc:	2b01      	cmp	r3, #1
 80099de:	d12f      	bne.n	8009a40 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099e4:	693a      	ldr	r2, [r7, #16]
 80099e6:	8912      	ldrh	r2, [r2, #8]
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d910      	bls.n	8009a0e <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80099f2:	693a      	ldr	r2, [r7, #16]
 80099f4:	8912      	ldrh	r2, [r2, #8]
 80099f6:	441a      	add	r2, r3
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a02:	693a      	ldr	r2, [r7, #16]
 8009a04:	8912      	ldrh	r2, [r2, #8]
 8009a06:	1a9a      	subs	r2, r3, r2
 8009a08:	693b      	ldr	r3, [r7, #16]
 8009a0a:	65da      	str	r2, [r3, #92]	; 0x5c
 8009a0c:	e002      	b.n	8009a14 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	2200      	movs	r2, #0
 8009a12:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00c      	beq.n	8009a36 <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	891a      	ldrh	r2, [r3, #8]
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	795b      	ldrb	r3, [r3, #5]
 8009a2a:	2001      	movs	r0, #1
 8009a2c:	9000      	str	r0, [sp, #0]
 8009a2e:	6878      	ldr	r0, [r7, #4]
 8009a30:	f001 ff59 	bl	800b8e6 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 8009a34:	e0a8      	b.n	8009b88 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	2207      	movs	r2, #7
 8009a3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009a3e:	e0a3      	b.n	8009b88 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009a40:	7d3b      	ldrb	r3, [r7, #20]
 8009a42:	2b02      	cmp	r3, #2
 8009a44:	d104      	bne.n	8009a50 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	2205      	movs	r2, #5
 8009a4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009a4e:	e09b      	b.n	8009b88 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 8009a50:	7d3b      	ldrb	r3, [r7, #20]
 8009a52:	2b05      	cmp	r3, #5
 8009a54:	f040 8098 	bne.w	8009b88 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	220a      	movs	r2, #10
 8009a5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009a60:	e092      	b.n	8009b88 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	f103 0178 	add.w	r1, r3, #120	; 0x78
 8009a68:	693b      	ldr	r3, [r7, #16]
 8009a6a:	791b      	ldrb	r3, [r3, #4]
 8009a6c:	220d      	movs	r2, #13
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f001 ff5e 	bl	800b930 <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	2208      	movs	r2, #8
 8009a78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009a7c:	e08d      	b.n	8009b9a <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	791b      	ldrb	r3, [r3, #4]
 8009a82:	4619      	mov	r1, r3
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f005 fd4d 	bl	800f524 <USBH_LL_GetURBState>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 8009a8e:	7d3b      	ldrb	r3, [r7, #20]
 8009a90:	2b01      	cmp	r3, #1
 8009a92:	d115      	bne.n	8009ac0 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 f8a9 	bl	8009bfc <USBH_MSC_DecodeCSW>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 8009aae:	7d7b      	ldrb	r3, [r7, #21]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d102      	bne.n	8009aba <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 8009ab8:	e068      	b.n	8009b8c <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 8009aba:	2302      	movs	r3, #2
 8009abc:	75fb      	strb	r3, [r7, #23]
      break;
 8009abe:	e065      	b.n	8009b8c <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 8009ac0:	7d3b      	ldrb	r3, [r7, #20]
 8009ac2:	2b05      	cmp	r3, #5
 8009ac4:	d162      	bne.n	8009b8c <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	2209      	movs	r2, #9
 8009aca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009ace:	e05d      	b.n	8009b8c <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 8009ad0:	78fb      	ldrb	r3, [r7, #3]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	6878      	ldr	r0, [r7, #4]
 8009ad8:	f000 f864 	bl	8009ba4 <USBH_MSC_BOT_Abort>
 8009adc:	4603      	mov	r3, r0
 8009ade:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8009ae0:	7dbb      	ldrb	r3, [r7, #22]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d104      	bne.n	8009af0 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	2207      	movs	r2, #7
 8009aea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 8009aee:	e04f      	b.n	8009b90 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 8009af0:	7dbb      	ldrb	r3, [r7, #22]
 8009af2:	2b04      	cmp	r3, #4
 8009af4:	d14c      	bne.n	8009b90 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	220b      	movs	r2, #11
 8009afa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009afe:	e047      	b.n	8009b90 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 8009b00:	78fb      	ldrb	r3, [r7, #3]
 8009b02:	2201      	movs	r2, #1
 8009b04:	4619      	mov	r1, r3
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 f84c 	bl	8009ba4 <USBH_MSC_BOT_Abort>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8009b10:	7dbb      	ldrb	r3, [r7, #22]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d11d      	bne.n	8009b52 <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 8009b16:	693b      	ldr	r3, [r7, #16]
 8009b18:	795b      	ldrb	r3, [r3, #5]
 8009b1a:	4619      	mov	r1, r3
 8009b1c:	6878      	ldr	r0, [r7, #4]
 8009b1e:	f005 fd5b 	bl	800f5d8 <USBH_LL_GetToggle>
 8009b22:	4603      	mov	r3, r0
 8009b24:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	7959      	ldrb	r1, [r3, #5]
 8009b2a:	7bfb      	ldrb	r3, [r7, #15]
 8009b2c:	f1c3 0301 	rsb	r3, r3, #1
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	461a      	mov	r2, r3
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	f005 fd1f 	bl	800f578 <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8009b3a:	693b      	ldr	r3, [r7, #16]
 8009b3c:	791b      	ldrb	r3, [r3, #4]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	4619      	mov	r1, r3
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f005 fd18 	bl	800f578 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	2209      	movs	r2, #9
 8009b4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 8009b50:	e020      	b.n	8009b94 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 8009b52:	7dbb      	ldrb	r3, [r7, #22]
 8009b54:	2b04      	cmp	r3, #4
 8009b56:	d11d      	bne.n	8009b94 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	220b      	movs	r2, #11
 8009b5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009b60:	e018      	b.n	8009b94 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f7ff fdf2 	bl	800974c <USBH_MSC_BOT_REQ_Reset>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 8009b6c:	7dfb      	ldrb	r3, [r7, #23]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d112      	bne.n	8009b98 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	2201      	movs	r2, #1
 8009b76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 8009b7a:	e00d      	b.n	8009b98 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 8009b7c:	bf00      	nop
 8009b7e:	e00c      	b.n	8009b9a <USBH_MSC_BOT_Process+0x392>
      break;
 8009b80:	bf00      	nop
 8009b82:	e00a      	b.n	8009b9a <USBH_MSC_BOT_Process+0x392>
      break;
 8009b84:	bf00      	nop
 8009b86:	e008      	b.n	8009b9a <USBH_MSC_BOT_Process+0x392>
      break;
 8009b88:	bf00      	nop
 8009b8a:	e006      	b.n	8009b9a <USBH_MSC_BOT_Process+0x392>
      break;
 8009b8c:	bf00      	nop
 8009b8e:	e004      	b.n	8009b9a <USBH_MSC_BOT_Process+0x392>
      break;
 8009b90:	bf00      	nop
 8009b92:	e002      	b.n	8009b9a <USBH_MSC_BOT_Process+0x392>
      break;
 8009b94:	bf00      	nop
 8009b96:	e000      	b.n	8009b9a <USBH_MSC_BOT_Process+0x392>
      break;
 8009b98:	bf00      	nop
  }
  return status;
 8009b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3718      	adds	r7, #24
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	460b      	mov	r3, r1
 8009bae:	70fb      	strb	r3, [r7, #3]
 8009bb0:	4613      	mov	r3, r2
 8009bb2:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 8009bb4:	2302      	movs	r3, #2
 8009bb6:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009bbe:	69db      	ldr	r3, [r3, #28]
 8009bc0:	60bb      	str	r3, [r7, #8]

  switch (dir)
 8009bc2:	78bb      	ldrb	r3, [r7, #2]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d002      	beq.n	8009bce <USBH_MSC_BOT_Abort+0x2a>
 8009bc8:	2b01      	cmp	r3, #1
 8009bca:	d009      	beq.n	8009be0 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 8009bcc:	e011      	b.n	8009bf2 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	79db      	ldrb	r3, [r3, #7]
 8009bd2:	4619      	mov	r1, r3
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	f001 f9a8 	bl	800af2a <USBH_ClrFeature>
 8009bda:	4603      	mov	r3, r0
 8009bdc:	73fb      	strb	r3, [r7, #15]
      break;
 8009bde:	e008      	b.n	8009bf2 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	799b      	ldrb	r3, [r3, #6]
 8009be4:	4619      	mov	r1, r3
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f001 f99f 	bl	800af2a <USBH_ClrFeature>
 8009bec:	4603      	mov	r3, r0
 8009bee:	73fb      	strb	r3, [r7, #15]
      break;
 8009bf0:	bf00      	nop
  }
  return status;
 8009bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	3710      	adds	r7, #16
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}

08009bfc <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009c0a:	69db      	ldr	r3, [r3, #28]
 8009c0c:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 8009c0e:	2301      	movs	r3, #1
 8009c10:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	791b      	ldrb	r3, [r3, #4]
 8009c16:	4619      	mov	r1, r3
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f005 fbf1 	bl	800f400 <USBH_LL_GetLastXferSize>
 8009c1e:	4603      	mov	r3, r0
 8009c20:	2b0d      	cmp	r3, #13
 8009c22:	d002      	beq.n	8009c2a <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 8009c24:	2302      	movs	r3, #2
 8009c26:	73fb      	strb	r3, [r7, #15]
 8009c28:	e024      	b.n	8009c74 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009c2e:	4a14      	ldr	r2, [pc, #80]	; (8009c80 <USBH_MSC_DecodeCSW+0x84>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d11d      	bne.n	8009c70 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d119      	bne.n	8009c74 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d102      	bne.n	8009c50 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	73fb      	strb	r3, [r7, #15]
 8009c4e:	e011      	b.n	8009c74 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009c56:	2b01      	cmp	r3, #1
 8009c58:	d102      	bne.n	8009c60 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	73fb      	strb	r3, [r7, #15]
 8009c5e:	e009      	b.n	8009c74 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009c66:	2b02      	cmp	r3, #2
 8009c68:	d104      	bne.n	8009c74 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 8009c6a:	2302      	movs	r3, #2
 8009c6c:	73fb      	strb	r3, [r7, #15]
 8009c6e:	e001      	b.n	8009c74 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 8009c70:	2302      	movs	r3, #2
 8009c72:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 8009c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	3710      	adds	r7, #16
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}
 8009c7e:	bf00      	nop
 8009c80:	53425355 	.word	0x53425355

08009c84 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
 8009c8c:	460b      	mov	r3, r1
 8009c8e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8009c90:	2302      	movs	r3, #2
 8009c92:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009c9a:	69db      	ldr	r3, [r3, #28]
 8009c9c:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d002      	beq.n	8009cae <USBH_MSC_SCSI_TestUnitReady+0x2a>
 8009ca8:	2b02      	cmp	r3, #2
 8009caa:	d021      	beq.n	8009cf0 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8009cac:	e028      	b.n	8009d00 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	220a      	movs	r2, #10
 8009cc0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	3363      	adds	r3, #99	; 0x63
 8009cc8:	2210      	movs	r2, #16
 8009cca:	2100      	movs	r1, #0
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f005 fdc3 	bl	800f858 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 8009cd2:	68bb      	ldr	r3, [r7, #8]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	2201      	movs	r2, #1
 8009cde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	2202      	movs	r2, #2
 8009ce6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 8009cea:	2301      	movs	r3, #1
 8009cec:	73fb      	strb	r3, [r7, #15]
      break;
 8009cee:	e007      	b.n	8009d00 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009cf0:	78fb      	ldrb	r3, [r7, #3]
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f7ff fd87 	bl	8009808 <USBH_MSC_BOT_Process>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	73fb      	strb	r3, [r7, #15]
      break;
 8009cfe:	bf00      	nop
  }

  return error;
 8009d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3710      	adds	r7, #16
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}

08009d0a <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 8009d0a:	b580      	push	{r7, lr}
 8009d0c:	b086      	sub	sp, #24
 8009d0e:	af00      	add	r7, sp, #0
 8009d10:	60f8      	str	r0, [r7, #12]
 8009d12:	460b      	mov	r3, r1
 8009d14:	607a      	str	r2, [r7, #4]
 8009d16:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 8009d18:	2301      	movs	r3, #1
 8009d1a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d22:	69db      	ldr	r3, [r3, #28]
 8009d24:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009d2c:	2b01      	cmp	r3, #1
 8009d2e:	d002      	beq.n	8009d36 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 8009d30:	2b02      	cmp	r3, #2
 8009d32:	d027      	beq.n	8009d84 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 8009d34:	e05f      	b.n	8009df6 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	2208      	movs	r2, #8
 8009d3a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	2280      	movs	r2, #128	; 0x80
 8009d40:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	220a      	movs	r2, #10
 8009d48:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	3363      	adds	r3, #99	; 0x63
 8009d50:	2210      	movs	r2, #16
 8009d52:	2100      	movs	r1, #0
 8009d54:	4618      	mov	r0, r3
 8009d56:	f005 fd7f 	bl	800f858 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	2225      	movs	r2, #37	; 0x25
 8009d5e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	2201      	movs	r2, #1
 8009d66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	2202      	movs	r2, #2
 8009d6e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	f103 0210 	add.w	r2, r3, #16
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	75fb      	strb	r3, [r7, #23]
      break;
 8009d82:	e038      	b.n	8009df6 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009d84:	7afb      	ldrb	r3, [r7, #11]
 8009d86:	4619      	mov	r1, r3
 8009d88:	68f8      	ldr	r0, [r7, #12]
 8009d8a:	f7ff fd3d 	bl	8009808 <USBH_MSC_BOT_Process>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009d92:	7dfb      	ldrb	r3, [r7, #23]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d12d      	bne.n	8009df4 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d9e:	3303      	adds	r3, #3
 8009da0:	781b      	ldrb	r3, [r3, #0]
 8009da2:	461a      	mov	r2, r3
 8009da4:	693b      	ldr	r3, [r7, #16]
 8009da6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009daa:	3302      	adds	r3, #2
 8009dac:	781b      	ldrb	r3, [r3, #0]
 8009dae:	021b      	lsls	r3, r3, #8
 8009db0:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009db8:	3301      	adds	r3, #1
 8009dba:	781b      	ldrb	r3, [r3, #0]
 8009dbc:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009dbe:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009dc6:	781b      	ldrb	r3, [r3, #0]
 8009dc8:	061b      	lsls	r3, r3, #24
 8009dca:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 8009dd0:	693b      	ldr	r3, [r7, #16]
 8009dd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009dd6:	3307      	adds	r3, #7
 8009dd8:	781b      	ldrb	r3, [r3, #0]
 8009dda:	b29a      	uxth	r2, r3
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009de2:	3306      	adds	r3, #6
 8009de4:	781b      	ldrb	r3, [r3, #0]
 8009de6:	b29b      	uxth	r3, r3
 8009de8:	021b      	lsls	r3, r3, #8
 8009dea:	b29b      	uxth	r3, r3
 8009dec:	4313      	orrs	r3, r2
 8009dee:	b29a      	uxth	r2, r3
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	809a      	strh	r2, [r3, #4]
      break;
 8009df4:	bf00      	nop
  }

  return error;
 8009df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3718      	adds	r7, #24
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b086      	sub	sp, #24
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	60f8      	str	r0, [r7, #12]
 8009e08:	460b      	mov	r3, r1
 8009e0a:	607a      	str	r2, [r7, #4]
 8009e0c:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 8009e0e:	2302      	movs	r3, #2
 8009e10:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e18:	69db      	ldr	r3, [r3, #28]
 8009e1a:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d002      	beq.n	8009e2c <USBH_MSC_SCSI_Inquiry+0x2c>
 8009e26:	2b02      	cmp	r3, #2
 8009e28:	d03d      	beq.n	8009ea6 <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 8009e2a:	e089      	b.n	8009f40 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	2224      	movs	r2, #36	; 0x24
 8009e30:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	2280      	movs	r2, #128	; 0x80
 8009e36:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009e3a:	693b      	ldr	r3, [r7, #16]
 8009e3c:	220a      	movs	r2, #10
 8009e3e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	3363      	adds	r3, #99	; 0x63
 8009e46:	220a      	movs	r2, #10
 8009e48:	2100      	movs	r1, #0
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f005 fd04 	bl	800f858 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 8009e50:	693b      	ldr	r3, [r7, #16]
 8009e52:	2212      	movs	r2, #18
 8009e54:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8009e58:	7afb      	ldrb	r3, [r7, #11]
 8009e5a:	015b      	lsls	r3, r3, #5
 8009e5c:	b2da      	uxtb	r2, r3
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	2200      	movs	r2, #0
 8009e68:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8009e6c:	693b      	ldr	r3, [r7, #16]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 8009e74:	693b      	ldr	r3, [r7, #16]
 8009e76:	2224      	movs	r2, #36	; 0x24
 8009e78:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	2202      	movs	r2, #2
 8009e90:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	f103 0210 	add.w	r2, r3, #16
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	75fb      	strb	r3, [r7, #23]
      break;
 8009ea4:	e04c      	b.n	8009f40 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009ea6:	7afb      	ldrb	r3, [r7, #11]
 8009ea8:	4619      	mov	r1, r3
 8009eaa:	68f8      	ldr	r0, [r7, #12]
 8009eac:	f7ff fcac 	bl	8009808 <USBH_MSC_BOT_Process>
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009eb4:	7dfb      	ldrb	r3, [r7, #23]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d141      	bne.n	8009f3e <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 8009eba:	2222      	movs	r2, #34	; 0x22
 8009ebc:	2100      	movs	r1, #0
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f005 fcca 	bl	800f858 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	f003 031f 	and.w	r3, r3, #31
 8009ed0:	b2da      	uxtb	r2, r3
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009edc:	781b      	ldrb	r3, [r3, #0]
 8009ede:	095b      	lsrs	r3, r3, #5
 8009ee0:	b2da      	uxtb	r2, r3
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009eec:	3301      	adds	r3, #1
 8009eee:	781b      	ldrb	r3, [r3, #0]
 8009ef0:	b25b      	sxtb	r3, r3
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	da03      	bge.n	8009efe <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2201      	movs	r2, #1
 8009efa:	709a      	strb	r2, [r3, #2]
 8009efc:	e002      	b.n	8009f04 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2200      	movs	r2, #0
 8009f02:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	1cd8      	adds	r0, r3, #3
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009f0e:	3308      	adds	r3, #8
 8009f10:	2208      	movs	r2, #8
 8009f12:	4619      	mov	r1, r3
 8009f14:	f005 fd0e 	bl	800f934 <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f103 000c 	add.w	r0, r3, #12
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009f24:	3310      	adds	r3, #16
 8009f26:	2210      	movs	r2, #16
 8009f28:	4619      	mov	r1, r3
 8009f2a:	f005 fd03 	bl	800f934 <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	331d      	adds	r3, #29
 8009f32:	693a      	ldr	r2, [r7, #16]
 8009f34:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8009f38:	3220      	adds	r2, #32
 8009f3a:	6812      	ldr	r2, [r2, #0]
 8009f3c:	601a      	str	r2, [r3, #0]
      break;
 8009f3e:	bf00      	nop
  }

  return error;
 8009f40:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3718      	adds	r7, #24
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}

08009f4a <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 8009f4a:	b580      	push	{r7, lr}
 8009f4c:	b086      	sub	sp, #24
 8009f4e:	af00      	add	r7, sp, #0
 8009f50:	60f8      	str	r0, [r7, #12]
 8009f52:	460b      	mov	r3, r1
 8009f54:	607a      	str	r2, [r7, #4]
 8009f56:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8009f58:	2302      	movs	r3, #2
 8009f5a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009f62:	69db      	ldr	r3, [r3, #28]
 8009f64:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d002      	beq.n	8009f76 <USBH_MSC_SCSI_RequestSense+0x2c>
 8009f70:	2b02      	cmp	r3, #2
 8009f72:	d03d      	beq.n	8009ff0 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 8009f74:	e05d      	b.n	800a032 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	220e      	movs	r2, #14
 8009f7a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	2280      	movs	r2, #128	; 0x80
 8009f80:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8009f84:	693b      	ldr	r3, [r7, #16]
 8009f86:	220a      	movs	r2, #10
 8009f88:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8009f8c:	693b      	ldr	r3, [r7, #16]
 8009f8e:	3363      	adds	r3, #99	; 0x63
 8009f90:	2210      	movs	r2, #16
 8009f92:	2100      	movs	r1, #0
 8009f94:	4618      	mov	r0, r3
 8009f96:	f005 fc5f 	bl	800f858 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	2203      	movs	r2, #3
 8009f9e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8009fa2:	7afb      	ldrb	r3, [r7, #11]
 8009fa4:	015b      	lsls	r3, r3, #5
 8009fa6:	b2da      	uxtb	r2, r3
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8009fb6:	693b      	ldr	r3, [r7, #16]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 8009fbe:	693b      	ldr	r3, [r7, #16]
 8009fc0:	220e      	movs	r2, #14
 8009fc2:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8009fd6:	693b      	ldr	r3, [r7, #16]
 8009fd8:	2202      	movs	r2, #2
 8009fda:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8009fde:	693b      	ldr	r3, [r7, #16]
 8009fe0:	f103 0210 	add.w	r2, r3, #16
 8009fe4:	693b      	ldr	r3, [r7, #16]
 8009fe6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8009fea:	2301      	movs	r3, #1
 8009fec:	75fb      	strb	r3, [r7, #23]
      break;
 8009fee:	e020      	b.n	800a032 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 8009ff0:	7afb      	ldrb	r3, [r7, #11]
 8009ff2:	4619      	mov	r1, r3
 8009ff4:	68f8      	ldr	r0, [r7, #12]
 8009ff6:	f7ff fc07 	bl	8009808 <USBH_MSC_BOT_Process>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8009ffe:	7dfb      	ldrb	r3, [r7, #23]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d115      	bne.n	800a030 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800a004:	693b      	ldr	r3, [r7, #16]
 800a006:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a00a:	3302      	adds	r3, #2
 800a00c:	781b      	ldrb	r3, [r3, #0]
 800a00e:	f003 030f 	and.w	r3, r3, #15
 800a012:	b2da      	uxtb	r2, r3
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a01e:	7b1a      	ldrb	r2, [r3, #12]
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a02a:	7b5a      	ldrb	r2, [r3, #13]
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	709a      	strb	r2, [r3, #2]
      break;
 800a030:	bf00      	nop
  }

  return error;
 800a032:	7dfb      	ldrb	r3, [r7, #23]
}
 800a034:	4618      	mov	r0, r3
 800a036:	3718      	adds	r7, #24
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b086      	sub	sp, #24
 800a040:	af00      	add	r7, sp, #0
 800a042:	60f8      	str	r0, [r7, #12]
 800a044:	607a      	str	r2, [r7, #4]
 800a046:	603b      	str	r3, [r7, #0]
 800a048:	460b      	mov	r3, r1
 800a04a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800a04c:	2302      	movs	r3, #2
 800a04e:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a056:	69db      	ldr	r3, [r3, #28]
 800a058:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a05a:	693b      	ldr	r3, [r7, #16]
 800a05c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a060:	2b01      	cmp	r3, #1
 800a062:	d002      	beq.n	800a06a <USBH_MSC_SCSI_Write+0x2e>
 800a064:	2b02      	cmp	r3, #2
 800a066:	d047      	beq.n	800a0f8 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800a068:	e04e      	b.n	800a108 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800a070:	461a      	mov	r2, r3
 800a072:	6a3b      	ldr	r3, [r7, #32]
 800a074:	fb03 f202 	mul.w	r2, r3, r2
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	2200      	movs	r2, #0
 800a080:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	220a      	movs	r2, #10
 800a088:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a08c:	693b      	ldr	r3, [r7, #16]
 800a08e:	3363      	adds	r3, #99	; 0x63
 800a090:	2210      	movs	r2, #16
 800a092:	2100      	movs	r1, #0
 800a094:	4618      	mov	r0, r3
 800a096:	f005 fbdf 	bl	800f858 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	222a      	movs	r2, #42	; 0x2a
 800a09e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800a0a2:	79fa      	ldrb	r2, [r7, #7]
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800a0aa:	79ba      	ldrb	r2, [r7, #6]
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800a0b2:	797a      	ldrb	r2, [r7, #5]
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800a0ba:	1d3b      	adds	r3, r7, #4
 800a0bc:	781a      	ldrb	r2, [r3, #0]
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800a0c4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800a0ce:	f107 0320 	add.w	r3, r7, #32
 800a0d2:	781a      	ldrb	r2, [r3, #0]
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	2201      	movs	r2, #1
 800a0de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	2202      	movs	r2, #2
 800a0e6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800a0ea:	693b      	ldr	r3, [r7, #16]
 800a0ec:	683a      	ldr	r2, [r7, #0]
 800a0ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	75fb      	strb	r3, [r7, #23]
      break;
 800a0f6:	e007      	b.n	800a108 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a0f8:	7afb      	ldrb	r3, [r7, #11]
 800a0fa:	4619      	mov	r1, r3
 800a0fc:	68f8      	ldr	r0, [r7, #12]
 800a0fe:	f7ff fb83 	bl	8009808 <USBH_MSC_BOT_Process>
 800a102:	4603      	mov	r3, r0
 800a104:	75fb      	strb	r3, [r7, #23]
      break;
 800a106:	bf00      	nop
  }

  return error;
 800a108:	7dfb      	ldrb	r3, [r7, #23]
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3718      	adds	r7, #24
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}

0800a112 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800a112:	b580      	push	{r7, lr}
 800a114:	b086      	sub	sp, #24
 800a116:	af00      	add	r7, sp, #0
 800a118:	60f8      	str	r0, [r7, #12]
 800a11a:	607a      	str	r2, [r7, #4]
 800a11c:	603b      	str	r3, [r7, #0]
 800a11e:	460b      	mov	r3, r1
 800a120:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800a122:	2302      	movs	r3, #2
 800a124:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a12c:	69db      	ldr	r3, [r3, #28]
 800a12e:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a136:	2b01      	cmp	r3, #1
 800a138:	d002      	beq.n	800a140 <USBH_MSC_SCSI_Read+0x2e>
 800a13a:	2b02      	cmp	r3, #2
 800a13c:	d047      	beq.n	800a1ce <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800a13e:	e04e      	b.n	800a1de <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800a140:	693b      	ldr	r3, [r7, #16]
 800a142:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800a146:	461a      	mov	r2, r3
 800a148:	6a3b      	ldr	r3, [r7, #32]
 800a14a:	fb03 f202 	mul.w	r2, r3, r2
 800a14e:	693b      	ldr	r3, [r7, #16]
 800a150:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	2280      	movs	r2, #128	; 0x80
 800a156:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	220a      	movs	r2, #10
 800a15e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	3363      	adds	r3, #99	; 0x63
 800a166:	2210      	movs	r2, #16
 800a168:	2100      	movs	r1, #0
 800a16a:	4618      	mov	r0, r3
 800a16c:	f005 fb74 	bl	800f858 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	2228      	movs	r2, #40	; 0x28
 800a174:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800a178:	79fa      	ldrb	r2, [r7, #7]
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800a180:	79ba      	ldrb	r2, [r7, #6]
 800a182:	693b      	ldr	r3, [r7, #16]
 800a184:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800a188:	797a      	ldrb	r2, [r7, #5]
 800a18a:	693b      	ldr	r3, [r7, #16]
 800a18c:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800a190:	1d3b      	adds	r3, r7, #4
 800a192:	781a      	ldrb	r2, [r3, #0]
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800a19a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800a1a4:	f107 0320 	add.w	r3, r7, #32
 800a1a8:	781a      	ldrb	r2, [r3, #0]
 800a1aa:	693b      	ldr	r3, [r7, #16]
 800a1ac:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	2202      	movs	r2, #2
 800a1bc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	683a      	ldr	r2, [r7, #0]
 800a1c4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	75fb      	strb	r3, [r7, #23]
      break;
 800a1cc:	e007      	b.n	800a1de <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a1ce:	7afb      	ldrb	r3, [r7, #11]
 800a1d0:	4619      	mov	r1, r3
 800a1d2:	68f8      	ldr	r0, [r7, #12]
 800a1d4:	f7ff fb18 	bl	8009808 <USBH_MSC_BOT_Process>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	75fb      	strb	r3, [r7, #23]
      break;
 800a1dc:	bf00      	nop
  }

  return error;
 800a1de:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3718      	adds	r7, #24
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}

0800a1e8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b084      	sub	sp, #16
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	60f8      	str	r0, [r7, #12]
 800a1f0:	60b9      	str	r1, [r7, #8]
 800a1f2:	4613      	mov	r3, r2
 800a1f4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d101      	bne.n	800a200 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800a1fc:	2302      	movs	r3, #2
 800a1fe:	e029      	b.n	800a254 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	79fa      	ldrb	r2, [r7, #7]
 800a204:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2200      	movs	r2, #0
 800a20c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	2200      	movs	r2, #0
 800a214:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800a218:	68f8      	ldr	r0, [r7, #12]
 800a21a:	f000 f81f 	bl	800a25c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	2200      	movs	r2, #0
 800a222:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	2200      	movs	r2, #0
 800a22a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	2200      	movs	r2, #0
 800a232:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	2200      	movs	r2, #0
 800a23a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d003      	beq.n	800a24c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	68ba      	ldr	r2, [r7, #8]
 800a248:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800a24c:	68f8      	ldr	r0, [r7, #12]
 800a24e:	f005 f823 	bl	800f298 <USBH_LL_Init>

  return USBH_OK;
 800a252:	2300      	movs	r3, #0
}
 800a254:	4618      	mov	r0, r3
 800a256:	3710      	adds	r7, #16
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800a25c:	b480      	push	{r7}
 800a25e:	b085      	sub	sp, #20
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800a264:	2300      	movs	r3, #0
 800a266:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a268:	2300      	movs	r3, #0
 800a26a:	60fb      	str	r3, [r7, #12]
 800a26c:	e009      	b.n	800a282 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800a26e:	687a      	ldr	r2, [r7, #4]
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	33e0      	adds	r3, #224	; 0xe0
 800a274:	009b      	lsls	r3, r3, #2
 800a276:	4413      	add	r3, r2
 800a278:	2200      	movs	r2, #0
 800a27a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	3301      	adds	r3, #1
 800a280:	60fb      	str	r3, [r7, #12]
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	2b0f      	cmp	r3, #15
 800a286:	d9f2      	bls.n	800a26e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a288:	2300      	movs	r3, #0
 800a28a:	60fb      	str	r3, [r7, #12]
 800a28c:	e009      	b.n	800a2a2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800a28e:	687a      	ldr	r2, [r7, #4]
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	4413      	add	r3, r2
 800a294:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a298:	2200      	movs	r2, #0
 800a29a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	3301      	adds	r3, #1
 800a2a0:	60fb      	str	r3, [r7, #12]
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2a8:	d3f1      	bcc.n	800a28e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2200      	movs	r2, #0
 800a2c0:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2201      	movs	r2, #1
 800a2c8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2240      	movs	r2, #64	; 0x40
 800a2ce:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2201      	movs	r2, #1
 800a2e2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800a2f6:	2300      	movs	r3, #0
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3714      	adds	r7, #20
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr

0800a304 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800a304:	b480      	push	{r7}
 800a306:	b085      	sub	sp, #20
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800a30e:	2300      	movs	r3, #0
 800a310:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d016      	beq.n	800a346 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d10e      	bne.n	800a340 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a328:	1c59      	adds	r1, r3, #1
 800a32a:	687a      	ldr	r2, [r7, #4]
 800a32c:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	33de      	adds	r3, #222	; 0xde
 800a334:	6839      	ldr	r1, [r7, #0]
 800a336:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800a33a:	2300      	movs	r3, #0
 800a33c:	73fb      	strb	r3, [r7, #15]
 800a33e:	e004      	b.n	800a34a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800a340:	2302      	movs	r3, #2
 800a342:	73fb      	strb	r3, [r7, #15]
 800a344:	e001      	b.n	800a34a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800a346:	2302      	movs	r3, #2
 800a348:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a34a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3714      	adds	r7, #20
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr

0800a358 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800a358:	b480      	push	{r7}
 800a35a:	b085      	sub	sp, #20
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
 800a360:	460b      	mov	r3, r1
 800a362:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800a364:	2300      	movs	r3, #0
 800a366:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800a36e:	78fa      	ldrb	r2, [r7, #3]
 800a370:	429a      	cmp	r2, r3
 800a372:	d204      	bcs.n	800a37e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	78fa      	ldrb	r2, [r7, #3]
 800a378:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800a37c:	e001      	b.n	800a382 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800a37e:	2302      	movs	r3, #2
 800a380:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a382:	7bfb      	ldrb	r3, [r7, #15]
}
 800a384:	4618      	mov	r0, r3
 800a386:	3714      	adds	r7, #20
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr

0800a390 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800a390:	b480      	push	{r7}
 800a392:	b087      	sub	sp, #28
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	4608      	mov	r0, r1
 800a39a:	4611      	mov	r1, r2
 800a39c:	461a      	mov	r2, r3
 800a39e:	4603      	mov	r3, r0
 800a3a0:	70fb      	strb	r3, [r7, #3]
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	70bb      	strb	r3, [r7, #2]
 800a3a6:	4613      	mov	r3, r2
 800a3a8:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a3b8:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a3ba:	e025      	b.n	800a408 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800a3bc:	7dfb      	ldrb	r3, [r7, #23]
 800a3be:	221a      	movs	r2, #26
 800a3c0:	fb02 f303 	mul.w	r3, r2, r3
 800a3c4:	3308      	adds	r3, #8
 800a3c6:	68fa      	ldr	r2, [r7, #12]
 800a3c8:	4413      	add	r3, r2
 800a3ca:	3302      	adds	r3, #2
 800a3cc:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	795b      	ldrb	r3, [r3, #5]
 800a3d2:	78fa      	ldrb	r2, [r7, #3]
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	d002      	beq.n	800a3de <USBH_FindInterface+0x4e>
 800a3d8:	78fb      	ldrb	r3, [r7, #3]
 800a3da:	2bff      	cmp	r3, #255	; 0xff
 800a3dc:	d111      	bne.n	800a402 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a3de:	693b      	ldr	r3, [r7, #16]
 800a3e0:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a3e2:	78ba      	ldrb	r2, [r7, #2]
 800a3e4:	429a      	cmp	r2, r3
 800a3e6:	d002      	beq.n	800a3ee <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a3e8:	78bb      	ldrb	r3, [r7, #2]
 800a3ea:	2bff      	cmp	r3, #255	; 0xff
 800a3ec:	d109      	bne.n	800a402 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a3f2:	787a      	ldrb	r2, [r7, #1]
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d002      	beq.n	800a3fe <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a3f8:	787b      	ldrb	r3, [r7, #1]
 800a3fa:	2bff      	cmp	r3, #255	; 0xff
 800a3fc:	d101      	bne.n	800a402 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800a3fe:	7dfb      	ldrb	r3, [r7, #23]
 800a400:	e006      	b.n	800a410 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800a402:	7dfb      	ldrb	r3, [r7, #23]
 800a404:	3301      	adds	r3, #1
 800a406:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a408:	7dfb      	ldrb	r3, [r7, #23]
 800a40a:	2b01      	cmp	r3, #1
 800a40c:	d9d6      	bls.n	800a3bc <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800a40e:	23ff      	movs	r3, #255	; 0xff
}
 800a410:	4618      	mov	r0, r3
 800a412:	371c      	adds	r7, #28
 800a414:	46bd      	mov	sp, r7
 800a416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41a:	4770      	bx	lr

0800a41c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b082      	sub	sp, #8
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f004 ff73 	bl	800f310 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800a42a:	2101      	movs	r1, #1
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f005 f88c 	bl	800f54a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800a432:	2300      	movs	r3, #0
}
 800a434:	4618      	mov	r0, r3
 800a436:	3708      	adds	r7, #8
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}

0800a43c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b088      	sub	sp, #32
 800a440:	af04      	add	r7, sp, #16
 800a442:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800a444:	2302      	movs	r3, #2
 800a446:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800a448:	2300      	movs	r3, #0
 800a44a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800a452:	b2db      	uxtb	r3, r3
 800a454:	2b01      	cmp	r3, #1
 800a456:	d102      	bne.n	800a45e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2203      	movs	r2, #3
 800a45c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	b2db      	uxtb	r3, r3
 800a464:	2b0b      	cmp	r3, #11
 800a466:	f200 81be 	bhi.w	800a7e6 <USBH_Process+0x3aa>
 800a46a:	a201      	add	r2, pc, #4	; (adr r2, 800a470 <USBH_Process+0x34>)
 800a46c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a470:	0800a4a1 	.word	0x0800a4a1
 800a474:	0800a4d3 	.word	0x0800a4d3
 800a478:	0800a53b 	.word	0x0800a53b
 800a47c:	0800a781 	.word	0x0800a781
 800a480:	0800a7e7 	.word	0x0800a7e7
 800a484:	0800a5df 	.word	0x0800a5df
 800a488:	0800a727 	.word	0x0800a727
 800a48c:	0800a615 	.word	0x0800a615
 800a490:	0800a635 	.word	0x0800a635
 800a494:	0800a655 	.word	0x0800a655
 800a498:	0800a699 	.word	0x0800a699
 800a49c:	0800a769 	.word	0x0800a769
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a4a6:	b2db      	uxtb	r3, r3
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	f000 819e 	beq.w	800a7ea <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2201      	movs	r2, #1
 800a4b2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800a4b4:	20c8      	movs	r0, #200	; 0xc8
 800a4b6:	f005 f8bf 	bl	800f638 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f004 ff85 	bl	800f3ca <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a4d0:	e18b      	b.n	800a7ea <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800a4d8:	2b01      	cmp	r3, #1
 800a4da:	d107      	bne.n	800a4ec <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2202      	movs	r2, #2
 800a4e8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a4ea:	e18d      	b.n	800a808 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a4f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a4f6:	d914      	bls.n	800a522 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800a4fe:	3301      	adds	r3, #1
 800a500:	b2da      	uxtb	r2, r3
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800a50e:	2b03      	cmp	r3, #3
 800a510:	d903      	bls.n	800a51a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	220d      	movs	r2, #13
 800a516:	701a      	strb	r2, [r3, #0]
      break;
 800a518:	e176      	b.n	800a808 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2200      	movs	r2, #0
 800a51e:	701a      	strb	r2, [r3, #0]
      break;
 800a520:	e172      	b.n	800a808 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a528:	f103 020a 	add.w	r2, r3, #10
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800a532:	200a      	movs	r0, #10
 800a534:	f005 f880 	bl	800f638 <USBH_Delay>
      break;
 800a538:	e166      	b.n	800a808 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a540:	2b00      	cmp	r3, #0
 800a542:	d005      	beq.n	800a550 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a54a:	2104      	movs	r1, #4
 800a54c:	6878      	ldr	r0, [r7, #4]
 800a54e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800a550:	2064      	movs	r0, #100	; 0x64
 800a552:	f005 f871 	bl	800f638 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f004 ff10 	bl	800f37c <USBH_LL_GetSpeed>
 800a55c:	4603      	mov	r3, r0
 800a55e:	461a      	mov	r2, r3
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2205      	movs	r2, #5
 800a56a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800a56c:	2100      	movs	r1, #0
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f001 fa2b 	bl	800b9ca <USBH_AllocPipe>
 800a574:	4603      	mov	r3, r0
 800a576:	461a      	mov	r2, r3
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800a57c:	2180      	movs	r1, #128	; 0x80
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f001 fa23 	bl	800b9ca <USBH_AllocPipe>
 800a584:	4603      	mov	r3, r0
 800a586:	461a      	mov	r2, r3
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	7919      	ldrb	r1, [r3, #4]
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a5a0:	b292      	uxth	r2, r2
 800a5a2:	9202      	str	r2, [sp, #8]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	9201      	str	r2, [sp, #4]
 800a5a8:	9300      	str	r3, [sp, #0]
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	2280      	movs	r2, #128	; 0x80
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f001 f9dc 	bl	800b96c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	7959      	ldrb	r1, [r3, #5]
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a5c4:	687a      	ldr	r2, [r7, #4]
 800a5c6:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a5c8:	b292      	uxth	r2, r2
 800a5ca:	9202      	str	r2, [sp, #8]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	9201      	str	r2, [sp, #4]
 800a5d0:	9300      	str	r3, [sp, #0]
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f001 f9c8 	bl	800b96c <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a5dc:	e114      	b.n	800a808 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800a5de:	6878      	ldr	r0, [r7, #4]
 800a5e0:	f000 f918 	bl	800a814 <USBH_HandleEnum>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800a5e8:	7bbb      	ldrb	r3, [r7, #14]
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	f040 80fe 	bne.w	800a7ee <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800a600:	2b01      	cmp	r3, #1
 800a602:	d103      	bne.n	800a60c <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2208      	movs	r2, #8
 800a608:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a60a:	e0f0      	b.n	800a7ee <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2207      	movs	r2, #7
 800a610:	701a      	strb	r2, [r3, #0]
      break;
 800a612:	e0ec      	b.n	800a7ee <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	f000 80e9 	beq.w	800a7f2 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a626:	2101      	movs	r1, #1
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2208      	movs	r2, #8
 800a630:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800a632:	e0de      	b.n	800a7f2 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800a63a:	b29b      	uxth	r3, r3
 800a63c:	4619      	mov	r1, r3
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f000 fc2c 	bl	800ae9c <USBH_SetCfg>
 800a644:	4603      	mov	r3, r0
 800a646:	2b00      	cmp	r3, #0
 800a648:	f040 80d5 	bne.w	800a7f6 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2209      	movs	r2, #9
 800a650:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a652:	e0d0      	b.n	800a7f6 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800a65a:	f003 0320 	and.w	r3, r3, #32
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d016      	beq.n	800a690 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800a662:	2101      	movs	r1, #1
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f000 fc3c 	bl	800aee2 <USBH_SetFeature>
 800a66a:	4603      	mov	r3, r0
 800a66c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a66e:	7bbb      	ldrb	r3, [r7, #14]
 800a670:	b2db      	uxtb	r3, r3
 800a672:	2b00      	cmp	r3, #0
 800a674:	d103      	bne.n	800a67e <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	220a      	movs	r2, #10
 800a67a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a67c:	e0bd      	b.n	800a7fa <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800a67e:	7bbb      	ldrb	r3, [r7, #14]
 800a680:	b2db      	uxtb	r3, r3
 800a682:	2b03      	cmp	r3, #3
 800a684:	f040 80b9 	bne.w	800a7fa <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	220a      	movs	r2, #10
 800a68c:	701a      	strb	r2, [r3, #0]
      break;
 800a68e:	e0b4      	b.n	800a7fa <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	220a      	movs	r2, #10
 800a694:	701a      	strb	r2, [r3, #0]
      break;
 800a696:	e0b0      	b.n	800a7fa <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	f000 80ad 	beq.w	800a7fe <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	73fb      	strb	r3, [r7, #15]
 800a6b0:	e016      	b.n	800a6e0 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a6b2:	7bfa      	ldrb	r2, [r7, #15]
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	32de      	adds	r2, #222	; 0xde
 800a6b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6bc:	791a      	ldrb	r2, [r3, #4]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	d108      	bne.n	800a6da <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800a6c8:	7bfa      	ldrb	r2, [r7, #15]
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	32de      	adds	r2, #222	; 0xde
 800a6ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800a6d8:	e005      	b.n	800a6e6 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a6da:	7bfb      	ldrb	r3, [r7, #15]
 800a6dc:	3301      	adds	r3, #1
 800a6de:	73fb      	strb	r3, [r7, #15]
 800a6e0:	7bfb      	ldrb	r3, [r7, #15]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d0e5      	beq.n	800a6b2 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d016      	beq.n	800a71e <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a6f6:	689b      	ldr	r3, [r3, #8]
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	4798      	blx	r3
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d109      	bne.n	800a716 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2206      	movs	r2, #6
 800a706:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a70e:	2103      	movs	r1, #3
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a714:	e073      	b.n	800a7fe <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	220d      	movs	r2, #13
 800a71a:	701a      	strb	r2, [r3, #0]
      break;
 800a71c:	e06f      	b.n	800a7fe <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	220d      	movs	r2, #13
 800a722:	701a      	strb	r2, [r3, #0]
      break;
 800a724:	e06b      	b.n	800a7fe <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d017      	beq.n	800a760 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a736:	691b      	ldr	r3, [r3, #16]
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	4798      	blx	r3
 800a73c:	4603      	mov	r3, r0
 800a73e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a740:	7bbb      	ldrb	r3, [r7, #14]
 800a742:	b2db      	uxtb	r3, r3
 800a744:	2b00      	cmp	r3, #0
 800a746:	d103      	bne.n	800a750 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	220b      	movs	r2, #11
 800a74c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a74e:	e058      	b.n	800a802 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800a750:	7bbb      	ldrb	r3, [r7, #14]
 800a752:	b2db      	uxtb	r3, r3
 800a754:	2b02      	cmp	r3, #2
 800a756:	d154      	bne.n	800a802 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	220d      	movs	r2, #13
 800a75c:	701a      	strb	r2, [r3, #0]
      break;
 800a75e:	e050      	b.n	800a802 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	220d      	movs	r2, #13
 800a764:	701a      	strb	r2, [r3, #0]
      break;
 800a766:	e04c      	b.n	800a802 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d049      	beq.n	800a806 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a778:	695b      	ldr	r3, [r3, #20]
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	4798      	blx	r3
      }
      break;
 800a77e:	e042      	b.n	800a806 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2200      	movs	r2, #0
 800a784:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f7ff fd67 	bl	800a25c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a794:	2b00      	cmp	r3, #0
 800a796:	d009      	beq.n	800a7ac <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a79e:	68db      	ldr	r3, [r3, #12]
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d005      	beq.n	800a7c2 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a7bc:	2105      	movs	r1, #5
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800a7c8:	b2db      	uxtb	r3, r3
 800a7ca:	2b01      	cmp	r3, #1
 800a7cc:	d107      	bne.n	800a7de <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f7ff fe20 	bl	800a41c <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a7dc:	e014      	b.n	800a808 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f004 fd96 	bl	800f310 <USBH_LL_Start>
      break;
 800a7e4:	e010      	b.n	800a808 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800a7e6:	bf00      	nop
 800a7e8:	e00e      	b.n	800a808 <USBH_Process+0x3cc>
      break;
 800a7ea:	bf00      	nop
 800a7ec:	e00c      	b.n	800a808 <USBH_Process+0x3cc>
      break;
 800a7ee:	bf00      	nop
 800a7f0:	e00a      	b.n	800a808 <USBH_Process+0x3cc>
    break;
 800a7f2:	bf00      	nop
 800a7f4:	e008      	b.n	800a808 <USBH_Process+0x3cc>
      break;
 800a7f6:	bf00      	nop
 800a7f8:	e006      	b.n	800a808 <USBH_Process+0x3cc>
      break;
 800a7fa:	bf00      	nop
 800a7fc:	e004      	b.n	800a808 <USBH_Process+0x3cc>
      break;
 800a7fe:	bf00      	nop
 800a800:	e002      	b.n	800a808 <USBH_Process+0x3cc>
      break;
 800a802:	bf00      	nop
 800a804:	e000      	b.n	800a808 <USBH_Process+0x3cc>
      break;
 800a806:	bf00      	nop
  }
  return USBH_OK;
 800a808:	2300      	movs	r3, #0
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	3710      	adds	r7, #16
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}
 800a812:	bf00      	nop

0800a814 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b088      	sub	sp, #32
 800a818:	af04      	add	r7, sp, #16
 800a81a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a81c:	2301      	movs	r3, #1
 800a81e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a820:	2301      	movs	r3, #1
 800a822:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	785b      	ldrb	r3, [r3, #1]
 800a828:	2b07      	cmp	r3, #7
 800a82a:	f200 81c1 	bhi.w	800abb0 <USBH_HandleEnum+0x39c>
 800a82e:	a201      	add	r2, pc, #4	; (adr r2, 800a834 <USBH_HandleEnum+0x20>)
 800a830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a834:	0800a855 	.word	0x0800a855
 800a838:	0800a913 	.word	0x0800a913
 800a83c:	0800a97d 	.word	0x0800a97d
 800a840:	0800aa0b 	.word	0x0800aa0b
 800a844:	0800aa75 	.word	0x0800aa75
 800a848:	0800aae5 	.word	0x0800aae5
 800a84c:	0800ab2b 	.word	0x0800ab2b
 800a850:	0800ab71 	.word	0x0800ab71
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a854:	2108      	movs	r1, #8
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f000 fa50 	bl	800acfc <USBH_Get_DevDesc>
 800a85c:	4603      	mov	r3, r0
 800a85e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a860:	7bbb      	ldrb	r3, [r7, #14]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d130      	bne.n	800a8c8 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2201      	movs	r2, #1
 800a874:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	7919      	ldrb	r1, [r3, #4]
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a886:	687a      	ldr	r2, [r7, #4]
 800a888:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a88a:	b292      	uxth	r2, r2
 800a88c:	9202      	str	r2, [sp, #8]
 800a88e:	2200      	movs	r2, #0
 800a890:	9201      	str	r2, [sp, #4]
 800a892:	9300      	str	r3, [sp, #0]
 800a894:	4603      	mov	r3, r0
 800a896:	2280      	movs	r2, #128	; 0x80
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f001 f867 	bl	800b96c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	7959      	ldrb	r1, [r3, #5]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a8ae:	687a      	ldr	r2, [r7, #4]
 800a8b0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a8b2:	b292      	uxth	r2, r2
 800a8b4:	9202      	str	r2, [sp, #8]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	9201      	str	r2, [sp, #4]
 800a8ba:	9300      	str	r3, [sp, #0]
 800a8bc:	4603      	mov	r3, r0
 800a8be:	2200      	movs	r2, #0
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f001 f853 	bl	800b96c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a8c6:	e175      	b.n	800abb4 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a8c8:	7bbb      	ldrb	r3, [r7, #14]
 800a8ca:	2b03      	cmp	r3, #3
 800a8cc:	f040 8172 	bne.w	800abb4 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	b2da      	uxtb	r2, r3
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a8e6:	2b03      	cmp	r3, #3
 800a8e8:	d903      	bls.n	800a8f2 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	220d      	movs	r2, #13
 800a8ee:	701a      	strb	r2, [r3, #0]
      break;
 800a8f0:	e160      	b.n	800abb4 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	795b      	ldrb	r3, [r3, #5]
 800a8f6:	4619      	mov	r1, r3
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f001 f887 	bl	800ba0c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	791b      	ldrb	r3, [r3, #4]
 800a902:	4619      	mov	r1, r3
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f001 f881 	bl	800ba0c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2200      	movs	r2, #0
 800a90e:	701a      	strb	r2, [r3, #0]
      break;
 800a910:	e150      	b.n	800abb4 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a912:	2112      	movs	r1, #18
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f000 f9f1 	bl	800acfc <USBH_Get_DevDesc>
 800a91a:	4603      	mov	r3, r0
 800a91c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a91e:	7bbb      	ldrb	r3, [r7, #14]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d103      	bne.n	800a92c <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2202      	movs	r2, #2
 800a928:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a92a:	e145      	b.n	800abb8 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a92c:	7bbb      	ldrb	r3, [r7, #14]
 800a92e:	2b03      	cmp	r3, #3
 800a930:	f040 8142 	bne.w	800abb8 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a93a:	3301      	adds	r3, #1
 800a93c:	b2da      	uxtb	r2, r3
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a94a:	2b03      	cmp	r3, #3
 800a94c:	d903      	bls.n	800a956 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	220d      	movs	r2, #13
 800a952:	701a      	strb	r2, [r3, #0]
      break;
 800a954:	e130      	b.n	800abb8 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	795b      	ldrb	r3, [r3, #5]
 800a95a:	4619      	mov	r1, r3
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f001 f855 	bl	800ba0c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	791b      	ldrb	r3, [r3, #4]
 800a966:	4619      	mov	r1, r3
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f001 f84f 	bl	800ba0c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2200      	movs	r2, #0
 800a972:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2200      	movs	r2, #0
 800a978:	701a      	strb	r2, [r3, #0]
      break;
 800a97a:	e11d      	b.n	800abb8 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a97c:	2101      	movs	r1, #1
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f000 fa68 	bl	800ae54 <USBH_SetAddress>
 800a984:	4603      	mov	r3, r0
 800a986:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a988:	7bbb      	ldrb	r3, [r7, #14]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d132      	bne.n	800a9f4 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800a98e:	2002      	movs	r0, #2
 800a990:	f004 fe52 	bl	800f638 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2201      	movs	r2, #1
 800a998:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2203      	movs	r2, #3
 800a9a0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	7919      	ldrb	r1, [r3, #4]
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a9b2:	687a      	ldr	r2, [r7, #4]
 800a9b4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a9b6:	b292      	uxth	r2, r2
 800a9b8:	9202      	str	r2, [sp, #8]
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	9201      	str	r2, [sp, #4]
 800a9be:	9300      	str	r3, [sp, #0]
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	2280      	movs	r2, #128	; 0x80
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f000 ffd1 	bl	800b96c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	7959      	ldrb	r1, [r3, #5]
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a9da:	687a      	ldr	r2, [r7, #4]
 800a9dc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a9de:	b292      	uxth	r2, r2
 800a9e0:	9202      	str	r2, [sp, #8]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	9201      	str	r2, [sp, #4]
 800a9e6:	9300      	str	r3, [sp, #0]
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	6878      	ldr	r0, [r7, #4]
 800a9ee:	f000 ffbd 	bl	800b96c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a9f2:	e0e3      	b.n	800abbc <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a9f4:	7bbb      	ldrb	r3, [r7, #14]
 800a9f6:	2b03      	cmp	r3, #3
 800a9f8:	f040 80e0 	bne.w	800abbc <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	220d      	movs	r2, #13
 800aa00:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	2200      	movs	r2, #0
 800aa06:	705a      	strb	r2, [r3, #1]
      break;
 800aa08:	e0d8      	b.n	800abbc <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800aa0a:	2109      	movs	r1, #9
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f000 f99d 	bl	800ad4c <USBH_Get_CfgDesc>
 800aa12:	4603      	mov	r3, r0
 800aa14:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800aa16:	7bbb      	ldrb	r3, [r7, #14]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d103      	bne.n	800aa24 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2204      	movs	r2, #4
 800aa20:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800aa22:	e0cd      	b.n	800abc0 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800aa24:	7bbb      	ldrb	r3, [r7, #14]
 800aa26:	2b03      	cmp	r3, #3
 800aa28:	f040 80ca 	bne.w	800abc0 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800aa32:	3301      	adds	r3, #1
 800aa34:	b2da      	uxtb	r2, r3
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800aa42:	2b03      	cmp	r3, #3
 800aa44:	d903      	bls.n	800aa4e <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	220d      	movs	r2, #13
 800aa4a:	701a      	strb	r2, [r3, #0]
      break;
 800aa4c:	e0b8      	b.n	800abc0 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	795b      	ldrb	r3, [r3, #5]
 800aa52:	4619      	mov	r1, r3
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f000 ffd9 	bl	800ba0c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	791b      	ldrb	r3, [r3, #4]
 800aa5e:	4619      	mov	r1, r3
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 ffd3 	bl	800ba0c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2200      	movs	r2, #0
 800aa6a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	701a      	strb	r2, [r3, #0]
      break;
 800aa72:	e0a5      	b.n	800abc0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800aa7a:	4619      	mov	r1, r3
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f000 f965 	bl	800ad4c <USBH_Get_CfgDesc>
 800aa82:	4603      	mov	r3, r0
 800aa84:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800aa86:	7bbb      	ldrb	r3, [r7, #14]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d103      	bne.n	800aa94 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2205      	movs	r2, #5
 800aa90:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800aa92:	e097      	b.n	800abc4 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800aa94:	7bbb      	ldrb	r3, [r7, #14]
 800aa96:	2b03      	cmp	r3, #3
 800aa98:	f040 8094 	bne.w	800abc4 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	b2da      	uxtb	r2, r3
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800aab2:	2b03      	cmp	r3, #3
 800aab4:	d903      	bls.n	800aabe <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	220d      	movs	r2, #13
 800aaba:	701a      	strb	r2, [r3, #0]
      break;
 800aabc:	e082      	b.n	800abc4 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	795b      	ldrb	r3, [r3, #5]
 800aac2:	4619      	mov	r1, r3
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f000 ffa1 	bl	800ba0c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	791b      	ldrb	r3, [r3, #4]
 800aace:	4619      	mov	r1, r3
 800aad0:	6878      	ldr	r0, [r7, #4]
 800aad2:	f000 ff9b 	bl	800ba0c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2200      	movs	r2, #0
 800aada:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2200      	movs	r2, #0
 800aae0:	701a      	strb	r2, [r3, #0]
      break;
 800aae2:	e06f      	b.n	800abc4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d019      	beq.n	800ab22 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800aafa:	23ff      	movs	r3, #255	; 0xff
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f000 f949 	bl	800ad94 <USBH_Get_StringDesc>
 800ab02:	4603      	mov	r3, r0
 800ab04:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ab06:	7bbb      	ldrb	r3, [r7, #14]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d103      	bne.n	800ab14 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2206      	movs	r2, #6
 800ab10:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800ab12:	e059      	b.n	800abc8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ab14:	7bbb      	ldrb	r3, [r7, #14]
 800ab16:	2b03      	cmp	r3, #3
 800ab18:	d156      	bne.n	800abc8 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2206      	movs	r2, #6
 800ab1e:	705a      	strb	r2, [r3, #1]
      break;
 800ab20:	e052      	b.n	800abc8 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2206      	movs	r2, #6
 800ab26:	705a      	strb	r2, [r3, #1]
      break;
 800ab28:	e04e      	b.n	800abc8 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d019      	beq.n	800ab68 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800ab40:	23ff      	movs	r3, #255	; 0xff
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	f000 f926 	bl	800ad94 <USBH_Get_StringDesc>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ab4c:	7bbb      	ldrb	r3, [r7, #14]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d103      	bne.n	800ab5a <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2207      	movs	r2, #7
 800ab56:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800ab58:	e038      	b.n	800abcc <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ab5a:	7bbb      	ldrb	r3, [r7, #14]
 800ab5c:	2b03      	cmp	r3, #3
 800ab5e:	d135      	bne.n	800abcc <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2207      	movs	r2, #7
 800ab64:	705a      	strb	r2, [r3, #1]
      break;
 800ab66:	e031      	b.n	800abcc <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2207      	movs	r2, #7
 800ab6c:	705a      	strb	r2, [r3, #1]
      break;
 800ab6e:	e02d      	b.n	800abcc <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d017      	beq.n	800abaa <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800ab86:	23ff      	movs	r3, #255	; 0xff
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f000 f903 	bl	800ad94 <USBH_Get_StringDesc>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ab92:	7bbb      	ldrb	r3, [r7, #14]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d102      	bne.n	800ab9e <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800ab98:	2300      	movs	r3, #0
 800ab9a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800ab9c:	e018      	b.n	800abd0 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ab9e:	7bbb      	ldrb	r3, [r7, #14]
 800aba0:	2b03      	cmp	r3, #3
 800aba2:	d115      	bne.n	800abd0 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800aba4:	2300      	movs	r3, #0
 800aba6:	73fb      	strb	r3, [r7, #15]
      break;
 800aba8:	e012      	b.n	800abd0 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800abaa:	2300      	movs	r3, #0
 800abac:	73fb      	strb	r3, [r7, #15]
      break;
 800abae:	e00f      	b.n	800abd0 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800abb0:	bf00      	nop
 800abb2:	e00e      	b.n	800abd2 <USBH_HandleEnum+0x3be>
      break;
 800abb4:	bf00      	nop
 800abb6:	e00c      	b.n	800abd2 <USBH_HandleEnum+0x3be>
      break;
 800abb8:	bf00      	nop
 800abba:	e00a      	b.n	800abd2 <USBH_HandleEnum+0x3be>
      break;
 800abbc:	bf00      	nop
 800abbe:	e008      	b.n	800abd2 <USBH_HandleEnum+0x3be>
      break;
 800abc0:	bf00      	nop
 800abc2:	e006      	b.n	800abd2 <USBH_HandleEnum+0x3be>
      break;
 800abc4:	bf00      	nop
 800abc6:	e004      	b.n	800abd2 <USBH_HandleEnum+0x3be>
      break;
 800abc8:	bf00      	nop
 800abca:	e002      	b.n	800abd2 <USBH_HandleEnum+0x3be>
      break;
 800abcc:	bf00      	nop
 800abce:	e000      	b.n	800abd2 <USBH_HandleEnum+0x3be>
      break;
 800abd0:	bf00      	nop
  }
  return Status;
 800abd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3710      	adds	r7, #16
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800abdc:	b480      	push	{r7}
 800abde:	b083      	sub	sp, #12
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	683a      	ldr	r2, [r7, #0]
 800abea:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800abee:	bf00      	nop
 800abf0:	370c      	adds	r7, #12
 800abf2:	46bd      	mov	sp, r7
 800abf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf8:	4770      	bx	lr

0800abfa <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800abfa:	b580      	push	{r7, lr}
 800abfc:	b082      	sub	sp, #8
 800abfe:	af00      	add	r7, sp, #0
 800ac00:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ac08:	1c5a      	adds	r2, r3, #1
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f000 f804 	bl	800ac1e <USBH_HandleSof>
}
 800ac16:	bf00      	nop
 800ac18:	3708      	adds	r7, #8
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	bd80      	pop	{r7, pc}

0800ac1e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800ac1e:	b580      	push	{r7, lr}
 800ac20:	b082      	sub	sp, #8
 800ac22:	af00      	add	r7, sp, #0
 800ac24:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	781b      	ldrb	r3, [r3, #0]
 800ac2a:	b2db      	uxtb	r3, r3
 800ac2c:	2b0b      	cmp	r3, #11
 800ac2e:	d10a      	bne.n	800ac46 <USBH_HandleSof+0x28>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d005      	beq.n	800ac46 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ac40:	699b      	ldr	r3, [r3, #24]
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	4798      	blx	r3
  }
}
 800ac46:	bf00      	nop
 800ac48:	3708      	adds	r7, #8
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}

0800ac4e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800ac4e:	b480      	push	{r7}
 800ac50:	b083      	sub	sp, #12
 800ac52:	af00      	add	r7, sp, #0
 800ac54:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2201      	movs	r2, #1
 800ac5a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800ac5e:	bf00      	nop
}
 800ac60:	370c      	adds	r7, #12
 800ac62:	46bd      	mov	sp, r7
 800ac64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac68:	4770      	bx	lr

0800ac6a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800ac6a:	b480      	push	{r7}
 800ac6c:	b083      	sub	sp, #12
 800ac6e:	af00      	add	r7, sp, #0
 800ac70:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2200      	movs	r2, #0
 800ac76:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800ac7a:	bf00      	nop
}
 800ac7c:	370c      	adds	r7, #12
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr

0800ac86 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800ac86:	b480      	push	{r7}
 800ac88:	b083      	sub	sp, #12
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2201      	movs	r2, #1
 800ac92:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2200      	movs	r2, #0
 800ac9a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2200      	movs	r2, #0
 800aca2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800aca6:	2300      	movs	r3, #0
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	370c      	adds	r7, #12
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr

0800acb4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b082      	sub	sp, #8
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2201      	movs	r2, #1
 800acc0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2200      	movs	r2, #0
 800acc8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	2200      	movs	r2, #0
 800acd0:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f004 fb36 	bl	800f346 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	791b      	ldrb	r3, [r3, #4]
 800acde:	4619      	mov	r1, r3
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f000 fe93 	bl	800ba0c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	795b      	ldrb	r3, [r3, #5]
 800acea:	4619      	mov	r1, r3
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f000 fe8d 	bl	800ba0c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800acf2:	2300      	movs	r3, #0
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3708      	adds	r7, #8
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}

0800acfc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b086      	sub	sp, #24
 800ad00:	af02      	add	r7, sp, #8
 800ad02:	6078      	str	r0, [r7, #4]
 800ad04:	460b      	mov	r3, r1
 800ad06:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800ad0e:	78fb      	ldrb	r3, [r7, #3]
 800ad10:	b29b      	uxth	r3, r3
 800ad12:	9300      	str	r3, [sp, #0]
 800ad14:	4613      	mov	r3, r2
 800ad16:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ad1a:	2100      	movs	r1, #0
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f000 f864 	bl	800adea <USBH_GetDescriptor>
 800ad22:	4603      	mov	r3, r0
 800ad24:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800ad26:	7bfb      	ldrb	r3, [r7, #15]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d10a      	bne.n	800ad42 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f203 3026 	addw	r0, r3, #806	; 0x326
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ad38:	78fa      	ldrb	r2, [r7, #3]
 800ad3a:	b292      	uxth	r2, r2
 800ad3c:	4619      	mov	r1, r3
 800ad3e:	f000 f919 	bl	800af74 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800ad42:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad44:	4618      	mov	r0, r3
 800ad46:	3710      	adds	r7, #16
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	bd80      	pop	{r7, pc}

0800ad4c <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b086      	sub	sp, #24
 800ad50:	af02      	add	r7, sp, #8
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	460b      	mov	r3, r1
 800ad56:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	331c      	adds	r3, #28
 800ad5c:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800ad5e:	887b      	ldrh	r3, [r7, #2]
 800ad60:	9300      	str	r3, [sp, #0]
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ad68:	2100      	movs	r1, #0
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f000 f83d 	bl	800adea <USBH_GetDescriptor>
 800ad70:	4603      	mov	r3, r0
 800ad72:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800ad74:	7bfb      	ldrb	r3, [r7, #15]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d107      	bne.n	800ad8a <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800ad7a:	887b      	ldrh	r3, [r7, #2]
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	68b9      	ldr	r1, [r7, #8]
 800ad80:	6878      	ldr	r0, [r7, #4]
 800ad82:	f000 f989 	bl	800b098 <USBH_ParseCfgDesc>
 800ad86:	4603      	mov	r3, r0
 800ad88:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ad8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3710      	adds	r7, #16
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}

0800ad94 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b088      	sub	sp, #32
 800ad98:	af02      	add	r7, sp, #8
 800ad9a:	60f8      	str	r0, [r7, #12]
 800ad9c:	607a      	str	r2, [r7, #4]
 800ad9e:	461a      	mov	r2, r3
 800ada0:	460b      	mov	r3, r1
 800ada2:	72fb      	strb	r3, [r7, #11]
 800ada4:	4613      	mov	r3, r2
 800ada6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800ada8:	7afb      	ldrb	r3, [r7, #11]
 800adaa:	b29b      	uxth	r3, r3
 800adac:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800adb0:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800adb8:	893b      	ldrh	r3, [r7, #8]
 800adba:	9300      	str	r3, [sp, #0]
 800adbc:	460b      	mov	r3, r1
 800adbe:	2100      	movs	r1, #0
 800adc0:	68f8      	ldr	r0, [r7, #12]
 800adc2:	f000 f812 	bl	800adea <USBH_GetDescriptor>
 800adc6:	4603      	mov	r3, r0
 800adc8:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800adca:	7dfb      	ldrb	r3, [r7, #23]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d107      	bne.n	800ade0 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800add6:	893a      	ldrh	r2, [r7, #8]
 800add8:	6879      	ldr	r1, [r7, #4]
 800adda:	4618      	mov	r0, r3
 800addc:	f000 fb26 	bl	800b42c <USBH_ParseStringDesc>
  }

  return status;
 800ade0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ade2:	4618      	mov	r0, r3
 800ade4:	3718      	adds	r7, #24
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}

0800adea <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800adea:	b580      	push	{r7, lr}
 800adec:	b084      	sub	sp, #16
 800adee:	af00      	add	r7, sp, #0
 800adf0:	60f8      	str	r0, [r7, #12]
 800adf2:	607b      	str	r3, [r7, #4]
 800adf4:	460b      	mov	r3, r1
 800adf6:	72fb      	strb	r3, [r7, #11]
 800adf8:	4613      	mov	r3, r2
 800adfa:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	789b      	ldrb	r3, [r3, #2]
 800ae00:	2b01      	cmp	r3, #1
 800ae02:	d11c      	bne.n	800ae3e <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800ae04:	7afb      	ldrb	r3, [r7, #11]
 800ae06:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ae0a:	b2da      	uxtb	r2, r3
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	2206      	movs	r2, #6
 800ae14:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	893a      	ldrh	r2, [r7, #8]
 800ae1a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800ae1c:	893b      	ldrh	r3, [r7, #8]
 800ae1e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ae22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ae26:	d104      	bne.n	800ae32 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	f240 4209 	movw	r2, #1033	; 0x409
 800ae2e:	829a      	strh	r2, [r3, #20]
 800ae30:	e002      	b.n	800ae38 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	2200      	movs	r2, #0
 800ae36:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	8b3a      	ldrh	r2, [r7, #24]
 800ae3c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800ae3e:	8b3b      	ldrh	r3, [r7, #24]
 800ae40:	461a      	mov	r2, r3
 800ae42:	6879      	ldr	r1, [r7, #4]
 800ae44:	68f8      	ldr	r0, [r7, #12]
 800ae46:	f000 fb3f 	bl	800b4c8 <USBH_CtlReq>
 800ae4a:	4603      	mov	r3, r0
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3710      	adds	r7, #16
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}

0800ae54 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b082      	sub	sp, #8
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	789b      	ldrb	r3, [r3, #2]
 800ae64:	2b01      	cmp	r3, #1
 800ae66:	d10f      	bne.n	800ae88 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2205      	movs	r2, #5
 800ae72:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800ae74:	78fb      	ldrb	r3, [r7, #3]
 800ae76:	b29a      	uxth	r2, r3
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2200      	movs	r2, #0
 800ae86:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ae88:	2200      	movs	r2, #0
 800ae8a:	2100      	movs	r1, #0
 800ae8c:	6878      	ldr	r0, [r7, #4]
 800ae8e:	f000 fb1b 	bl	800b4c8 <USBH_CtlReq>
 800ae92:	4603      	mov	r3, r0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3708      	adds	r7, #8
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b082      	sub	sp, #8
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
 800aea4:	460b      	mov	r3, r1
 800aea6:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	789b      	ldrb	r3, [r3, #2]
 800aeac:	2b01      	cmp	r3, #1
 800aeae:	d10e      	bne.n	800aece <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2209      	movs	r2, #9
 800aeba:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	887a      	ldrh	r2, [r7, #2]
 800aec0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2200      	movs	r2, #0
 800aec6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2200      	movs	r2, #0
 800aecc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800aece:	2200      	movs	r2, #0
 800aed0:	2100      	movs	r1, #0
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 faf8 	bl	800b4c8 <USBH_CtlReq>
 800aed8:	4603      	mov	r3, r0
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3708      	adds	r7, #8
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}

0800aee2 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800aee2:	b580      	push	{r7, lr}
 800aee4:	b082      	sub	sp, #8
 800aee6:	af00      	add	r7, sp, #0
 800aee8:	6078      	str	r0, [r7, #4]
 800aeea:	460b      	mov	r3, r1
 800aeec:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	789b      	ldrb	r3, [r3, #2]
 800aef2:	2b01      	cmp	r3, #1
 800aef4:	d10f      	bne.n	800af16 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2200      	movs	r2, #0
 800aefa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2203      	movs	r2, #3
 800af00:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800af02:	78fb      	ldrb	r3, [r7, #3]
 800af04:	b29a      	uxth	r2, r3
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	2200      	movs	r2, #0
 800af0e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	2200      	movs	r2, #0
 800af14:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800af16:	2200      	movs	r2, #0
 800af18:	2100      	movs	r1, #0
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f000 fad4 	bl	800b4c8 <USBH_CtlReq>
 800af20:	4603      	mov	r3, r0
}
 800af22:	4618      	mov	r0, r3
 800af24:	3708      	adds	r7, #8
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b082      	sub	sp, #8
 800af2e:	af00      	add	r7, sp, #0
 800af30:	6078      	str	r0, [r7, #4]
 800af32:	460b      	mov	r3, r1
 800af34:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	789b      	ldrb	r3, [r3, #2]
 800af3a:	2b01      	cmp	r3, #1
 800af3c:	d10f      	bne.n	800af5e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2202      	movs	r2, #2
 800af42:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2201      	movs	r2, #1
 800af48:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2200      	movs	r2, #0
 800af4e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800af50:	78fb      	ldrb	r3, [r7, #3]
 800af52:	b29a      	uxth	r2, r3
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2200      	movs	r2, #0
 800af5c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800af5e:	2200      	movs	r2, #0
 800af60:	2100      	movs	r1, #0
 800af62:	6878      	ldr	r0, [r7, #4]
 800af64:	f000 fab0 	bl	800b4c8 <USBH_CtlReq>
 800af68:	4603      	mov	r3, r0
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	3708      	adds	r7, #8
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}
	...

0800af74 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800af74:	b480      	push	{r7}
 800af76:	b085      	sub	sp, #20
 800af78:	af00      	add	r7, sp, #0
 800af7a:	60f8      	str	r0, [r7, #12]
 800af7c:	60b9      	str	r1, [r7, #8]
 800af7e:	4613      	mov	r3, r2
 800af80:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	781a      	ldrb	r2, [r3, #0]
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	785a      	ldrb	r2, [r3, #1]
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	3302      	adds	r3, #2
 800af96:	781b      	ldrb	r3, [r3, #0]
 800af98:	b29a      	uxth	r2, r3
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	3303      	adds	r3, #3
 800af9e:	781b      	ldrb	r3, [r3, #0]
 800afa0:	b29b      	uxth	r3, r3
 800afa2:	021b      	lsls	r3, r3, #8
 800afa4:	b29b      	uxth	r3, r3
 800afa6:	4313      	orrs	r3, r2
 800afa8:	b29a      	uxth	r2, r3
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800afae:	68bb      	ldr	r3, [r7, #8]
 800afb0:	791a      	ldrb	r2, [r3, #4]
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	795a      	ldrb	r2, [r3, #5]
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	799a      	ldrb	r2, [r3, #6]
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	79da      	ldrb	r2, [r3, #7]
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	79db      	ldrb	r3, [r3, #7]
 800afd2:	2b20      	cmp	r3, #32
 800afd4:	dc0f      	bgt.n	800aff6 <USBH_ParseDevDesc+0x82>
 800afd6:	2b08      	cmp	r3, #8
 800afd8:	db14      	blt.n	800b004 <USBH_ParseDevDesc+0x90>
 800afda:	3b08      	subs	r3, #8
 800afdc:	4a2d      	ldr	r2, [pc, #180]	; (800b094 <USBH_ParseDevDesc+0x120>)
 800afde:	fa22 f303 	lsr.w	r3, r2, r3
 800afe2:	f003 0301 	and.w	r3, r3, #1
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	bf14      	ite	ne
 800afea:	2301      	movne	r3, #1
 800afec:	2300      	moveq	r3, #0
 800afee:	b2db      	uxtb	r3, r3
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d102      	bne.n	800affa <USBH_ParseDevDesc+0x86>
 800aff4:	e006      	b.n	800b004 <USBH_ParseDevDesc+0x90>
 800aff6:	2b40      	cmp	r3, #64	; 0x40
 800aff8:	d104      	bne.n	800b004 <USBH_ParseDevDesc+0x90>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	79da      	ldrb	r2, [r3, #7]
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	71da      	strb	r2, [r3, #7]
      break;
 800b002:	e003      	b.n	800b00c <USBH_ParseDevDesc+0x98>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	2240      	movs	r2, #64	; 0x40
 800b008:	71da      	strb	r2, [r3, #7]
      break;
 800b00a:	bf00      	nop
  }

  if (length > 8U)
 800b00c:	88fb      	ldrh	r3, [r7, #6]
 800b00e:	2b08      	cmp	r3, #8
 800b010:	d939      	bls.n	800b086 <USBH_ParseDevDesc+0x112>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	3308      	adds	r3, #8
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	b29a      	uxth	r2, r3
 800b01a:	68bb      	ldr	r3, [r7, #8]
 800b01c:	3309      	adds	r3, #9
 800b01e:	781b      	ldrb	r3, [r3, #0]
 800b020:	b29b      	uxth	r3, r3
 800b022:	021b      	lsls	r3, r3, #8
 800b024:	b29b      	uxth	r3, r3
 800b026:	4313      	orrs	r3, r2
 800b028:	b29a      	uxth	r2, r3
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	330a      	adds	r3, #10
 800b032:	781b      	ldrb	r3, [r3, #0]
 800b034:	b29a      	uxth	r2, r3
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	330b      	adds	r3, #11
 800b03a:	781b      	ldrb	r3, [r3, #0]
 800b03c:	b29b      	uxth	r3, r3
 800b03e:	021b      	lsls	r3, r3, #8
 800b040:	b29b      	uxth	r3, r3
 800b042:	4313      	orrs	r3, r2
 800b044:	b29a      	uxth	r2, r3
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	330c      	adds	r3, #12
 800b04e:	781b      	ldrb	r3, [r3, #0]
 800b050:	b29a      	uxth	r2, r3
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	330d      	adds	r3, #13
 800b056:	781b      	ldrb	r3, [r3, #0]
 800b058:	b29b      	uxth	r3, r3
 800b05a:	021b      	lsls	r3, r3, #8
 800b05c:	b29b      	uxth	r3, r3
 800b05e:	4313      	orrs	r3, r2
 800b060:	b29a      	uxth	r2, r3
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	7b9a      	ldrb	r2, [r3, #14]
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800b06e:	68bb      	ldr	r3, [r7, #8]
 800b070:	7bda      	ldrb	r2, [r3, #15]
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800b076:	68bb      	ldr	r3, [r7, #8]
 800b078:	7c1a      	ldrb	r2, [r3, #16]
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	7c5a      	ldrb	r2, [r3, #17]
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	745a      	strb	r2, [r3, #17]
  }
}
 800b086:	bf00      	nop
 800b088:	3714      	adds	r7, #20
 800b08a:	46bd      	mov	sp, r7
 800b08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b090:	4770      	bx	lr
 800b092:	bf00      	nop
 800b094:	01000101 	.word	0x01000101

0800b098 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b08c      	sub	sp, #48	; 0x30
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	60f8      	str	r0, [r7, #12]
 800b0a0:	60b9      	str	r1, [r7, #8]
 800b0a2:	4613      	mov	r3, r2
 800b0a4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b0ac:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	781a      	ldrb	r2, [r3, #0]
 800b0cc:	6a3b      	ldr	r3, [r7, #32]
 800b0ce:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	785a      	ldrb	r2, [r3, #1]
 800b0d4:	6a3b      	ldr	r3, [r7, #32]
 800b0d6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	3302      	adds	r3, #2
 800b0dc:	781b      	ldrb	r3, [r3, #0]
 800b0de:	b29a      	uxth	r2, r3
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	3303      	adds	r3, #3
 800b0e4:	781b      	ldrb	r3, [r3, #0]
 800b0e6:	b29b      	uxth	r3, r3
 800b0e8:	021b      	lsls	r3, r3, #8
 800b0ea:	b29b      	uxth	r3, r3
 800b0ec:	4313      	orrs	r3, r2
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b0f4:	bf28      	it	cs
 800b0f6:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800b0fa:	b29a      	uxth	r2, r3
 800b0fc:	6a3b      	ldr	r3, [r7, #32]
 800b0fe:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	791a      	ldrb	r2, [r3, #4]
 800b104:	6a3b      	ldr	r3, [r7, #32]
 800b106:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	795a      	ldrb	r2, [r3, #5]
 800b10c:	6a3b      	ldr	r3, [r7, #32]
 800b10e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	799a      	ldrb	r2, [r3, #6]
 800b114:	6a3b      	ldr	r3, [r7, #32]
 800b116:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800b118:	68bb      	ldr	r3, [r7, #8]
 800b11a:	79da      	ldrb	r2, [r3, #7]
 800b11c:	6a3b      	ldr	r3, [r7, #32]
 800b11e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	7a1a      	ldrb	r2, [r3, #8]
 800b124:	6a3b      	ldr	r3, [r7, #32]
 800b126:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800b128:	6a3b      	ldr	r3, [r7, #32]
 800b12a:	781b      	ldrb	r3, [r3, #0]
 800b12c:	2b09      	cmp	r3, #9
 800b12e:	d002      	beq.n	800b136 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800b130:	6a3b      	ldr	r3, [r7, #32]
 800b132:	2209      	movs	r2, #9
 800b134:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800b136:	88fb      	ldrh	r3, [r7, #6]
 800b138:	2b09      	cmp	r3, #9
 800b13a:	f240 809d 	bls.w	800b278 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800b13e:	2309      	movs	r3, #9
 800b140:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b142:	2300      	movs	r3, #0
 800b144:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b146:	e081      	b.n	800b24c <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b148:	f107 0316 	add.w	r3, r7, #22
 800b14c:	4619      	mov	r1, r3
 800b14e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b150:	f000 f99f 	bl	800b492 <USBH_GetNextDesc>
 800b154:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800b156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b158:	785b      	ldrb	r3, [r3, #1]
 800b15a:	2b04      	cmp	r3, #4
 800b15c:	d176      	bne.n	800b24c <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800b15e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b160:	781b      	ldrb	r3, [r3, #0]
 800b162:	2b09      	cmp	r3, #9
 800b164:	d002      	beq.n	800b16c <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800b166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b168:	2209      	movs	r2, #9
 800b16a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800b16c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b170:	221a      	movs	r2, #26
 800b172:	fb02 f303 	mul.w	r3, r2, r3
 800b176:	3308      	adds	r3, #8
 800b178:	6a3a      	ldr	r2, [r7, #32]
 800b17a:	4413      	add	r3, r2
 800b17c:	3302      	adds	r3, #2
 800b17e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800b180:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b182:	69f8      	ldr	r0, [r7, #28]
 800b184:	f000 f87e 	bl	800b284 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800b188:	2300      	movs	r3, #0
 800b18a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800b18e:	2300      	movs	r3, #0
 800b190:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b192:	e043      	b.n	800b21c <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b194:	f107 0316 	add.w	r3, r7, #22
 800b198:	4619      	mov	r1, r3
 800b19a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b19c:	f000 f979 	bl	800b492 <USBH_GetNextDesc>
 800b1a0:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b1a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1a4:	785b      	ldrb	r3, [r3, #1]
 800b1a6:	2b05      	cmp	r3, #5
 800b1a8:	d138      	bne.n	800b21c <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800b1aa:	69fb      	ldr	r3, [r7, #28]
 800b1ac:	795b      	ldrb	r3, [r3, #5]
 800b1ae:	2b01      	cmp	r3, #1
 800b1b0:	d10f      	bne.n	800b1d2 <USBH_ParseCfgDesc+0x13a>
 800b1b2:	69fb      	ldr	r3, [r7, #28]
 800b1b4:	799b      	ldrb	r3, [r3, #6]
 800b1b6:	2b02      	cmp	r3, #2
 800b1b8:	d10b      	bne.n	800b1d2 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b1ba:	69fb      	ldr	r3, [r7, #28]
 800b1bc:	79db      	ldrb	r3, [r3, #7]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d10f      	bne.n	800b1e2 <USBH_ParseCfgDesc+0x14a>
 800b1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1c4:	781b      	ldrb	r3, [r3, #0]
 800b1c6:	2b09      	cmp	r3, #9
 800b1c8:	d00b      	beq.n	800b1e2 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800b1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1cc:	2209      	movs	r2, #9
 800b1ce:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b1d0:	e007      	b.n	800b1e2 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800b1d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1d4:	781b      	ldrb	r3, [r3, #0]
 800b1d6:	2b07      	cmp	r3, #7
 800b1d8:	d004      	beq.n	800b1e4 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800b1da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1dc:	2207      	movs	r2, #7
 800b1de:	701a      	strb	r2, [r3, #0]
 800b1e0:	e000      	b.n	800b1e4 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b1e2:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800b1e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b1e8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800b1ec:	3201      	adds	r2, #1
 800b1ee:	00d2      	lsls	r2, r2, #3
 800b1f0:	211a      	movs	r1, #26
 800b1f2:	fb01 f303 	mul.w	r3, r1, r3
 800b1f6:	4413      	add	r3, r2
 800b1f8:	3308      	adds	r3, #8
 800b1fa:	6a3a      	ldr	r2, [r7, #32]
 800b1fc:	4413      	add	r3, r2
 800b1fe:	3304      	adds	r3, #4
 800b200:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800b202:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b204:	69b9      	ldr	r1, [r7, #24]
 800b206:	68f8      	ldr	r0, [r7, #12]
 800b208:	f000 f86b 	bl	800b2e2 <USBH_ParseEPDesc>
 800b20c:	4603      	mov	r3, r0
 800b20e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800b212:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b216:	3301      	adds	r3, #1
 800b218:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b21c:	69fb      	ldr	r3, [r7, #28]
 800b21e:	791b      	ldrb	r3, [r3, #4]
 800b220:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800b224:	429a      	cmp	r2, r3
 800b226:	d204      	bcs.n	800b232 <USBH_ParseCfgDesc+0x19a>
 800b228:	6a3b      	ldr	r3, [r7, #32]
 800b22a:	885a      	ldrh	r2, [r3, #2]
 800b22c:	8afb      	ldrh	r3, [r7, #22]
 800b22e:	429a      	cmp	r2, r3
 800b230:	d8b0      	bhi.n	800b194 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800b232:	69fb      	ldr	r3, [r7, #28]
 800b234:	791b      	ldrb	r3, [r3, #4]
 800b236:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800b23a:	429a      	cmp	r2, r3
 800b23c:	d201      	bcs.n	800b242 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800b23e:	2303      	movs	r3, #3
 800b240:	e01c      	b.n	800b27c <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800b242:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b246:	3301      	adds	r3, #1
 800b248:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b24c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b250:	2b01      	cmp	r3, #1
 800b252:	d805      	bhi.n	800b260 <USBH_ParseCfgDesc+0x1c8>
 800b254:	6a3b      	ldr	r3, [r7, #32]
 800b256:	885a      	ldrh	r2, [r3, #2]
 800b258:	8afb      	ldrh	r3, [r7, #22]
 800b25a:	429a      	cmp	r2, r3
 800b25c:	f63f af74 	bhi.w	800b148 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800b260:	6a3b      	ldr	r3, [r7, #32]
 800b262:	791b      	ldrb	r3, [r3, #4]
 800b264:	2b02      	cmp	r3, #2
 800b266:	bf28      	it	cs
 800b268:	2302      	movcs	r3, #2
 800b26a:	b2db      	uxtb	r3, r3
 800b26c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b270:	429a      	cmp	r2, r3
 800b272:	d201      	bcs.n	800b278 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800b274:	2303      	movs	r3, #3
 800b276:	e001      	b.n	800b27c <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800b278:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b27c:	4618      	mov	r0, r3
 800b27e:	3730      	adds	r7, #48	; 0x30
 800b280:	46bd      	mov	sp, r7
 800b282:	bd80      	pop	{r7, pc}

0800b284 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800b284:	b480      	push	{r7}
 800b286:	b083      	sub	sp, #12
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
 800b28c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	781a      	ldrb	r2, [r3, #0]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	785a      	ldrb	r2, [r3, #1]
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	789a      	ldrb	r2, [r3, #2]
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	78da      	ldrb	r2, [r3, #3]
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	791a      	ldrb	r2, [r3, #4]
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800b2b6:	683b      	ldr	r3, [r7, #0]
 800b2b8:	795a      	ldrb	r2, [r3, #5]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	799a      	ldrb	r2, [r3, #6]
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	79da      	ldrb	r2, [r3, #7]
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	7a1a      	ldrb	r2, [r3, #8]
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	721a      	strb	r2, [r3, #8]
}
 800b2d6:	bf00      	nop
 800b2d8:	370c      	adds	r7, #12
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e0:	4770      	bx	lr

0800b2e2 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800b2e2:	b480      	push	{r7}
 800b2e4:	b087      	sub	sp, #28
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	60f8      	str	r0, [r7, #12]
 800b2ea:	60b9      	str	r1, [r7, #8]
 800b2ec:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	781a      	ldrb	r2, [r3, #0]
 800b2f6:	68bb      	ldr	r3, [r7, #8]
 800b2f8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	785a      	ldrb	r2, [r3, #1]
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	789a      	ldrb	r2, [r3, #2]
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	78da      	ldrb	r2, [r3, #3]
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	3304      	adds	r3, #4
 800b316:	781b      	ldrb	r3, [r3, #0]
 800b318:	b29a      	uxth	r2, r3
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	3305      	adds	r3, #5
 800b31e:	781b      	ldrb	r3, [r3, #0]
 800b320:	b29b      	uxth	r3, r3
 800b322:	021b      	lsls	r3, r3, #8
 800b324:	b29b      	uxth	r3, r3
 800b326:	4313      	orrs	r3, r2
 800b328:	b29a      	uxth	r2, r3
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	799a      	ldrb	r2, [r3, #6]
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	889b      	ldrh	r3, [r3, #4]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d102      	bne.n	800b344 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800b33e:	2303      	movs	r3, #3
 800b340:	75fb      	strb	r3, [r7, #23]
 800b342:	e033      	b.n	800b3ac <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	889b      	ldrh	r3, [r3, #4]
 800b348:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b34c:	f023 0307 	bic.w	r3, r3, #7
 800b350:	b29a      	uxth	r2, r3
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800b356:	68bb      	ldr	r3, [r7, #8]
 800b358:	889b      	ldrh	r3, [r3, #4]
 800b35a:	b21a      	sxth	r2, r3
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	3304      	adds	r3, #4
 800b360:	781b      	ldrb	r3, [r3, #0]
 800b362:	b299      	uxth	r1, r3
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	3305      	adds	r3, #5
 800b368:	781b      	ldrb	r3, [r3, #0]
 800b36a:	b29b      	uxth	r3, r3
 800b36c:	021b      	lsls	r3, r3, #8
 800b36e:	b29b      	uxth	r3, r3
 800b370:	430b      	orrs	r3, r1
 800b372:	b29b      	uxth	r3, r3
 800b374:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d110      	bne.n	800b39e <USBH_ParseEPDesc+0xbc>
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	3304      	adds	r3, #4
 800b380:	781b      	ldrb	r3, [r3, #0]
 800b382:	b299      	uxth	r1, r3
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	3305      	adds	r3, #5
 800b388:	781b      	ldrb	r3, [r3, #0]
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	021b      	lsls	r3, r3, #8
 800b38e:	b29b      	uxth	r3, r3
 800b390:	430b      	orrs	r3, r1
 800b392:	b29b      	uxth	r3, r3
 800b394:	b21b      	sxth	r3, r3
 800b396:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b39a:	b21b      	sxth	r3, r3
 800b39c:	e001      	b.n	800b3a2 <USBH_ParseEPDesc+0xc0>
 800b39e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	b21b      	sxth	r3, r3
 800b3a6:	b29a      	uxth	r2, r3
 800b3a8:	68bb      	ldr	r3, [r7, #8]
 800b3aa:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d116      	bne.n	800b3e4 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	78db      	ldrb	r3, [r3, #3]
 800b3ba:	f003 0303 	and.w	r3, r3, #3
 800b3be:	2b01      	cmp	r3, #1
 800b3c0:	d005      	beq.n	800b3ce <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800b3c2:	68bb      	ldr	r3, [r7, #8]
 800b3c4:	78db      	ldrb	r3, [r3, #3]
 800b3c6:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b3ca:	2b03      	cmp	r3, #3
 800b3cc:	d127      	bne.n	800b41e <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b3ce:	68bb      	ldr	r3, [r7, #8]
 800b3d0:	799b      	ldrb	r3, [r3, #6]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d003      	beq.n	800b3de <USBH_ParseEPDesc+0xfc>
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	799b      	ldrb	r3, [r3, #6]
 800b3da:	2b10      	cmp	r3, #16
 800b3dc:	d91f      	bls.n	800b41e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800b3de:	2303      	movs	r3, #3
 800b3e0:	75fb      	strb	r3, [r7, #23]
 800b3e2:	e01c      	b.n	800b41e <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	78db      	ldrb	r3, [r3, #3]
 800b3e8:	f003 0303 	and.w	r3, r3, #3
 800b3ec:	2b01      	cmp	r3, #1
 800b3ee:	d10a      	bne.n	800b406 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	799b      	ldrb	r3, [r3, #6]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d003      	beq.n	800b400 <USBH_ParseEPDesc+0x11e>
 800b3f8:	68bb      	ldr	r3, [r7, #8]
 800b3fa:	799b      	ldrb	r3, [r3, #6]
 800b3fc:	2b10      	cmp	r3, #16
 800b3fe:	d90e      	bls.n	800b41e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800b400:	2303      	movs	r3, #3
 800b402:	75fb      	strb	r3, [r7, #23]
 800b404:	e00b      	b.n	800b41e <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	78db      	ldrb	r3, [r3, #3]
 800b40a:	f003 0303 	and.w	r3, r3, #3
 800b40e:	2b03      	cmp	r3, #3
 800b410:	d105      	bne.n	800b41e <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	799b      	ldrb	r3, [r3, #6]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d101      	bne.n	800b41e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800b41a:	2303      	movs	r3, #3
 800b41c:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800b41e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b420:	4618      	mov	r0, r3
 800b422:	371c      	adds	r7, #28
 800b424:	46bd      	mov	sp, r7
 800b426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42a:	4770      	bx	lr

0800b42c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800b42c:	b480      	push	{r7}
 800b42e:	b087      	sub	sp, #28
 800b430:	af00      	add	r7, sp, #0
 800b432:	60f8      	str	r0, [r7, #12]
 800b434:	60b9      	str	r1, [r7, #8]
 800b436:	4613      	mov	r3, r2
 800b438:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	3301      	adds	r3, #1
 800b43e:	781b      	ldrb	r3, [r3, #0]
 800b440:	2b03      	cmp	r3, #3
 800b442:	d120      	bne.n	800b486 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	781b      	ldrb	r3, [r3, #0]
 800b448:	1e9a      	subs	r2, r3, #2
 800b44a:	88fb      	ldrh	r3, [r7, #6]
 800b44c:	4293      	cmp	r3, r2
 800b44e:	bf28      	it	cs
 800b450:	4613      	movcs	r3, r2
 800b452:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	3302      	adds	r3, #2
 800b458:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800b45a:	2300      	movs	r3, #0
 800b45c:	82fb      	strh	r3, [r7, #22]
 800b45e:	e00b      	b.n	800b478 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800b460:	8afb      	ldrh	r3, [r7, #22]
 800b462:	68fa      	ldr	r2, [r7, #12]
 800b464:	4413      	add	r3, r2
 800b466:	781a      	ldrb	r2, [r3, #0]
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	3301      	adds	r3, #1
 800b470:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800b472:	8afb      	ldrh	r3, [r7, #22]
 800b474:	3302      	adds	r3, #2
 800b476:	82fb      	strh	r3, [r7, #22]
 800b478:	8afa      	ldrh	r2, [r7, #22]
 800b47a:	8abb      	ldrh	r3, [r7, #20]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d3ef      	bcc.n	800b460 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	2200      	movs	r2, #0
 800b484:	701a      	strb	r2, [r3, #0]
  }
}
 800b486:	bf00      	nop
 800b488:	371c      	adds	r7, #28
 800b48a:	46bd      	mov	sp, r7
 800b48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b490:	4770      	bx	lr

0800b492 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800b492:	b480      	push	{r7}
 800b494:	b085      	sub	sp, #20
 800b496:	af00      	add	r7, sp, #0
 800b498:	6078      	str	r0, [r7, #4]
 800b49a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	881a      	ldrh	r2, [r3, #0]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	781b      	ldrb	r3, [r3, #0]
 800b4a4:	b29b      	uxth	r3, r3
 800b4a6:	4413      	add	r3, r2
 800b4a8:	b29a      	uxth	r2, r3
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	781b      	ldrb	r3, [r3, #0]
 800b4b2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	4413      	add	r3, r2
 800b4b8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b4ba:	68fb      	ldr	r3, [r7, #12]
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3714      	adds	r7, #20
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c6:	4770      	bx	lr

0800b4c8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b086      	sub	sp, #24
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	60f8      	str	r0, [r7, #12]
 800b4d0:	60b9      	str	r1, [r7, #8]
 800b4d2:	4613      	mov	r3, r2
 800b4d4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	789b      	ldrb	r3, [r3, #2]
 800b4de:	2b01      	cmp	r3, #1
 800b4e0:	d002      	beq.n	800b4e8 <USBH_CtlReq+0x20>
 800b4e2:	2b02      	cmp	r3, #2
 800b4e4:	d00f      	beq.n	800b506 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800b4e6:	e027      	b.n	800b538 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	68ba      	ldr	r2, [r7, #8]
 800b4ec:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	88fa      	ldrh	r2, [r7, #6]
 800b4f2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	2202      	movs	r2, #2
 800b4fe:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800b500:	2301      	movs	r3, #1
 800b502:	75fb      	strb	r3, [r7, #23]
      break;
 800b504:	e018      	b.n	800b538 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800b506:	68f8      	ldr	r0, [r7, #12]
 800b508:	f000 f81c 	bl	800b544 <USBH_HandleControl>
 800b50c:	4603      	mov	r3, r0
 800b50e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800b510:	7dfb      	ldrb	r3, [r7, #23]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d002      	beq.n	800b51c <USBH_CtlReq+0x54>
 800b516:	7dfb      	ldrb	r3, [r7, #23]
 800b518:	2b03      	cmp	r3, #3
 800b51a:	d106      	bne.n	800b52a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	2201      	movs	r2, #1
 800b520:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	2200      	movs	r2, #0
 800b526:	761a      	strb	r2, [r3, #24]
      break;
 800b528:	e005      	b.n	800b536 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800b52a:	7dfb      	ldrb	r3, [r7, #23]
 800b52c:	2b02      	cmp	r3, #2
 800b52e:	d102      	bne.n	800b536 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	2201      	movs	r2, #1
 800b534:	709a      	strb	r2, [r3, #2]
      break;
 800b536:	bf00      	nop
  }
  return status;
 800b538:	7dfb      	ldrb	r3, [r7, #23]
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3718      	adds	r7, #24
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}
	...

0800b544 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b086      	sub	sp, #24
 800b548:	af02      	add	r7, sp, #8
 800b54a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b54c:	2301      	movs	r3, #1
 800b54e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b550:	2300      	movs	r3, #0
 800b552:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	7e1b      	ldrb	r3, [r3, #24]
 800b558:	3b01      	subs	r3, #1
 800b55a:	2b0a      	cmp	r3, #10
 800b55c:	f200 8156 	bhi.w	800b80c <USBH_HandleControl+0x2c8>
 800b560:	a201      	add	r2, pc, #4	; (adr r2, 800b568 <USBH_HandleControl+0x24>)
 800b562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b566:	bf00      	nop
 800b568:	0800b595 	.word	0x0800b595
 800b56c:	0800b5af 	.word	0x0800b5af
 800b570:	0800b619 	.word	0x0800b619
 800b574:	0800b63f 	.word	0x0800b63f
 800b578:	0800b677 	.word	0x0800b677
 800b57c:	0800b6a1 	.word	0x0800b6a1
 800b580:	0800b6f3 	.word	0x0800b6f3
 800b584:	0800b715 	.word	0x0800b715
 800b588:	0800b751 	.word	0x0800b751
 800b58c:	0800b777 	.word	0x0800b777
 800b590:	0800b7b5 	.word	0x0800b7b5
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f103 0110 	add.w	r1, r3, #16
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	795b      	ldrb	r3, [r3, #5]
 800b59e:	461a      	mov	r2, r3
 800b5a0:	6878      	ldr	r0, [r7, #4]
 800b5a2:	f000 f943 	bl	800b82c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2202      	movs	r2, #2
 800b5aa:	761a      	strb	r2, [r3, #24]
      break;
 800b5ac:	e139      	b.n	800b822 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	795b      	ldrb	r3, [r3, #5]
 800b5b2:	4619      	mov	r1, r3
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f003 ffb5 	bl	800f524 <USBH_LL_GetURBState>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800b5be:	7bbb      	ldrb	r3, [r7, #14]
 800b5c0:	2b01      	cmp	r3, #1
 800b5c2:	d11e      	bne.n	800b602 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	7c1b      	ldrb	r3, [r3, #16]
 800b5c8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b5cc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	8adb      	ldrh	r3, [r3, #22]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d00a      	beq.n	800b5ec <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800b5d6:	7b7b      	ldrb	r3, [r7, #13]
 800b5d8:	2b80      	cmp	r3, #128	; 0x80
 800b5da:	d103      	bne.n	800b5e4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2203      	movs	r2, #3
 800b5e0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b5e2:	e115      	b.n	800b810 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2205      	movs	r2, #5
 800b5e8:	761a      	strb	r2, [r3, #24]
      break;
 800b5ea:	e111      	b.n	800b810 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800b5ec:	7b7b      	ldrb	r3, [r7, #13]
 800b5ee:	2b80      	cmp	r3, #128	; 0x80
 800b5f0:	d103      	bne.n	800b5fa <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2209      	movs	r2, #9
 800b5f6:	761a      	strb	r2, [r3, #24]
      break;
 800b5f8:	e10a      	b.n	800b810 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2207      	movs	r2, #7
 800b5fe:	761a      	strb	r2, [r3, #24]
      break;
 800b600:	e106      	b.n	800b810 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b602:	7bbb      	ldrb	r3, [r7, #14]
 800b604:	2b04      	cmp	r3, #4
 800b606:	d003      	beq.n	800b610 <USBH_HandleControl+0xcc>
 800b608:	7bbb      	ldrb	r3, [r7, #14]
 800b60a:	2b02      	cmp	r3, #2
 800b60c:	f040 8100 	bne.w	800b810 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	220b      	movs	r2, #11
 800b614:	761a      	strb	r2, [r3, #24]
      break;
 800b616:	e0fb      	b.n	800b810 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b61e:	b29a      	uxth	r2, r3
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6899      	ldr	r1, [r3, #8]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	899a      	ldrh	r2, [r3, #12]
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	791b      	ldrb	r3, [r3, #4]
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f000 f93a 	bl	800b8aa <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	2204      	movs	r2, #4
 800b63a:	761a      	strb	r2, [r3, #24]
      break;
 800b63c:	e0f1      	b.n	800b822 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	791b      	ldrb	r3, [r3, #4]
 800b642:	4619      	mov	r1, r3
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f003 ff6d 	bl	800f524 <USBH_LL_GetURBState>
 800b64a:	4603      	mov	r3, r0
 800b64c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b64e:	7bbb      	ldrb	r3, [r7, #14]
 800b650:	2b01      	cmp	r3, #1
 800b652:	d102      	bne.n	800b65a <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	2209      	movs	r2, #9
 800b658:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800b65a:	7bbb      	ldrb	r3, [r7, #14]
 800b65c:	2b05      	cmp	r3, #5
 800b65e:	d102      	bne.n	800b666 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800b660:	2303      	movs	r3, #3
 800b662:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b664:	e0d6      	b.n	800b814 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800b666:	7bbb      	ldrb	r3, [r7, #14]
 800b668:	2b04      	cmp	r3, #4
 800b66a:	f040 80d3 	bne.w	800b814 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	220b      	movs	r2, #11
 800b672:	761a      	strb	r2, [r3, #24]
      break;
 800b674:	e0ce      	b.n	800b814 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6899      	ldr	r1, [r3, #8]
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	899a      	ldrh	r2, [r3, #12]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	795b      	ldrb	r3, [r3, #5]
 800b682:	2001      	movs	r0, #1
 800b684:	9000      	str	r0, [sp, #0]
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f000 f8ea 	bl	800b860 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b692:	b29a      	uxth	r2, r3
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2206      	movs	r2, #6
 800b69c:	761a      	strb	r2, [r3, #24]
      break;
 800b69e:	e0c0      	b.n	800b822 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	795b      	ldrb	r3, [r3, #5]
 800b6a4:	4619      	mov	r1, r3
 800b6a6:	6878      	ldr	r0, [r7, #4]
 800b6a8:	f003 ff3c 	bl	800f524 <USBH_LL_GetURBState>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b6b0:	7bbb      	ldrb	r3, [r7, #14]
 800b6b2:	2b01      	cmp	r3, #1
 800b6b4:	d103      	bne.n	800b6be <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2207      	movs	r2, #7
 800b6ba:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b6bc:	e0ac      	b.n	800b818 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800b6be:	7bbb      	ldrb	r3, [r7, #14]
 800b6c0:	2b05      	cmp	r3, #5
 800b6c2:	d105      	bne.n	800b6d0 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	220c      	movs	r2, #12
 800b6c8:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b6ca:	2303      	movs	r3, #3
 800b6cc:	73fb      	strb	r3, [r7, #15]
      break;
 800b6ce:	e0a3      	b.n	800b818 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b6d0:	7bbb      	ldrb	r3, [r7, #14]
 800b6d2:	2b02      	cmp	r3, #2
 800b6d4:	d103      	bne.n	800b6de <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2205      	movs	r2, #5
 800b6da:	761a      	strb	r2, [r3, #24]
      break;
 800b6dc:	e09c      	b.n	800b818 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800b6de:	7bbb      	ldrb	r3, [r7, #14]
 800b6e0:	2b04      	cmp	r3, #4
 800b6e2:	f040 8099 	bne.w	800b818 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	220b      	movs	r2, #11
 800b6ea:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b6ec:	2302      	movs	r3, #2
 800b6ee:	73fb      	strb	r3, [r7, #15]
      break;
 800b6f0:	e092      	b.n	800b818 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	791b      	ldrb	r3, [r3, #4]
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	2100      	movs	r1, #0
 800b6fa:	6878      	ldr	r0, [r7, #4]
 800b6fc:	f000 f8d5 	bl	800b8aa <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b706:	b29a      	uxth	r2, r3
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2208      	movs	r2, #8
 800b710:	761a      	strb	r2, [r3, #24]

      break;
 800b712:	e086      	b.n	800b822 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	791b      	ldrb	r3, [r3, #4]
 800b718:	4619      	mov	r1, r3
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f003 ff02 	bl	800f524 <USBH_LL_GetURBState>
 800b720:	4603      	mov	r3, r0
 800b722:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b724:	7bbb      	ldrb	r3, [r7, #14]
 800b726:	2b01      	cmp	r3, #1
 800b728:	d105      	bne.n	800b736 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	220d      	movs	r2, #13
 800b72e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b730:	2300      	movs	r3, #0
 800b732:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b734:	e072      	b.n	800b81c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800b736:	7bbb      	ldrb	r3, [r7, #14]
 800b738:	2b04      	cmp	r3, #4
 800b73a:	d103      	bne.n	800b744 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	220b      	movs	r2, #11
 800b740:	761a      	strb	r2, [r3, #24]
      break;
 800b742:	e06b      	b.n	800b81c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800b744:	7bbb      	ldrb	r3, [r7, #14]
 800b746:	2b05      	cmp	r3, #5
 800b748:	d168      	bne.n	800b81c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800b74a:	2303      	movs	r3, #3
 800b74c:	73fb      	strb	r3, [r7, #15]
      break;
 800b74e:	e065      	b.n	800b81c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	795b      	ldrb	r3, [r3, #5]
 800b754:	2201      	movs	r2, #1
 800b756:	9200      	str	r2, [sp, #0]
 800b758:	2200      	movs	r2, #0
 800b75a:	2100      	movs	r1, #0
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	f000 f87f 	bl	800b860 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b768:	b29a      	uxth	r2, r3
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	220a      	movs	r2, #10
 800b772:	761a      	strb	r2, [r3, #24]
      break;
 800b774:	e055      	b.n	800b822 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	795b      	ldrb	r3, [r3, #5]
 800b77a:	4619      	mov	r1, r3
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f003 fed1 	bl	800f524 <USBH_LL_GetURBState>
 800b782:	4603      	mov	r3, r0
 800b784:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b786:	7bbb      	ldrb	r3, [r7, #14]
 800b788:	2b01      	cmp	r3, #1
 800b78a:	d105      	bne.n	800b798 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800b78c:	2300      	movs	r3, #0
 800b78e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	220d      	movs	r2, #13
 800b794:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b796:	e043      	b.n	800b820 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b798:	7bbb      	ldrb	r3, [r7, #14]
 800b79a:	2b02      	cmp	r3, #2
 800b79c:	d103      	bne.n	800b7a6 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2209      	movs	r2, #9
 800b7a2:	761a      	strb	r2, [r3, #24]
      break;
 800b7a4:	e03c      	b.n	800b820 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800b7a6:	7bbb      	ldrb	r3, [r7, #14]
 800b7a8:	2b04      	cmp	r3, #4
 800b7aa:	d139      	bne.n	800b820 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	220b      	movs	r2, #11
 800b7b0:	761a      	strb	r2, [r3, #24]
      break;
 800b7b2:	e035      	b.n	800b820 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	7e5b      	ldrb	r3, [r3, #25]
 800b7b8:	3301      	adds	r3, #1
 800b7ba:	b2da      	uxtb	r2, r3
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	765a      	strb	r2, [r3, #25]
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	7e5b      	ldrb	r3, [r3, #25]
 800b7c4:	2b02      	cmp	r3, #2
 800b7c6:	d806      	bhi.n	800b7d6 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2201      	movs	r2, #1
 800b7d2:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b7d4:	e025      	b.n	800b822 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b7dc:	2106      	movs	r1, #6
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	795b      	ldrb	r3, [r3, #5]
 800b7ec:	4619      	mov	r1, r3
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f000 f90c 	bl	800ba0c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	791b      	ldrb	r3, [r3, #4]
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f000 f906 	bl	800ba0c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2200      	movs	r2, #0
 800b804:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b806:	2302      	movs	r3, #2
 800b808:	73fb      	strb	r3, [r7, #15]
      break;
 800b80a:	e00a      	b.n	800b822 <USBH_HandleControl+0x2de>

    default:
      break;
 800b80c:	bf00      	nop
 800b80e:	e008      	b.n	800b822 <USBH_HandleControl+0x2de>
      break;
 800b810:	bf00      	nop
 800b812:	e006      	b.n	800b822 <USBH_HandleControl+0x2de>
      break;
 800b814:	bf00      	nop
 800b816:	e004      	b.n	800b822 <USBH_HandleControl+0x2de>
      break;
 800b818:	bf00      	nop
 800b81a:	e002      	b.n	800b822 <USBH_HandleControl+0x2de>
      break;
 800b81c:	bf00      	nop
 800b81e:	e000      	b.n	800b822 <USBH_HandleControl+0x2de>
      break;
 800b820:	bf00      	nop
  }

  return status;
 800b822:	7bfb      	ldrb	r3, [r7, #15]
}
 800b824:	4618      	mov	r0, r3
 800b826:	3710      	adds	r7, #16
 800b828:	46bd      	mov	sp, r7
 800b82a:	bd80      	pop	{r7, pc}

0800b82c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b088      	sub	sp, #32
 800b830:	af04      	add	r7, sp, #16
 800b832:	60f8      	str	r0, [r7, #12]
 800b834:	60b9      	str	r1, [r7, #8]
 800b836:	4613      	mov	r3, r2
 800b838:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b83a:	79f9      	ldrb	r1, [r7, #7]
 800b83c:	2300      	movs	r3, #0
 800b83e:	9303      	str	r3, [sp, #12]
 800b840:	2308      	movs	r3, #8
 800b842:	9302      	str	r3, [sp, #8]
 800b844:	68bb      	ldr	r3, [r7, #8]
 800b846:	9301      	str	r3, [sp, #4]
 800b848:	2300      	movs	r3, #0
 800b84a:	9300      	str	r3, [sp, #0]
 800b84c:	2300      	movs	r3, #0
 800b84e:	2200      	movs	r2, #0
 800b850:	68f8      	ldr	r0, [r7, #12]
 800b852:	f003 fe36 	bl	800f4c2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b856:	2300      	movs	r3, #0
}
 800b858:	4618      	mov	r0, r3
 800b85a:	3710      	adds	r7, #16
 800b85c:	46bd      	mov	sp, r7
 800b85e:	bd80      	pop	{r7, pc}

0800b860 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b088      	sub	sp, #32
 800b864:	af04      	add	r7, sp, #16
 800b866:	60f8      	str	r0, [r7, #12]
 800b868:	60b9      	str	r1, [r7, #8]
 800b86a:	4611      	mov	r1, r2
 800b86c:	461a      	mov	r2, r3
 800b86e:	460b      	mov	r3, r1
 800b870:	80fb      	strh	r3, [r7, #6]
 800b872:	4613      	mov	r3, r2
 800b874:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d001      	beq.n	800b884 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b880:	2300      	movs	r3, #0
 800b882:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b884:	7979      	ldrb	r1, [r7, #5]
 800b886:	7e3b      	ldrb	r3, [r7, #24]
 800b888:	9303      	str	r3, [sp, #12]
 800b88a:	88fb      	ldrh	r3, [r7, #6]
 800b88c:	9302      	str	r3, [sp, #8]
 800b88e:	68bb      	ldr	r3, [r7, #8]
 800b890:	9301      	str	r3, [sp, #4]
 800b892:	2301      	movs	r3, #1
 800b894:	9300      	str	r3, [sp, #0]
 800b896:	2300      	movs	r3, #0
 800b898:	2200      	movs	r2, #0
 800b89a:	68f8      	ldr	r0, [r7, #12]
 800b89c:	f003 fe11 	bl	800f4c2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b8a0:	2300      	movs	r3, #0
}
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	3710      	adds	r7, #16
 800b8a6:	46bd      	mov	sp, r7
 800b8a8:	bd80      	pop	{r7, pc}

0800b8aa <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b8aa:	b580      	push	{r7, lr}
 800b8ac:	b088      	sub	sp, #32
 800b8ae:	af04      	add	r7, sp, #16
 800b8b0:	60f8      	str	r0, [r7, #12]
 800b8b2:	60b9      	str	r1, [r7, #8]
 800b8b4:	4611      	mov	r1, r2
 800b8b6:	461a      	mov	r2, r3
 800b8b8:	460b      	mov	r3, r1
 800b8ba:	80fb      	strh	r3, [r7, #6]
 800b8bc:	4613      	mov	r3, r2
 800b8be:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b8c0:	7979      	ldrb	r1, [r7, #5]
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	9303      	str	r3, [sp, #12]
 800b8c6:	88fb      	ldrh	r3, [r7, #6]
 800b8c8:	9302      	str	r3, [sp, #8]
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	9301      	str	r3, [sp, #4]
 800b8ce:	2301      	movs	r3, #1
 800b8d0:	9300      	str	r3, [sp, #0]
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	68f8      	ldr	r0, [r7, #12]
 800b8d8:	f003 fdf3 	bl	800f4c2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b8dc:	2300      	movs	r3, #0

}
 800b8de:	4618      	mov	r0, r3
 800b8e0:	3710      	adds	r7, #16
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bd80      	pop	{r7, pc}

0800b8e6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b8e6:	b580      	push	{r7, lr}
 800b8e8:	b088      	sub	sp, #32
 800b8ea:	af04      	add	r7, sp, #16
 800b8ec:	60f8      	str	r0, [r7, #12]
 800b8ee:	60b9      	str	r1, [r7, #8]
 800b8f0:	4611      	mov	r1, r2
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	460b      	mov	r3, r1
 800b8f6:	80fb      	strh	r3, [r7, #6]
 800b8f8:	4613      	mov	r3, r2
 800b8fa:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b902:	2b00      	cmp	r3, #0
 800b904:	d001      	beq.n	800b90a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b906:	2300      	movs	r3, #0
 800b908:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b90a:	7979      	ldrb	r1, [r7, #5]
 800b90c:	7e3b      	ldrb	r3, [r7, #24]
 800b90e:	9303      	str	r3, [sp, #12]
 800b910:	88fb      	ldrh	r3, [r7, #6]
 800b912:	9302      	str	r3, [sp, #8]
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	9301      	str	r3, [sp, #4]
 800b918:	2301      	movs	r3, #1
 800b91a:	9300      	str	r3, [sp, #0]
 800b91c:	2302      	movs	r3, #2
 800b91e:	2200      	movs	r2, #0
 800b920:	68f8      	ldr	r0, [r7, #12]
 800b922:	f003 fdce 	bl	800f4c2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b926:	2300      	movs	r3, #0
}
 800b928:	4618      	mov	r0, r3
 800b92a:	3710      	adds	r7, #16
 800b92c:	46bd      	mov	sp, r7
 800b92e:	bd80      	pop	{r7, pc}

0800b930 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b088      	sub	sp, #32
 800b934:	af04      	add	r7, sp, #16
 800b936:	60f8      	str	r0, [r7, #12]
 800b938:	60b9      	str	r1, [r7, #8]
 800b93a:	4611      	mov	r1, r2
 800b93c:	461a      	mov	r2, r3
 800b93e:	460b      	mov	r3, r1
 800b940:	80fb      	strh	r3, [r7, #6]
 800b942:	4613      	mov	r3, r2
 800b944:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b946:	7979      	ldrb	r1, [r7, #5]
 800b948:	2300      	movs	r3, #0
 800b94a:	9303      	str	r3, [sp, #12]
 800b94c:	88fb      	ldrh	r3, [r7, #6]
 800b94e:	9302      	str	r3, [sp, #8]
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	9301      	str	r3, [sp, #4]
 800b954:	2301      	movs	r3, #1
 800b956:	9300      	str	r3, [sp, #0]
 800b958:	2302      	movs	r3, #2
 800b95a:	2201      	movs	r2, #1
 800b95c:	68f8      	ldr	r0, [r7, #12]
 800b95e:	f003 fdb0 	bl	800f4c2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b962:	2300      	movs	r3, #0
}
 800b964:	4618      	mov	r0, r3
 800b966:	3710      	adds	r7, #16
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b086      	sub	sp, #24
 800b970:	af04      	add	r7, sp, #16
 800b972:	6078      	str	r0, [r7, #4]
 800b974:	4608      	mov	r0, r1
 800b976:	4611      	mov	r1, r2
 800b978:	461a      	mov	r2, r3
 800b97a:	4603      	mov	r3, r0
 800b97c:	70fb      	strb	r3, [r7, #3]
 800b97e:	460b      	mov	r3, r1
 800b980:	70bb      	strb	r3, [r7, #2]
 800b982:	4613      	mov	r3, r2
 800b984:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b986:	7878      	ldrb	r0, [r7, #1]
 800b988:	78ba      	ldrb	r2, [r7, #2]
 800b98a:	78f9      	ldrb	r1, [r7, #3]
 800b98c:	8b3b      	ldrh	r3, [r7, #24]
 800b98e:	9302      	str	r3, [sp, #8]
 800b990:	7d3b      	ldrb	r3, [r7, #20]
 800b992:	9301      	str	r3, [sp, #4]
 800b994:	7c3b      	ldrb	r3, [r7, #16]
 800b996:	9300      	str	r3, [sp, #0]
 800b998:	4603      	mov	r3, r0
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f003 fd43 	bl	800f426 <USBH_LL_OpenPipe>

  return USBH_OK;
 800b9a0:	2300      	movs	r3, #0
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	3708      	adds	r7, #8
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}

0800b9aa <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b9aa:	b580      	push	{r7, lr}
 800b9ac:	b082      	sub	sp, #8
 800b9ae:	af00      	add	r7, sp, #0
 800b9b0:	6078      	str	r0, [r7, #4]
 800b9b2:	460b      	mov	r3, r1
 800b9b4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800b9b6:	78fb      	ldrb	r3, [r7, #3]
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	6878      	ldr	r0, [r7, #4]
 800b9bc:	f003 fd62 	bl	800f484 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b9c0:	2300      	movs	r3, #0
}
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	3708      	adds	r7, #8
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	bd80      	pop	{r7, pc}

0800b9ca <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b9ca:	b580      	push	{r7, lr}
 800b9cc:	b084      	sub	sp, #16
 800b9ce:	af00      	add	r7, sp, #0
 800b9d0:	6078      	str	r0, [r7, #4]
 800b9d2:	460b      	mov	r3, r1
 800b9d4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f000 f836 	bl	800ba48 <USBH_GetFreePipe>
 800b9dc:	4603      	mov	r3, r0
 800b9de:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b9e0:	89fb      	ldrh	r3, [r7, #14]
 800b9e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b9e6:	4293      	cmp	r3, r2
 800b9e8:	d00a      	beq.n	800ba00 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800b9ea:	78fa      	ldrb	r2, [r7, #3]
 800b9ec:	89fb      	ldrh	r3, [r7, #14]
 800b9ee:	f003 030f 	and.w	r3, r3, #15
 800b9f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b9f6:	6879      	ldr	r1, [r7, #4]
 800b9f8:	33e0      	adds	r3, #224	; 0xe0
 800b9fa:	009b      	lsls	r3, r3, #2
 800b9fc:	440b      	add	r3, r1
 800b9fe:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800ba00:	89fb      	ldrh	r3, [r7, #14]
 800ba02:	b2db      	uxtb	r3, r3
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	3710      	adds	r7, #16
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	bd80      	pop	{r7, pc}

0800ba0c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b083      	sub	sp, #12
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
 800ba14:	460b      	mov	r3, r1
 800ba16:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800ba18:	78fb      	ldrb	r3, [r7, #3]
 800ba1a:	2b0f      	cmp	r3, #15
 800ba1c:	d80d      	bhi.n	800ba3a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800ba1e:	78fb      	ldrb	r3, [r7, #3]
 800ba20:	687a      	ldr	r2, [r7, #4]
 800ba22:	33e0      	adds	r3, #224	; 0xe0
 800ba24:	009b      	lsls	r3, r3, #2
 800ba26:	4413      	add	r3, r2
 800ba28:	685a      	ldr	r2, [r3, #4]
 800ba2a:	78fb      	ldrb	r3, [r7, #3]
 800ba2c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ba30:	6879      	ldr	r1, [r7, #4]
 800ba32:	33e0      	adds	r3, #224	; 0xe0
 800ba34:	009b      	lsls	r3, r3, #2
 800ba36:	440b      	add	r3, r1
 800ba38:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ba3a:	2300      	movs	r3, #0
}
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	370c      	adds	r7, #12
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	4770      	bx	lr

0800ba48 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b085      	sub	sp, #20
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ba50:	2300      	movs	r3, #0
 800ba52:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ba54:	2300      	movs	r3, #0
 800ba56:	73fb      	strb	r3, [r7, #15]
 800ba58:	e00f      	b.n	800ba7a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ba5a:	7bfb      	ldrb	r3, [r7, #15]
 800ba5c:	687a      	ldr	r2, [r7, #4]
 800ba5e:	33e0      	adds	r3, #224	; 0xe0
 800ba60:	009b      	lsls	r3, r3, #2
 800ba62:	4413      	add	r3, r2
 800ba64:	685b      	ldr	r3, [r3, #4]
 800ba66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d102      	bne.n	800ba74 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800ba6e:	7bfb      	ldrb	r3, [r7, #15]
 800ba70:	b29b      	uxth	r3, r3
 800ba72:	e007      	b.n	800ba84 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ba74:	7bfb      	ldrb	r3, [r7, #15]
 800ba76:	3301      	adds	r3, #1
 800ba78:	73fb      	strb	r3, [r7, #15]
 800ba7a:	7bfb      	ldrb	r3, [r7, #15]
 800ba7c:	2b0f      	cmp	r3, #15
 800ba7e:	d9ec      	bls.n	800ba5a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ba80:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800ba84:	4618      	mov	r0, r3
 800ba86:	3714      	adds	r7, #20
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8e:	4770      	bx	lr

0800ba90 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b084      	sub	sp, #16
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	4603      	mov	r3, r0
 800ba98:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ba9a:	79fb      	ldrb	r3, [r7, #7]
 800ba9c:	4a08      	ldr	r2, [pc, #32]	; (800bac0 <disk_status+0x30>)
 800ba9e:	009b      	lsls	r3, r3, #2
 800baa0:	4413      	add	r3, r2
 800baa2:	685b      	ldr	r3, [r3, #4]
 800baa4:	685b      	ldr	r3, [r3, #4]
 800baa6:	79fa      	ldrb	r2, [r7, #7]
 800baa8:	4905      	ldr	r1, [pc, #20]	; (800bac0 <disk_status+0x30>)
 800baaa:	440a      	add	r2, r1
 800baac:	7a12      	ldrb	r2, [r2, #8]
 800baae:	4610      	mov	r0, r2
 800bab0:	4798      	blx	r3
 800bab2:	4603      	mov	r3, r0
 800bab4:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bab6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bab8:	4618      	mov	r0, r3
 800baba:	3710      	adds	r7, #16
 800babc:	46bd      	mov	sp, r7
 800babe:	bd80      	pop	{r7, pc}
 800bac0:	20001e10 	.word	0x20001e10

0800bac4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b084      	sub	sp, #16
 800bac8:	af00      	add	r7, sp, #0
 800baca:	4603      	mov	r3, r0
 800bacc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bace:	2300      	movs	r3, #0
 800bad0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bad2:	79fb      	ldrb	r3, [r7, #7]
 800bad4:	4a0d      	ldr	r2, [pc, #52]	; (800bb0c <disk_initialize+0x48>)
 800bad6:	5cd3      	ldrb	r3, [r2, r3]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d111      	bne.n	800bb00 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800badc:	79fb      	ldrb	r3, [r7, #7]
 800bade:	4a0b      	ldr	r2, [pc, #44]	; (800bb0c <disk_initialize+0x48>)
 800bae0:	2101      	movs	r1, #1
 800bae2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bae4:	79fb      	ldrb	r3, [r7, #7]
 800bae6:	4a09      	ldr	r2, [pc, #36]	; (800bb0c <disk_initialize+0x48>)
 800bae8:	009b      	lsls	r3, r3, #2
 800baea:	4413      	add	r3, r2
 800baec:	685b      	ldr	r3, [r3, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	79fa      	ldrb	r2, [r7, #7]
 800baf2:	4906      	ldr	r1, [pc, #24]	; (800bb0c <disk_initialize+0x48>)
 800baf4:	440a      	add	r2, r1
 800baf6:	7a12      	ldrb	r2, [r2, #8]
 800baf8:	4610      	mov	r0, r2
 800bafa:	4798      	blx	r3
 800bafc:	4603      	mov	r3, r0
 800bafe:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800bb00:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb02:	4618      	mov	r0, r3
 800bb04:	3710      	adds	r7, #16
 800bb06:	46bd      	mov	sp, r7
 800bb08:	bd80      	pop	{r7, pc}
 800bb0a:	bf00      	nop
 800bb0c:	20001e10 	.word	0x20001e10

0800bb10 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bb10:	b590      	push	{r4, r7, lr}
 800bb12:	b087      	sub	sp, #28
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	60b9      	str	r1, [r7, #8]
 800bb18:	607a      	str	r2, [r7, #4]
 800bb1a:	603b      	str	r3, [r7, #0]
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bb20:	7bfb      	ldrb	r3, [r7, #15]
 800bb22:	4a0a      	ldr	r2, [pc, #40]	; (800bb4c <disk_read+0x3c>)
 800bb24:	009b      	lsls	r3, r3, #2
 800bb26:	4413      	add	r3, r2
 800bb28:	685b      	ldr	r3, [r3, #4]
 800bb2a:	689c      	ldr	r4, [r3, #8]
 800bb2c:	7bfb      	ldrb	r3, [r7, #15]
 800bb2e:	4a07      	ldr	r2, [pc, #28]	; (800bb4c <disk_read+0x3c>)
 800bb30:	4413      	add	r3, r2
 800bb32:	7a18      	ldrb	r0, [r3, #8]
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	687a      	ldr	r2, [r7, #4]
 800bb38:	68b9      	ldr	r1, [r7, #8]
 800bb3a:	47a0      	blx	r4
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	75fb      	strb	r3, [r7, #23]
  return res;
 800bb40:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	371c      	adds	r7, #28
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd90      	pop	{r4, r7, pc}
 800bb4a:	bf00      	nop
 800bb4c:	20001e10 	.word	0x20001e10

0800bb50 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bb50:	b590      	push	{r4, r7, lr}
 800bb52:	b087      	sub	sp, #28
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	60b9      	str	r1, [r7, #8]
 800bb58:	607a      	str	r2, [r7, #4]
 800bb5a:	603b      	str	r3, [r7, #0]
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bb60:	7bfb      	ldrb	r3, [r7, #15]
 800bb62:	4a0a      	ldr	r2, [pc, #40]	; (800bb8c <disk_write+0x3c>)
 800bb64:	009b      	lsls	r3, r3, #2
 800bb66:	4413      	add	r3, r2
 800bb68:	685b      	ldr	r3, [r3, #4]
 800bb6a:	68dc      	ldr	r4, [r3, #12]
 800bb6c:	7bfb      	ldrb	r3, [r7, #15]
 800bb6e:	4a07      	ldr	r2, [pc, #28]	; (800bb8c <disk_write+0x3c>)
 800bb70:	4413      	add	r3, r2
 800bb72:	7a18      	ldrb	r0, [r3, #8]
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	68b9      	ldr	r1, [r7, #8]
 800bb7a:	47a0      	blx	r4
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	75fb      	strb	r3, [r7, #23]
  return res;
 800bb80:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	371c      	adds	r7, #28
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd90      	pop	{r4, r7, pc}
 800bb8a:	bf00      	nop
 800bb8c:	20001e10 	.word	0x20001e10

0800bb90 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b084      	sub	sp, #16
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	4603      	mov	r3, r0
 800bb98:	603a      	str	r2, [r7, #0]
 800bb9a:	71fb      	strb	r3, [r7, #7]
 800bb9c:	460b      	mov	r3, r1
 800bb9e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bba0:	79fb      	ldrb	r3, [r7, #7]
 800bba2:	4a09      	ldr	r2, [pc, #36]	; (800bbc8 <disk_ioctl+0x38>)
 800bba4:	009b      	lsls	r3, r3, #2
 800bba6:	4413      	add	r3, r2
 800bba8:	685b      	ldr	r3, [r3, #4]
 800bbaa:	691b      	ldr	r3, [r3, #16]
 800bbac:	79fa      	ldrb	r2, [r7, #7]
 800bbae:	4906      	ldr	r1, [pc, #24]	; (800bbc8 <disk_ioctl+0x38>)
 800bbb0:	440a      	add	r2, r1
 800bbb2:	7a10      	ldrb	r0, [r2, #8]
 800bbb4:	79b9      	ldrb	r1, [r7, #6]
 800bbb6:	683a      	ldr	r2, [r7, #0]
 800bbb8:	4798      	blx	r3
 800bbba:	4603      	mov	r3, r0
 800bbbc:	73fb      	strb	r3, [r7, #15]
  return res;
 800bbbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	3710      	adds	r7, #16
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd80      	pop	{r7, pc}
 800bbc8:	20001e10 	.word	0x20001e10

0800bbcc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bbcc:	b480      	push	{r7}
 800bbce:	b085      	sub	sp, #20
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	3301      	adds	r3, #1
 800bbd8:	781b      	ldrb	r3, [r3, #0]
 800bbda:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bbdc:	89fb      	ldrh	r3, [r7, #14]
 800bbde:	021b      	lsls	r3, r3, #8
 800bbe0:	b21a      	sxth	r2, r3
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	781b      	ldrb	r3, [r3, #0]
 800bbe6:	b21b      	sxth	r3, r3
 800bbe8:	4313      	orrs	r3, r2
 800bbea:	b21b      	sxth	r3, r3
 800bbec:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bbee:	89fb      	ldrh	r3, [r7, #14]
}
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	3714      	adds	r7, #20
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfa:	4770      	bx	lr

0800bbfc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b085      	sub	sp, #20
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	3303      	adds	r3, #3
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	021b      	lsls	r3, r3, #8
 800bc10:	687a      	ldr	r2, [r7, #4]
 800bc12:	3202      	adds	r2, #2
 800bc14:	7812      	ldrb	r2, [r2, #0]
 800bc16:	4313      	orrs	r3, r2
 800bc18:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	021b      	lsls	r3, r3, #8
 800bc1e:	687a      	ldr	r2, [r7, #4]
 800bc20:	3201      	adds	r2, #1
 800bc22:	7812      	ldrb	r2, [r2, #0]
 800bc24:	4313      	orrs	r3, r2
 800bc26:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	021b      	lsls	r3, r3, #8
 800bc2c:	687a      	ldr	r2, [r7, #4]
 800bc2e:	7812      	ldrb	r2, [r2, #0]
 800bc30:	4313      	orrs	r3, r2
 800bc32:	60fb      	str	r3, [r7, #12]
	return rv;
 800bc34:	68fb      	ldr	r3, [r7, #12]
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	3714      	adds	r7, #20
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc40:	4770      	bx	lr

0800bc42 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bc42:	b480      	push	{r7}
 800bc44:	b083      	sub	sp, #12
 800bc46:	af00      	add	r7, sp, #0
 800bc48:	6078      	str	r0, [r7, #4]
 800bc4a:	460b      	mov	r3, r1
 800bc4c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	1c5a      	adds	r2, r3, #1
 800bc52:	607a      	str	r2, [r7, #4]
 800bc54:	887a      	ldrh	r2, [r7, #2]
 800bc56:	b2d2      	uxtb	r2, r2
 800bc58:	701a      	strb	r2, [r3, #0]
 800bc5a:	887b      	ldrh	r3, [r7, #2]
 800bc5c:	0a1b      	lsrs	r3, r3, #8
 800bc5e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	1c5a      	adds	r2, r3, #1
 800bc64:	607a      	str	r2, [r7, #4]
 800bc66:	887a      	ldrh	r2, [r7, #2]
 800bc68:	b2d2      	uxtb	r2, r2
 800bc6a:	701a      	strb	r2, [r3, #0]
}
 800bc6c:	bf00      	nop
 800bc6e:	370c      	adds	r7, #12
 800bc70:	46bd      	mov	sp, r7
 800bc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc76:	4770      	bx	lr

0800bc78 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bc78:	b480      	push	{r7}
 800bc7a:	b083      	sub	sp, #12
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	6078      	str	r0, [r7, #4]
 800bc80:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	1c5a      	adds	r2, r3, #1
 800bc86:	607a      	str	r2, [r7, #4]
 800bc88:	683a      	ldr	r2, [r7, #0]
 800bc8a:	b2d2      	uxtb	r2, r2
 800bc8c:	701a      	strb	r2, [r3, #0]
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	0a1b      	lsrs	r3, r3, #8
 800bc92:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	1c5a      	adds	r2, r3, #1
 800bc98:	607a      	str	r2, [r7, #4]
 800bc9a:	683a      	ldr	r2, [r7, #0]
 800bc9c:	b2d2      	uxtb	r2, r2
 800bc9e:	701a      	strb	r2, [r3, #0]
 800bca0:	683b      	ldr	r3, [r7, #0]
 800bca2:	0a1b      	lsrs	r3, r3, #8
 800bca4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	1c5a      	adds	r2, r3, #1
 800bcaa:	607a      	str	r2, [r7, #4]
 800bcac:	683a      	ldr	r2, [r7, #0]
 800bcae:	b2d2      	uxtb	r2, r2
 800bcb0:	701a      	strb	r2, [r3, #0]
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	0a1b      	lsrs	r3, r3, #8
 800bcb6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	1c5a      	adds	r2, r3, #1
 800bcbc:	607a      	str	r2, [r7, #4]
 800bcbe:	683a      	ldr	r2, [r7, #0]
 800bcc0:	b2d2      	uxtb	r2, r2
 800bcc2:	701a      	strb	r2, [r3, #0]
}
 800bcc4:	bf00      	nop
 800bcc6:	370c      	adds	r7, #12
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcce:	4770      	bx	lr

0800bcd0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bcd0:	b480      	push	{r7}
 800bcd2:	b087      	sub	sp, #28
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	60f8      	str	r0, [r7, #12]
 800bcd8:	60b9      	str	r1, [r7, #8]
 800bcda:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bce0:	68bb      	ldr	r3, [r7, #8]
 800bce2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d00d      	beq.n	800bd06 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bcea:	693a      	ldr	r2, [r7, #16]
 800bcec:	1c53      	adds	r3, r2, #1
 800bcee:	613b      	str	r3, [r7, #16]
 800bcf0:	697b      	ldr	r3, [r7, #20]
 800bcf2:	1c59      	adds	r1, r3, #1
 800bcf4:	6179      	str	r1, [r7, #20]
 800bcf6:	7812      	ldrb	r2, [r2, #0]
 800bcf8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	3b01      	subs	r3, #1
 800bcfe:	607b      	str	r3, [r7, #4]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d1f1      	bne.n	800bcea <mem_cpy+0x1a>
	}
}
 800bd06:	bf00      	nop
 800bd08:	371c      	adds	r7, #28
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd10:	4770      	bx	lr

0800bd12 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bd12:	b480      	push	{r7}
 800bd14:	b087      	sub	sp, #28
 800bd16:	af00      	add	r7, sp, #0
 800bd18:	60f8      	str	r0, [r7, #12]
 800bd1a:	60b9      	str	r1, [r7, #8]
 800bd1c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bd22:	697b      	ldr	r3, [r7, #20]
 800bd24:	1c5a      	adds	r2, r3, #1
 800bd26:	617a      	str	r2, [r7, #20]
 800bd28:	68ba      	ldr	r2, [r7, #8]
 800bd2a:	b2d2      	uxtb	r2, r2
 800bd2c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	3b01      	subs	r3, #1
 800bd32:	607b      	str	r3, [r7, #4]
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d1f3      	bne.n	800bd22 <mem_set+0x10>
}
 800bd3a:	bf00      	nop
 800bd3c:	bf00      	nop
 800bd3e:	371c      	adds	r7, #28
 800bd40:	46bd      	mov	sp, r7
 800bd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd46:	4770      	bx	lr

0800bd48 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bd48:	b480      	push	{r7}
 800bd4a:	b089      	sub	sp, #36	; 0x24
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	60f8      	str	r0, [r7, #12]
 800bd50:	60b9      	str	r1, [r7, #8]
 800bd52:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	61fb      	str	r3, [r7, #28]
 800bd58:	68bb      	ldr	r3, [r7, #8]
 800bd5a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bd60:	69fb      	ldr	r3, [r7, #28]
 800bd62:	1c5a      	adds	r2, r3, #1
 800bd64:	61fa      	str	r2, [r7, #28]
 800bd66:	781b      	ldrb	r3, [r3, #0]
 800bd68:	4619      	mov	r1, r3
 800bd6a:	69bb      	ldr	r3, [r7, #24]
 800bd6c:	1c5a      	adds	r2, r3, #1
 800bd6e:	61ba      	str	r2, [r7, #24]
 800bd70:	781b      	ldrb	r3, [r3, #0]
 800bd72:	1acb      	subs	r3, r1, r3
 800bd74:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	3b01      	subs	r3, #1
 800bd7a:	607b      	str	r3, [r7, #4]
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d002      	beq.n	800bd88 <mem_cmp+0x40>
 800bd82:	697b      	ldr	r3, [r7, #20]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d0eb      	beq.n	800bd60 <mem_cmp+0x18>

	return r;
 800bd88:	697b      	ldr	r3, [r7, #20]
}
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	3724      	adds	r7, #36	; 0x24
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd94:	4770      	bx	lr

0800bd96 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bd96:	b480      	push	{r7}
 800bd98:	b083      	sub	sp, #12
 800bd9a:	af00      	add	r7, sp, #0
 800bd9c:	6078      	str	r0, [r7, #4]
 800bd9e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bda0:	e002      	b.n	800bda8 <chk_chr+0x12>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	3301      	adds	r3, #1
 800bda6:	607b      	str	r3, [r7, #4]
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	781b      	ldrb	r3, [r3, #0]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d005      	beq.n	800bdbc <chk_chr+0x26>
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	781b      	ldrb	r3, [r3, #0]
 800bdb4:	461a      	mov	r2, r3
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	4293      	cmp	r3, r2
 800bdba:	d1f2      	bne.n	800bda2 <chk_chr+0xc>
	return *str;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	781b      	ldrb	r3, [r3, #0]
}
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	370c      	adds	r7, #12
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdca:	4770      	bx	lr

0800bdcc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bdcc:	b480      	push	{r7}
 800bdce:	b085      	sub	sp, #20
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
 800bdd4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	60bb      	str	r3, [r7, #8]
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	60fb      	str	r3, [r7, #12]
 800bdde:	e029      	b.n	800be34 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bde0:	4a27      	ldr	r2, [pc, #156]	; (800be80 <chk_lock+0xb4>)
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	011b      	lsls	r3, r3, #4
 800bde6:	4413      	add	r3, r2
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d01d      	beq.n	800be2a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bdee:	4a24      	ldr	r2, [pc, #144]	; (800be80 <chk_lock+0xb4>)
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	011b      	lsls	r3, r3, #4
 800bdf4:	4413      	add	r3, r2
 800bdf6:	681a      	ldr	r2, [r3, #0]
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	429a      	cmp	r2, r3
 800bdfe:	d116      	bne.n	800be2e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800be00:	4a1f      	ldr	r2, [pc, #124]	; (800be80 <chk_lock+0xb4>)
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	011b      	lsls	r3, r3, #4
 800be06:	4413      	add	r3, r2
 800be08:	3304      	adds	r3, #4
 800be0a:	681a      	ldr	r2, [r3, #0]
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800be10:	429a      	cmp	r2, r3
 800be12:	d10c      	bne.n	800be2e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800be14:	4a1a      	ldr	r2, [pc, #104]	; (800be80 <chk_lock+0xb4>)
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	011b      	lsls	r3, r3, #4
 800be1a:	4413      	add	r3, r2
 800be1c:	3308      	adds	r3, #8
 800be1e:	681a      	ldr	r2, [r3, #0]
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800be24:	429a      	cmp	r2, r3
 800be26:	d102      	bne.n	800be2e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800be28:	e007      	b.n	800be3a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800be2a:	2301      	movs	r3, #1
 800be2c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	3301      	adds	r3, #1
 800be32:	60fb      	str	r3, [r7, #12]
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	2b01      	cmp	r3, #1
 800be38:	d9d2      	bls.n	800bde0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	2b02      	cmp	r3, #2
 800be3e:	d109      	bne.n	800be54 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800be40:	68bb      	ldr	r3, [r7, #8]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d102      	bne.n	800be4c <chk_lock+0x80>
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	2b02      	cmp	r3, #2
 800be4a:	d101      	bne.n	800be50 <chk_lock+0x84>
 800be4c:	2300      	movs	r3, #0
 800be4e:	e010      	b.n	800be72 <chk_lock+0xa6>
 800be50:	2312      	movs	r3, #18
 800be52:	e00e      	b.n	800be72 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d108      	bne.n	800be6c <chk_lock+0xa0>
 800be5a:	4a09      	ldr	r2, [pc, #36]	; (800be80 <chk_lock+0xb4>)
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	011b      	lsls	r3, r3, #4
 800be60:	4413      	add	r3, r2
 800be62:	330c      	adds	r3, #12
 800be64:	881b      	ldrh	r3, [r3, #0]
 800be66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be6a:	d101      	bne.n	800be70 <chk_lock+0xa4>
 800be6c:	2310      	movs	r3, #16
 800be6e:	e000      	b.n	800be72 <chk_lock+0xa6>
 800be70:	2300      	movs	r3, #0
}
 800be72:	4618      	mov	r0, r3
 800be74:	3714      	adds	r7, #20
 800be76:	46bd      	mov	sp, r7
 800be78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7c:	4770      	bx	lr
 800be7e:	bf00      	nop
 800be80:	20001bf0 	.word	0x20001bf0

0800be84 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800be84:	b480      	push	{r7}
 800be86:	b083      	sub	sp, #12
 800be88:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800be8a:	2300      	movs	r3, #0
 800be8c:	607b      	str	r3, [r7, #4]
 800be8e:	e002      	b.n	800be96 <enq_lock+0x12>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	3301      	adds	r3, #1
 800be94:	607b      	str	r3, [r7, #4]
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	2b01      	cmp	r3, #1
 800be9a:	d806      	bhi.n	800beaa <enq_lock+0x26>
 800be9c:	4a09      	ldr	r2, [pc, #36]	; (800bec4 <enq_lock+0x40>)
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	011b      	lsls	r3, r3, #4
 800bea2:	4413      	add	r3, r2
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d1f2      	bne.n	800be90 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2b02      	cmp	r3, #2
 800beae:	bf14      	ite	ne
 800beb0:	2301      	movne	r3, #1
 800beb2:	2300      	moveq	r3, #0
 800beb4:	b2db      	uxtb	r3, r3
}
 800beb6:	4618      	mov	r0, r3
 800beb8:	370c      	adds	r7, #12
 800beba:	46bd      	mov	sp, r7
 800bebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec0:	4770      	bx	lr
 800bec2:	bf00      	nop
 800bec4:	20001bf0 	.word	0x20001bf0

0800bec8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bec8:	b480      	push	{r7}
 800beca:	b085      	sub	sp, #20
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
 800bed0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bed2:	2300      	movs	r3, #0
 800bed4:	60fb      	str	r3, [r7, #12]
 800bed6:	e01f      	b.n	800bf18 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800bed8:	4a41      	ldr	r2, [pc, #260]	; (800bfe0 <inc_lock+0x118>)
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	011b      	lsls	r3, r3, #4
 800bede:	4413      	add	r3, r2
 800bee0:	681a      	ldr	r2, [r3, #0]
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	429a      	cmp	r2, r3
 800bee8:	d113      	bne.n	800bf12 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800beea:	4a3d      	ldr	r2, [pc, #244]	; (800bfe0 <inc_lock+0x118>)
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	011b      	lsls	r3, r3, #4
 800bef0:	4413      	add	r3, r2
 800bef2:	3304      	adds	r3, #4
 800bef4:	681a      	ldr	r2, [r3, #0]
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800befa:	429a      	cmp	r2, r3
 800befc:	d109      	bne.n	800bf12 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800befe:	4a38      	ldr	r2, [pc, #224]	; (800bfe0 <inc_lock+0x118>)
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	011b      	lsls	r3, r3, #4
 800bf04:	4413      	add	r3, r2
 800bf06:	3308      	adds	r3, #8
 800bf08:	681a      	ldr	r2, [r3, #0]
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800bf0e:	429a      	cmp	r2, r3
 800bf10:	d006      	beq.n	800bf20 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	3301      	adds	r3, #1
 800bf16:	60fb      	str	r3, [r7, #12]
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	2b01      	cmp	r3, #1
 800bf1c:	d9dc      	bls.n	800bed8 <inc_lock+0x10>
 800bf1e:	e000      	b.n	800bf22 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800bf20:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	2b02      	cmp	r3, #2
 800bf26:	d132      	bne.n	800bf8e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	60fb      	str	r3, [r7, #12]
 800bf2c:	e002      	b.n	800bf34 <inc_lock+0x6c>
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	3301      	adds	r3, #1
 800bf32:	60fb      	str	r3, [r7, #12]
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	2b01      	cmp	r3, #1
 800bf38:	d806      	bhi.n	800bf48 <inc_lock+0x80>
 800bf3a:	4a29      	ldr	r2, [pc, #164]	; (800bfe0 <inc_lock+0x118>)
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	011b      	lsls	r3, r3, #4
 800bf40:	4413      	add	r3, r2
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d1f2      	bne.n	800bf2e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	2b02      	cmp	r3, #2
 800bf4c:	d101      	bne.n	800bf52 <inc_lock+0x8a>
 800bf4e:	2300      	movs	r3, #0
 800bf50:	e040      	b.n	800bfd4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681a      	ldr	r2, [r3, #0]
 800bf56:	4922      	ldr	r1, [pc, #136]	; (800bfe0 <inc_lock+0x118>)
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	011b      	lsls	r3, r3, #4
 800bf5c:	440b      	add	r3, r1
 800bf5e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	689a      	ldr	r2, [r3, #8]
 800bf64:	491e      	ldr	r1, [pc, #120]	; (800bfe0 <inc_lock+0x118>)
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	011b      	lsls	r3, r3, #4
 800bf6a:	440b      	add	r3, r1
 800bf6c:	3304      	adds	r3, #4
 800bf6e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	695a      	ldr	r2, [r3, #20]
 800bf74:	491a      	ldr	r1, [pc, #104]	; (800bfe0 <inc_lock+0x118>)
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	011b      	lsls	r3, r3, #4
 800bf7a:	440b      	add	r3, r1
 800bf7c:	3308      	adds	r3, #8
 800bf7e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800bf80:	4a17      	ldr	r2, [pc, #92]	; (800bfe0 <inc_lock+0x118>)
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	011b      	lsls	r3, r3, #4
 800bf86:	4413      	add	r3, r2
 800bf88:	330c      	adds	r3, #12
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800bf8e:	683b      	ldr	r3, [r7, #0]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d009      	beq.n	800bfa8 <inc_lock+0xe0>
 800bf94:	4a12      	ldr	r2, [pc, #72]	; (800bfe0 <inc_lock+0x118>)
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	011b      	lsls	r3, r3, #4
 800bf9a:	4413      	add	r3, r2
 800bf9c:	330c      	adds	r3, #12
 800bf9e:	881b      	ldrh	r3, [r3, #0]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d001      	beq.n	800bfa8 <inc_lock+0xe0>
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	e015      	b.n	800bfd4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d108      	bne.n	800bfc0 <inc_lock+0xf8>
 800bfae:	4a0c      	ldr	r2, [pc, #48]	; (800bfe0 <inc_lock+0x118>)
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	011b      	lsls	r3, r3, #4
 800bfb4:	4413      	add	r3, r2
 800bfb6:	330c      	adds	r3, #12
 800bfb8:	881b      	ldrh	r3, [r3, #0]
 800bfba:	3301      	adds	r3, #1
 800bfbc:	b29a      	uxth	r2, r3
 800bfbe:	e001      	b.n	800bfc4 <inc_lock+0xfc>
 800bfc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bfc4:	4906      	ldr	r1, [pc, #24]	; (800bfe0 <inc_lock+0x118>)
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	011b      	lsls	r3, r3, #4
 800bfca:	440b      	add	r3, r1
 800bfcc:	330c      	adds	r3, #12
 800bfce:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	3301      	adds	r3, #1
}
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	3714      	adds	r7, #20
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfde:	4770      	bx	lr
 800bfe0:	20001bf0 	.word	0x20001bf0

0800bfe4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	b085      	sub	sp, #20
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	3b01      	subs	r3, #1
 800bff0:	607b      	str	r3, [r7, #4]
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2b01      	cmp	r3, #1
 800bff6:	d825      	bhi.n	800c044 <dec_lock+0x60>
		n = Files[i].ctr;
 800bff8:	4a17      	ldr	r2, [pc, #92]	; (800c058 <dec_lock+0x74>)
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	011b      	lsls	r3, r3, #4
 800bffe:	4413      	add	r3, r2
 800c000:	330c      	adds	r3, #12
 800c002:	881b      	ldrh	r3, [r3, #0]
 800c004:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c006:	89fb      	ldrh	r3, [r7, #14]
 800c008:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c00c:	d101      	bne.n	800c012 <dec_lock+0x2e>
 800c00e:	2300      	movs	r3, #0
 800c010:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c012:	89fb      	ldrh	r3, [r7, #14]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d002      	beq.n	800c01e <dec_lock+0x3a>
 800c018:	89fb      	ldrh	r3, [r7, #14]
 800c01a:	3b01      	subs	r3, #1
 800c01c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c01e:	4a0e      	ldr	r2, [pc, #56]	; (800c058 <dec_lock+0x74>)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	011b      	lsls	r3, r3, #4
 800c024:	4413      	add	r3, r2
 800c026:	330c      	adds	r3, #12
 800c028:	89fa      	ldrh	r2, [r7, #14]
 800c02a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c02c:	89fb      	ldrh	r3, [r7, #14]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d105      	bne.n	800c03e <dec_lock+0x5a>
 800c032:	4a09      	ldr	r2, [pc, #36]	; (800c058 <dec_lock+0x74>)
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	011b      	lsls	r3, r3, #4
 800c038:	4413      	add	r3, r2
 800c03a:	2200      	movs	r2, #0
 800c03c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c03e:	2300      	movs	r3, #0
 800c040:	737b      	strb	r3, [r7, #13]
 800c042:	e001      	b.n	800c048 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c044:	2302      	movs	r3, #2
 800c046:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c048:	7b7b      	ldrb	r3, [r7, #13]
}
 800c04a:	4618      	mov	r0, r3
 800c04c:	3714      	adds	r7, #20
 800c04e:	46bd      	mov	sp, r7
 800c050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c054:	4770      	bx	lr
 800c056:	bf00      	nop
 800c058:	20001bf0 	.word	0x20001bf0

0800c05c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c05c:	b480      	push	{r7}
 800c05e:	b085      	sub	sp, #20
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c064:	2300      	movs	r3, #0
 800c066:	60fb      	str	r3, [r7, #12]
 800c068:	e010      	b.n	800c08c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c06a:	4a0d      	ldr	r2, [pc, #52]	; (800c0a0 <clear_lock+0x44>)
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	011b      	lsls	r3, r3, #4
 800c070:	4413      	add	r3, r2
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	687a      	ldr	r2, [r7, #4]
 800c076:	429a      	cmp	r2, r3
 800c078:	d105      	bne.n	800c086 <clear_lock+0x2a>
 800c07a:	4a09      	ldr	r2, [pc, #36]	; (800c0a0 <clear_lock+0x44>)
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	011b      	lsls	r3, r3, #4
 800c080:	4413      	add	r3, r2
 800c082:	2200      	movs	r2, #0
 800c084:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	3301      	adds	r3, #1
 800c08a:	60fb      	str	r3, [r7, #12]
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	2b01      	cmp	r3, #1
 800c090:	d9eb      	bls.n	800c06a <clear_lock+0xe>
	}
}
 800c092:	bf00      	nop
 800c094:	bf00      	nop
 800c096:	3714      	adds	r7, #20
 800c098:	46bd      	mov	sp, r7
 800c09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09e:	4770      	bx	lr
 800c0a0:	20001bf0 	.word	0x20001bf0

0800c0a4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b086      	sub	sp, #24
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	78db      	ldrb	r3, [r3, #3]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d034      	beq.n	800c122 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0bc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	7858      	ldrb	r0, [r3, #1]
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	697a      	ldr	r2, [r7, #20]
 800c0cc:	f7ff fd40 	bl	800bb50 <disk_write>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d002      	beq.n	800c0dc <sync_window+0x38>
			res = FR_DISK_ERR;
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	73fb      	strb	r3, [r7, #15]
 800c0da:	e022      	b.n	800c122 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0e6:	697a      	ldr	r2, [r7, #20]
 800c0e8:	1ad2      	subs	r2, r2, r3
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	69db      	ldr	r3, [r3, #28]
 800c0ee:	429a      	cmp	r2, r3
 800c0f0:	d217      	bcs.n	800c122 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	789b      	ldrb	r3, [r3, #2]
 800c0f6:	613b      	str	r3, [r7, #16]
 800c0f8:	e010      	b.n	800c11c <sync_window+0x78>
					wsect += fs->fsize;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	69db      	ldr	r3, [r3, #28]
 800c0fe:	697a      	ldr	r2, [r7, #20]
 800c100:	4413      	add	r3, r2
 800c102:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	7858      	ldrb	r0, [r3, #1]
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c10e:	2301      	movs	r3, #1
 800c110:	697a      	ldr	r2, [r7, #20]
 800c112:	f7ff fd1d 	bl	800bb50 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c116:	693b      	ldr	r3, [r7, #16]
 800c118:	3b01      	subs	r3, #1
 800c11a:	613b      	str	r3, [r7, #16]
 800c11c:	693b      	ldr	r3, [r7, #16]
 800c11e:	2b01      	cmp	r3, #1
 800c120:	d8eb      	bhi.n	800c0fa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c122:	7bfb      	ldrb	r3, [r7, #15]
}
 800c124:	4618      	mov	r0, r3
 800c126:	3718      	adds	r7, #24
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}

0800c12c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b084      	sub	sp, #16
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
 800c134:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c136:	2300      	movs	r3, #0
 800c138:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c13e:	683a      	ldr	r2, [r7, #0]
 800c140:	429a      	cmp	r2, r3
 800c142:	d01b      	beq.n	800c17c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	f7ff ffad 	bl	800c0a4 <sync_window>
 800c14a:	4603      	mov	r3, r0
 800c14c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c14e:	7bfb      	ldrb	r3, [r7, #15]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d113      	bne.n	800c17c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	7858      	ldrb	r0, [r3, #1]
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c15e:	2301      	movs	r3, #1
 800c160:	683a      	ldr	r2, [r7, #0]
 800c162:	f7ff fcd5 	bl	800bb10 <disk_read>
 800c166:	4603      	mov	r3, r0
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d004      	beq.n	800c176 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c16c:	f04f 33ff 	mov.w	r3, #4294967295
 800c170:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c172:	2301      	movs	r3, #1
 800c174:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	683a      	ldr	r2, [r7, #0]
 800c17a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800c17c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3710      	adds	r7, #16
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}
	...

0800c188 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b084      	sub	sp, #16
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c190:	6878      	ldr	r0, [r7, #4]
 800c192:	f7ff ff87 	bl	800c0a4 <sync_window>
 800c196:	4603      	mov	r3, r0
 800c198:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c19a:	7bfb      	ldrb	r3, [r7, #15]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d158      	bne.n	800c252 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	781b      	ldrb	r3, [r3, #0]
 800c1a4:	2b03      	cmp	r3, #3
 800c1a6:	d148      	bne.n	800c23a <sync_fs+0xb2>
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	791b      	ldrb	r3, [r3, #4]
 800c1ac:	2b01      	cmp	r3, #1
 800c1ae:	d144      	bne.n	800c23a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	3334      	adds	r3, #52	; 0x34
 800c1b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c1b8:	2100      	movs	r1, #0
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f7ff fda9 	bl	800bd12 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	3334      	adds	r3, #52	; 0x34
 800c1c4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c1c8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	f7ff fd38 	bl	800bc42 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	3334      	adds	r3, #52	; 0x34
 800c1d6:	4921      	ldr	r1, [pc, #132]	; (800c25c <sync_fs+0xd4>)
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f7ff fd4d 	bl	800bc78 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	3334      	adds	r3, #52	; 0x34
 800c1e2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c1e6:	491e      	ldr	r1, [pc, #120]	; (800c260 <sync_fs+0xd8>)
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	f7ff fd45 	bl	800bc78 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	3334      	adds	r3, #52	; 0x34
 800c1f2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	695b      	ldr	r3, [r3, #20]
 800c1fa:	4619      	mov	r1, r3
 800c1fc:	4610      	mov	r0, r2
 800c1fe:	f7ff fd3b 	bl	800bc78 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	3334      	adds	r3, #52	; 0x34
 800c206:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	691b      	ldr	r3, [r3, #16]
 800c20e:	4619      	mov	r1, r3
 800c210:	4610      	mov	r0, r2
 800c212:	f7ff fd31 	bl	800bc78 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6a1b      	ldr	r3, [r3, #32]
 800c21a:	1c5a      	adds	r2, r3, #1
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	7858      	ldrb	r0, [r3, #1]
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c22e:	2301      	movs	r3, #1
 800c230:	f7ff fc8e 	bl	800bb50 <disk_write>
			fs->fsi_flag = 0;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	2200      	movs	r2, #0
 800c238:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	785b      	ldrb	r3, [r3, #1]
 800c23e:	2200      	movs	r2, #0
 800c240:	2100      	movs	r1, #0
 800c242:	4618      	mov	r0, r3
 800c244:	f7ff fca4 	bl	800bb90 <disk_ioctl>
 800c248:	4603      	mov	r3, r0
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d001      	beq.n	800c252 <sync_fs+0xca>
 800c24e:	2301      	movs	r3, #1
 800c250:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c252:	7bfb      	ldrb	r3, [r7, #15]
}
 800c254:	4618      	mov	r0, r3
 800c256:	3710      	adds	r7, #16
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}
 800c25c:	41615252 	.word	0x41615252
 800c260:	61417272 	.word	0x61417272

0800c264 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c264:	b480      	push	{r7}
 800c266:	b083      	sub	sp, #12
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
 800c26c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	3b02      	subs	r3, #2
 800c272:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	699b      	ldr	r3, [r3, #24]
 800c278:	3b02      	subs	r3, #2
 800c27a:	683a      	ldr	r2, [r7, #0]
 800c27c:	429a      	cmp	r2, r3
 800c27e:	d301      	bcc.n	800c284 <clust2sect+0x20>
 800c280:	2300      	movs	r3, #0
 800c282:	e008      	b.n	800c296 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	895b      	ldrh	r3, [r3, #10]
 800c288:	461a      	mov	r2, r3
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	fb03 f202 	mul.w	r2, r3, r2
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c294:	4413      	add	r3, r2
}
 800c296:	4618      	mov	r0, r3
 800c298:	370c      	adds	r7, #12
 800c29a:	46bd      	mov	sp, r7
 800c29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a0:	4770      	bx	lr

0800c2a2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c2a2:	b580      	push	{r7, lr}
 800c2a4:	b086      	sub	sp, #24
 800c2a6:	af00      	add	r7, sp, #0
 800c2a8:	6078      	str	r0, [r7, #4]
 800c2aa:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c2b2:	683b      	ldr	r3, [r7, #0]
 800c2b4:	2b01      	cmp	r3, #1
 800c2b6:	d904      	bls.n	800c2c2 <get_fat+0x20>
 800c2b8:	693b      	ldr	r3, [r7, #16]
 800c2ba:	699b      	ldr	r3, [r3, #24]
 800c2bc:	683a      	ldr	r2, [r7, #0]
 800c2be:	429a      	cmp	r2, r3
 800c2c0:	d302      	bcc.n	800c2c8 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	617b      	str	r3, [r7, #20]
 800c2c6:	e08f      	b.n	800c3e8 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c2c8:	f04f 33ff 	mov.w	r3, #4294967295
 800c2cc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c2ce:	693b      	ldr	r3, [r7, #16]
 800c2d0:	781b      	ldrb	r3, [r3, #0]
 800c2d2:	2b03      	cmp	r3, #3
 800c2d4:	d062      	beq.n	800c39c <get_fat+0xfa>
 800c2d6:	2b03      	cmp	r3, #3
 800c2d8:	dc7c      	bgt.n	800c3d4 <get_fat+0x132>
 800c2da:	2b01      	cmp	r3, #1
 800c2dc:	d002      	beq.n	800c2e4 <get_fat+0x42>
 800c2de:	2b02      	cmp	r3, #2
 800c2e0:	d042      	beq.n	800c368 <get_fat+0xc6>
 800c2e2:	e077      	b.n	800c3d4 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	60fb      	str	r3, [r7, #12]
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	085b      	lsrs	r3, r3, #1
 800c2ec:	68fa      	ldr	r2, [r7, #12]
 800c2ee:	4413      	add	r3, r2
 800c2f0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	0a5b      	lsrs	r3, r3, #9
 800c2fa:	4413      	add	r3, r2
 800c2fc:	4619      	mov	r1, r3
 800c2fe:	6938      	ldr	r0, [r7, #16]
 800c300:	f7ff ff14 	bl	800c12c <move_window>
 800c304:	4603      	mov	r3, r0
 800c306:	2b00      	cmp	r3, #0
 800c308:	d167      	bne.n	800c3da <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	1c5a      	adds	r2, r3, #1
 800c30e:	60fa      	str	r2, [r7, #12]
 800c310:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c314:	693a      	ldr	r2, [r7, #16]
 800c316:	4413      	add	r3, r2
 800c318:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c31c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	0a5b      	lsrs	r3, r3, #9
 800c326:	4413      	add	r3, r2
 800c328:	4619      	mov	r1, r3
 800c32a:	6938      	ldr	r0, [r7, #16]
 800c32c:	f7ff fefe 	bl	800c12c <move_window>
 800c330:	4603      	mov	r3, r0
 800c332:	2b00      	cmp	r3, #0
 800c334:	d153      	bne.n	800c3de <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c33c:	693a      	ldr	r2, [r7, #16]
 800c33e:	4413      	add	r3, r2
 800c340:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c344:	021b      	lsls	r3, r3, #8
 800c346:	461a      	mov	r2, r3
 800c348:	68bb      	ldr	r3, [r7, #8]
 800c34a:	4313      	orrs	r3, r2
 800c34c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c34e:	683b      	ldr	r3, [r7, #0]
 800c350:	f003 0301 	and.w	r3, r3, #1
 800c354:	2b00      	cmp	r3, #0
 800c356:	d002      	beq.n	800c35e <get_fat+0xbc>
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	091b      	lsrs	r3, r3, #4
 800c35c:	e002      	b.n	800c364 <get_fat+0xc2>
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c364:	617b      	str	r3, [r7, #20]
			break;
 800c366:	e03f      	b.n	800c3e8 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c368:	693b      	ldr	r3, [r7, #16]
 800c36a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	0a1b      	lsrs	r3, r3, #8
 800c370:	4413      	add	r3, r2
 800c372:	4619      	mov	r1, r3
 800c374:	6938      	ldr	r0, [r7, #16]
 800c376:	f7ff fed9 	bl	800c12c <move_window>
 800c37a:	4603      	mov	r3, r0
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d130      	bne.n	800c3e2 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	005b      	lsls	r3, r3, #1
 800c38a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c38e:	4413      	add	r3, r2
 800c390:	4618      	mov	r0, r3
 800c392:	f7ff fc1b 	bl	800bbcc <ld_word>
 800c396:	4603      	mov	r3, r0
 800c398:	617b      	str	r3, [r7, #20]
			break;
 800c39a:	e025      	b.n	800c3e8 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c39c:	693b      	ldr	r3, [r7, #16]
 800c39e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	09db      	lsrs	r3, r3, #7
 800c3a4:	4413      	add	r3, r2
 800c3a6:	4619      	mov	r1, r3
 800c3a8:	6938      	ldr	r0, [r7, #16]
 800c3aa:	f7ff febf 	bl	800c12c <move_window>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d118      	bne.n	800c3e6 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	009b      	lsls	r3, r3, #2
 800c3be:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c3c2:	4413      	add	r3, r2
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	f7ff fc19 	bl	800bbfc <ld_dword>
 800c3ca:	4603      	mov	r3, r0
 800c3cc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c3d0:	617b      	str	r3, [r7, #20]
			break;
 800c3d2:	e009      	b.n	800c3e8 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c3d4:	2301      	movs	r3, #1
 800c3d6:	617b      	str	r3, [r7, #20]
 800c3d8:	e006      	b.n	800c3e8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c3da:	bf00      	nop
 800c3dc:	e004      	b.n	800c3e8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c3de:	bf00      	nop
 800c3e0:	e002      	b.n	800c3e8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c3e2:	bf00      	nop
 800c3e4:	e000      	b.n	800c3e8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c3e6:	bf00      	nop
		}
	}

	return val;
 800c3e8:	697b      	ldr	r3, [r7, #20]
}
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	3718      	adds	r7, #24
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}

0800c3f2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c3f2:	b590      	push	{r4, r7, lr}
 800c3f4:	b089      	sub	sp, #36	; 0x24
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	60f8      	str	r0, [r7, #12]
 800c3fa:	60b9      	str	r1, [r7, #8]
 800c3fc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c3fe:	2302      	movs	r3, #2
 800c400:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c402:	68bb      	ldr	r3, [r7, #8]
 800c404:	2b01      	cmp	r3, #1
 800c406:	f240 80d9 	bls.w	800c5bc <put_fat+0x1ca>
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	699b      	ldr	r3, [r3, #24]
 800c40e:	68ba      	ldr	r2, [r7, #8]
 800c410:	429a      	cmp	r2, r3
 800c412:	f080 80d3 	bcs.w	800c5bc <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	781b      	ldrb	r3, [r3, #0]
 800c41a:	2b03      	cmp	r3, #3
 800c41c:	f000 8096 	beq.w	800c54c <put_fat+0x15a>
 800c420:	2b03      	cmp	r3, #3
 800c422:	f300 80cb 	bgt.w	800c5bc <put_fat+0x1ca>
 800c426:	2b01      	cmp	r3, #1
 800c428:	d002      	beq.n	800c430 <put_fat+0x3e>
 800c42a:	2b02      	cmp	r3, #2
 800c42c:	d06e      	beq.n	800c50c <put_fat+0x11a>
 800c42e:	e0c5      	b.n	800c5bc <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	61bb      	str	r3, [r7, #24]
 800c434:	69bb      	ldr	r3, [r7, #24]
 800c436:	085b      	lsrs	r3, r3, #1
 800c438:	69ba      	ldr	r2, [r7, #24]
 800c43a:	4413      	add	r3, r2
 800c43c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c442:	69bb      	ldr	r3, [r7, #24]
 800c444:	0a5b      	lsrs	r3, r3, #9
 800c446:	4413      	add	r3, r2
 800c448:	4619      	mov	r1, r3
 800c44a:	68f8      	ldr	r0, [r7, #12]
 800c44c:	f7ff fe6e 	bl	800c12c <move_window>
 800c450:	4603      	mov	r3, r0
 800c452:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c454:	7ffb      	ldrb	r3, [r7, #31]
 800c456:	2b00      	cmp	r3, #0
 800c458:	f040 80a9 	bne.w	800c5ae <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c462:	69bb      	ldr	r3, [r7, #24]
 800c464:	1c59      	adds	r1, r3, #1
 800c466:	61b9      	str	r1, [r7, #24]
 800c468:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c46c:	4413      	add	r3, r2
 800c46e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	f003 0301 	and.w	r3, r3, #1
 800c476:	2b00      	cmp	r3, #0
 800c478:	d00d      	beq.n	800c496 <put_fat+0xa4>
 800c47a:	697b      	ldr	r3, [r7, #20]
 800c47c:	781b      	ldrb	r3, [r3, #0]
 800c47e:	b25b      	sxtb	r3, r3
 800c480:	f003 030f 	and.w	r3, r3, #15
 800c484:	b25a      	sxtb	r2, r3
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	b2db      	uxtb	r3, r3
 800c48a:	011b      	lsls	r3, r3, #4
 800c48c:	b25b      	sxtb	r3, r3
 800c48e:	4313      	orrs	r3, r2
 800c490:	b25b      	sxtb	r3, r3
 800c492:	b2db      	uxtb	r3, r3
 800c494:	e001      	b.n	800c49a <put_fat+0xa8>
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	b2db      	uxtb	r3, r3
 800c49a:	697a      	ldr	r2, [r7, #20]
 800c49c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	2201      	movs	r2, #1
 800c4a2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c4a8:	69bb      	ldr	r3, [r7, #24]
 800c4aa:	0a5b      	lsrs	r3, r3, #9
 800c4ac:	4413      	add	r3, r2
 800c4ae:	4619      	mov	r1, r3
 800c4b0:	68f8      	ldr	r0, [r7, #12]
 800c4b2:	f7ff fe3b 	bl	800c12c <move_window>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c4ba:	7ffb      	ldrb	r3, [r7, #31]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d178      	bne.n	800c5b2 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c4c6:	69bb      	ldr	r3, [r7, #24]
 800c4c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4cc:	4413      	add	r3, r2
 800c4ce:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c4d0:	68bb      	ldr	r3, [r7, #8]
 800c4d2:	f003 0301 	and.w	r3, r3, #1
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d003      	beq.n	800c4e2 <put_fat+0xf0>
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	091b      	lsrs	r3, r3, #4
 800c4de:	b2db      	uxtb	r3, r3
 800c4e0:	e00e      	b.n	800c500 <put_fat+0x10e>
 800c4e2:	697b      	ldr	r3, [r7, #20]
 800c4e4:	781b      	ldrb	r3, [r3, #0]
 800c4e6:	b25b      	sxtb	r3, r3
 800c4e8:	f023 030f 	bic.w	r3, r3, #15
 800c4ec:	b25a      	sxtb	r2, r3
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	0a1b      	lsrs	r3, r3, #8
 800c4f2:	b25b      	sxtb	r3, r3
 800c4f4:	f003 030f 	and.w	r3, r3, #15
 800c4f8:	b25b      	sxtb	r3, r3
 800c4fa:	4313      	orrs	r3, r2
 800c4fc:	b25b      	sxtb	r3, r3
 800c4fe:	b2db      	uxtb	r3, r3
 800c500:	697a      	ldr	r2, [r7, #20]
 800c502:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	2201      	movs	r2, #1
 800c508:	70da      	strb	r2, [r3, #3]
			break;
 800c50a:	e057      	b.n	800c5bc <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	0a1b      	lsrs	r3, r3, #8
 800c514:	4413      	add	r3, r2
 800c516:	4619      	mov	r1, r3
 800c518:	68f8      	ldr	r0, [r7, #12]
 800c51a:	f7ff fe07 	bl	800c12c <move_window>
 800c51e:	4603      	mov	r3, r0
 800c520:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c522:	7ffb      	ldrb	r3, [r7, #31]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d146      	bne.n	800c5b6 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c52e:	68bb      	ldr	r3, [r7, #8]
 800c530:	005b      	lsls	r3, r3, #1
 800c532:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c536:	4413      	add	r3, r2
 800c538:	687a      	ldr	r2, [r7, #4]
 800c53a:	b292      	uxth	r2, r2
 800c53c:	4611      	mov	r1, r2
 800c53e:	4618      	mov	r0, r3
 800c540:	f7ff fb7f 	bl	800bc42 <st_word>
			fs->wflag = 1;
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	2201      	movs	r2, #1
 800c548:	70da      	strb	r2, [r3, #3]
			break;
 800c54a:	e037      	b.n	800c5bc <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c550:	68bb      	ldr	r3, [r7, #8]
 800c552:	09db      	lsrs	r3, r3, #7
 800c554:	4413      	add	r3, r2
 800c556:	4619      	mov	r1, r3
 800c558:	68f8      	ldr	r0, [r7, #12]
 800c55a:	f7ff fde7 	bl	800c12c <move_window>
 800c55e:	4603      	mov	r3, r0
 800c560:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c562:	7ffb      	ldrb	r3, [r7, #31]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d128      	bne.n	800c5ba <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c574:	68bb      	ldr	r3, [r7, #8]
 800c576:	009b      	lsls	r3, r3, #2
 800c578:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c57c:	4413      	add	r3, r2
 800c57e:	4618      	mov	r0, r3
 800c580:	f7ff fb3c 	bl	800bbfc <ld_dword>
 800c584:	4603      	mov	r3, r0
 800c586:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c58a:	4323      	orrs	r3, r4
 800c58c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c594:	68bb      	ldr	r3, [r7, #8]
 800c596:	009b      	lsls	r3, r3, #2
 800c598:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c59c:	4413      	add	r3, r2
 800c59e:	6879      	ldr	r1, [r7, #4]
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f7ff fb69 	bl	800bc78 <st_dword>
			fs->wflag = 1;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	2201      	movs	r2, #1
 800c5aa:	70da      	strb	r2, [r3, #3]
			break;
 800c5ac:	e006      	b.n	800c5bc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c5ae:	bf00      	nop
 800c5b0:	e004      	b.n	800c5bc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c5b2:	bf00      	nop
 800c5b4:	e002      	b.n	800c5bc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c5b6:	bf00      	nop
 800c5b8:	e000      	b.n	800c5bc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c5ba:	bf00      	nop
		}
	}
	return res;
 800c5bc:	7ffb      	ldrb	r3, [r7, #31]
}
 800c5be:	4618      	mov	r0, r3
 800c5c0:	3724      	adds	r7, #36	; 0x24
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd90      	pop	{r4, r7, pc}

0800c5c6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c5c6:	b580      	push	{r7, lr}
 800c5c8:	b088      	sub	sp, #32
 800c5ca:	af00      	add	r7, sp, #0
 800c5cc:	60f8      	str	r0, [r7, #12]
 800c5ce:	60b9      	str	r1, [r7, #8]
 800c5d0:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	2b01      	cmp	r3, #1
 800c5e0:	d904      	bls.n	800c5ec <remove_chain+0x26>
 800c5e2:	69bb      	ldr	r3, [r7, #24]
 800c5e4:	699b      	ldr	r3, [r3, #24]
 800c5e6:	68ba      	ldr	r2, [r7, #8]
 800c5e8:	429a      	cmp	r2, r3
 800c5ea:	d301      	bcc.n	800c5f0 <remove_chain+0x2a>
 800c5ec:	2302      	movs	r3, #2
 800c5ee:	e04b      	b.n	800c688 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d00c      	beq.n	800c610 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c5f6:	f04f 32ff 	mov.w	r2, #4294967295
 800c5fa:	6879      	ldr	r1, [r7, #4]
 800c5fc:	69b8      	ldr	r0, [r7, #24]
 800c5fe:	f7ff fef8 	bl	800c3f2 <put_fat>
 800c602:	4603      	mov	r3, r0
 800c604:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c606:	7ffb      	ldrb	r3, [r7, #31]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d001      	beq.n	800c610 <remove_chain+0x4a>
 800c60c:	7ffb      	ldrb	r3, [r7, #31]
 800c60e:	e03b      	b.n	800c688 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c610:	68b9      	ldr	r1, [r7, #8]
 800c612:	68f8      	ldr	r0, [r7, #12]
 800c614:	f7ff fe45 	bl	800c2a2 <get_fat>
 800c618:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c61a:	697b      	ldr	r3, [r7, #20]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d031      	beq.n	800c684 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c620:	697b      	ldr	r3, [r7, #20]
 800c622:	2b01      	cmp	r3, #1
 800c624:	d101      	bne.n	800c62a <remove_chain+0x64>
 800c626:	2302      	movs	r3, #2
 800c628:	e02e      	b.n	800c688 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c62a:	697b      	ldr	r3, [r7, #20]
 800c62c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c630:	d101      	bne.n	800c636 <remove_chain+0x70>
 800c632:	2301      	movs	r3, #1
 800c634:	e028      	b.n	800c688 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c636:	2200      	movs	r2, #0
 800c638:	68b9      	ldr	r1, [r7, #8]
 800c63a:	69b8      	ldr	r0, [r7, #24]
 800c63c:	f7ff fed9 	bl	800c3f2 <put_fat>
 800c640:	4603      	mov	r3, r0
 800c642:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c644:	7ffb      	ldrb	r3, [r7, #31]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d001      	beq.n	800c64e <remove_chain+0x88>
 800c64a:	7ffb      	ldrb	r3, [r7, #31]
 800c64c:	e01c      	b.n	800c688 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c64e:	69bb      	ldr	r3, [r7, #24]
 800c650:	695a      	ldr	r2, [r3, #20]
 800c652:	69bb      	ldr	r3, [r7, #24]
 800c654:	699b      	ldr	r3, [r3, #24]
 800c656:	3b02      	subs	r3, #2
 800c658:	429a      	cmp	r2, r3
 800c65a:	d20b      	bcs.n	800c674 <remove_chain+0xae>
			fs->free_clst++;
 800c65c:	69bb      	ldr	r3, [r7, #24]
 800c65e:	695b      	ldr	r3, [r3, #20]
 800c660:	1c5a      	adds	r2, r3, #1
 800c662:	69bb      	ldr	r3, [r7, #24]
 800c664:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800c666:	69bb      	ldr	r3, [r7, #24]
 800c668:	791b      	ldrb	r3, [r3, #4]
 800c66a:	f043 0301 	orr.w	r3, r3, #1
 800c66e:	b2da      	uxtb	r2, r3
 800c670:	69bb      	ldr	r3, [r7, #24]
 800c672:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c674:	697b      	ldr	r3, [r7, #20]
 800c676:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c678:	69bb      	ldr	r3, [r7, #24]
 800c67a:	699b      	ldr	r3, [r3, #24]
 800c67c:	68ba      	ldr	r2, [r7, #8]
 800c67e:	429a      	cmp	r2, r3
 800c680:	d3c6      	bcc.n	800c610 <remove_chain+0x4a>
 800c682:	e000      	b.n	800c686 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c684:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c686:	2300      	movs	r3, #0
}
 800c688:	4618      	mov	r0, r3
 800c68a:	3720      	adds	r7, #32
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}

0800c690 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c690:	b580      	push	{r7, lr}
 800c692:	b088      	sub	sp, #32
 800c694:	af00      	add	r7, sp, #0
 800c696:	6078      	str	r0, [r7, #4]
 800c698:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d10d      	bne.n	800c6c2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c6a6:	693b      	ldr	r3, [r7, #16]
 800c6a8:	691b      	ldr	r3, [r3, #16]
 800c6aa:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c6ac:	69bb      	ldr	r3, [r7, #24]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d004      	beq.n	800c6bc <create_chain+0x2c>
 800c6b2:	693b      	ldr	r3, [r7, #16]
 800c6b4:	699b      	ldr	r3, [r3, #24]
 800c6b6:	69ba      	ldr	r2, [r7, #24]
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d31b      	bcc.n	800c6f4 <create_chain+0x64>
 800c6bc:	2301      	movs	r3, #1
 800c6be:	61bb      	str	r3, [r7, #24]
 800c6c0:	e018      	b.n	800c6f4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c6c2:	6839      	ldr	r1, [r7, #0]
 800c6c4:	6878      	ldr	r0, [r7, #4]
 800c6c6:	f7ff fdec 	bl	800c2a2 <get_fat>
 800c6ca:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	2b01      	cmp	r3, #1
 800c6d0:	d801      	bhi.n	800c6d6 <create_chain+0x46>
 800c6d2:	2301      	movs	r3, #1
 800c6d4:	e070      	b.n	800c7b8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6dc:	d101      	bne.n	800c6e2 <create_chain+0x52>
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	e06a      	b.n	800c7b8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c6e2:	693b      	ldr	r3, [r7, #16]
 800c6e4:	699b      	ldr	r3, [r3, #24]
 800c6e6:	68fa      	ldr	r2, [r7, #12]
 800c6e8:	429a      	cmp	r2, r3
 800c6ea:	d201      	bcs.n	800c6f0 <create_chain+0x60>
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	e063      	b.n	800c7b8 <create_chain+0x128>
		scl = clst;
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c6f4:	69bb      	ldr	r3, [r7, #24]
 800c6f6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c6f8:	69fb      	ldr	r3, [r7, #28]
 800c6fa:	3301      	adds	r3, #1
 800c6fc:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c6fe:	693b      	ldr	r3, [r7, #16]
 800c700:	699b      	ldr	r3, [r3, #24]
 800c702:	69fa      	ldr	r2, [r7, #28]
 800c704:	429a      	cmp	r2, r3
 800c706:	d307      	bcc.n	800c718 <create_chain+0x88>
				ncl = 2;
 800c708:	2302      	movs	r3, #2
 800c70a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c70c:	69fa      	ldr	r2, [r7, #28]
 800c70e:	69bb      	ldr	r3, [r7, #24]
 800c710:	429a      	cmp	r2, r3
 800c712:	d901      	bls.n	800c718 <create_chain+0x88>
 800c714:	2300      	movs	r3, #0
 800c716:	e04f      	b.n	800c7b8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c718:	69f9      	ldr	r1, [r7, #28]
 800c71a:	6878      	ldr	r0, [r7, #4]
 800c71c:	f7ff fdc1 	bl	800c2a2 <get_fat>
 800c720:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d00e      	beq.n	800c746 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	2b01      	cmp	r3, #1
 800c72c:	d003      	beq.n	800c736 <create_chain+0xa6>
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c734:	d101      	bne.n	800c73a <create_chain+0xaa>
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	e03e      	b.n	800c7b8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c73a:	69fa      	ldr	r2, [r7, #28]
 800c73c:	69bb      	ldr	r3, [r7, #24]
 800c73e:	429a      	cmp	r2, r3
 800c740:	d1da      	bne.n	800c6f8 <create_chain+0x68>
 800c742:	2300      	movs	r3, #0
 800c744:	e038      	b.n	800c7b8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c746:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c748:	f04f 32ff 	mov.w	r2, #4294967295
 800c74c:	69f9      	ldr	r1, [r7, #28]
 800c74e:	6938      	ldr	r0, [r7, #16]
 800c750:	f7ff fe4f 	bl	800c3f2 <put_fat>
 800c754:	4603      	mov	r3, r0
 800c756:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c758:	7dfb      	ldrb	r3, [r7, #23]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d109      	bne.n	800c772 <create_chain+0xe2>
 800c75e:	683b      	ldr	r3, [r7, #0]
 800c760:	2b00      	cmp	r3, #0
 800c762:	d006      	beq.n	800c772 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c764:	69fa      	ldr	r2, [r7, #28]
 800c766:	6839      	ldr	r1, [r7, #0]
 800c768:	6938      	ldr	r0, [r7, #16]
 800c76a:	f7ff fe42 	bl	800c3f2 <put_fat>
 800c76e:	4603      	mov	r3, r0
 800c770:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c772:	7dfb      	ldrb	r3, [r7, #23]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d116      	bne.n	800c7a6 <create_chain+0x116>
		fs->last_clst = ncl;
 800c778:	693b      	ldr	r3, [r7, #16]
 800c77a:	69fa      	ldr	r2, [r7, #28]
 800c77c:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c77e:	693b      	ldr	r3, [r7, #16]
 800c780:	695a      	ldr	r2, [r3, #20]
 800c782:	693b      	ldr	r3, [r7, #16]
 800c784:	699b      	ldr	r3, [r3, #24]
 800c786:	3b02      	subs	r3, #2
 800c788:	429a      	cmp	r2, r3
 800c78a:	d804      	bhi.n	800c796 <create_chain+0x106>
 800c78c:	693b      	ldr	r3, [r7, #16]
 800c78e:	695b      	ldr	r3, [r3, #20]
 800c790:	1e5a      	subs	r2, r3, #1
 800c792:	693b      	ldr	r3, [r7, #16]
 800c794:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800c796:	693b      	ldr	r3, [r7, #16]
 800c798:	791b      	ldrb	r3, [r3, #4]
 800c79a:	f043 0301 	orr.w	r3, r3, #1
 800c79e:	b2da      	uxtb	r2, r3
 800c7a0:	693b      	ldr	r3, [r7, #16]
 800c7a2:	711a      	strb	r2, [r3, #4]
 800c7a4:	e007      	b.n	800c7b6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c7a6:	7dfb      	ldrb	r3, [r7, #23]
 800c7a8:	2b01      	cmp	r3, #1
 800c7aa:	d102      	bne.n	800c7b2 <create_chain+0x122>
 800c7ac:	f04f 33ff 	mov.w	r3, #4294967295
 800c7b0:	e000      	b.n	800c7b4 <create_chain+0x124>
 800c7b2:	2301      	movs	r3, #1
 800c7b4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c7b6:	69fb      	ldr	r3, [r7, #28]
}
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	3720      	adds	r7, #32
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd80      	pop	{r7, pc}

0800c7c0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c7c0:	b480      	push	{r7}
 800c7c2:	b087      	sub	sp, #28
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
 800c7c8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7d4:	3304      	adds	r3, #4
 800c7d6:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	0a5b      	lsrs	r3, r3, #9
 800c7dc:	68fa      	ldr	r2, [r7, #12]
 800c7de:	8952      	ldrh	r2, [r2, #10]
 800c7e0:	fbb3 f3f2 	udiv	r3, r3, r2
 800c7e4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	1d1a      	adds	r2, r3, #4
 800c7ea:	613a      	str	r2, [r7, #16]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d101      	bne.n	800c7fa <clmt_clust+0x3a>
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	e010      	b.n	800c81c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c7fa:	697a      	ldr	r2, [r7, #20]
 800c7fc:	68bb      	ldr	r3, [r7, #8]
 800c7fe:	429a      	cmp	r2, r3
 800c800:	d307      	bcc.n	800c812 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c802:	697a      	ldr	r2, [r7, #20]
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	1ad3      	subs	r3, r2, r3
 800c808:	617b      	str	r3, [r7, #20]
 800c80a:	693b      	ldr	r3, [r7, #16]
 800c80c:	3304      	adds	r3, #4
 800c80e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c810:	e7e9      	b.n	800c7e6 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c812:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c814:	693b      	ldr	r3, [r7, #16]
 800c816:	681a      	ldr	r2, [r3, #0]
 800c818:	697b      	ldr	r3, [r7, #20]
 800c81a:	4413      	add	r3, r2
}
 800c81c:	4618      	mov	r0, r3
 800c81e:	371c      	adds	r7, #28
 800c820:	46bd      	mov	sp, r7
 800c822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c826:	4770      	bx	lr

0800c828 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b086      	sub	sp, #24
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
 800c830:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c838:	683b      	ldr	r3, [r7, #0]
 800c83a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c83e:	d204      	bcs.n	800c84a <dir_sdi+0x22>
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	f003 031f 	and.w	r3, r3, #31
 800c846:	2b00      	cmp	r3, #0
 800c848:	d001      	beq.n	800c84e <dir_sdi+0x26>
		return FR_INT_ERR;
 800c84a:	2302      	movs	r3, #2
 800c84c:	e063      	b.n	800c916 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	683a      	ldr	r2, [r7, #0]
 800c852:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	689b      	ldr	r3, [r3, #8]
 800c858:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c85a:	697b      	ldr	r3, [r7, #20]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d106      	bne.n	800c86e <dir_sdi+0x46>
 800c860:	693b      	ldr	r3, [r7, #16]
 800c862:	781b      	ldrb	r3, [r3, #0]
 800c864:	2b02      	cmp	r3, #2
 800c866:	d902      	bls.n	800c86e <dir_sdi+0x46>
		clst = fs->dirbase;
 800c868:	693b      	ldr	r3, [r7, #16]
 800c86a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c86c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d10c      	bne.n	800c88e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	095b      	lsrs	r3, r3, #5
 800c878:	693a      	ldr	r2, [r7, #16]
 800c87a:	8912      	ldrh	r2, [r2, #8]
 800c87c:	4293      	cmp	r3, r2
 800c87e:	d301      	bcc.n	800c884 <dir_sdi+0x5c>
 800c880:	2302      	movs	r3, #2
 800c882:	e048      	b.n	800c916 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c884:	693b      	ldr	r3, [r7, #16]
 800c886:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	61da      	str	r2, [r3, #28]
 800c88c:	e029      	b.n	800c8e2 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c88e:	693b      	ldr	r3, [r7, #16]
 800c890:	895b      	ldrh	r3, [r3, #10]
 800c892:	025b      	lsls	r3, r3, #9
 800c894:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c896:	e019      	b.n	800c8cc <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	6979      	ldr	r1, [r7, #20]
 800c89c:	4618      	mov	r0, r3
 800c89e:	f7ff fd00 	bl	800c2a2 <get_fat>
 800c8a2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8aa:	d101      	bne.n	800c8b0 <dir_sdi+0x88>
 800c8ac:	2301      	movs	r3, #1
 800c8ae:	e032      	b.n	800c916 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c8b0:	697b      	ldr	r3, [r7, #20]
 800c8b2:	2b01      	cmp	r3, #1
 800c8b4:	d904      	bls.n	800c8c0 <dir_sdi+0x98>
 800c8b6:	693b      	ldr	r3, [r7, #16]
 800c8b8:	699b      	ldr	r3, [r3, #24]
 800c8ba:	697a      	ldr	r2, [r7, #20]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d301      	bcc.n	800c8c4 <dir_sdi+0x9c>
 800c8c0:	2302      	movs	r3, #2
 800c8c2:	e028      	b.n	800c916 <dir_sdi+0xee>
			ofs -= csz;
 800c8c4:	683a      	ldr	r2, [r7, #0]
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	1ad3      	subs	r3, r2, r3
 800c8ca:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c8cc:	683a      	ldr	r2, [r7, #0]
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	429a      	cmp	r2, r3
 800c8d2:	d2e1      	bcs.n	800c898 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c8d4:	6979      	ldr	r1, [r7, #20]
 800c8d6:	6938      	ldr	r0, [r7, #16]
 800c8d8:	f7ff fcc4 	bl	800c264 <clust2sect>
 800c8dc:	4602      	mov	r2, r0
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	697a      	ldr	r2, [r7, #20]
 800c8e6:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	69db      	ldr	r3, [r3, #28]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d101      	bne.n	800c8f4 <dir_sdi+0xcc>
 800c8f0:	2302      	movs	r3, #2
 800c8f2:	e010      	b.n	800c916 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	69da      	ldr	r2, [r3, #28]
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	0a5b      	lsrs	r3, r3, #9
 800c8fc:	441a      	add	r2, r3
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c902:	693b      	ldr	r3, [r7, #16]
 800c904:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c90e:	441a      	add	r2, r3
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c914:	2300      	movs	r3, #0
}
 800c916:	4618      	mov	r0, r3
 800c918:	3718      	adds	r7, #24
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bd80      	pop	{r7, pc}

0800c91e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c91e:	b580      	push	{r7, lr}
 800c920:	b086      	sub	sp, #24
 800c922:	af00      	add	r7, sp, #0
 800c924:	6078      	str	r0, [r7, #4]
 800c926:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	695b      	ldr	r3, [r3, #20]
 800c932:	3320      	adds	r3, #32
 800c934:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	69db      	ldr	r3, [r3, #28]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d003      	beq.n	800c946 <dir_next+0x28>
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c944:	d301      	bcc.n	800c94a <dir_next+0x2c>
 800c946:	2304      	movs	r3, #4
 800c948:	e0aa      	b.n	800caa0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c94a:	68bb      	ldr	r3, [r7, #8]
 800c94c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c950:	2b00      	cmp	r3, #0
 800c952:	f040 8098 	bne.w	800ca86 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	69db      	ldr	r3, [r3, #28]
 800c95a:	1c5a      	adds	r2, r3, #1
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	699b      	ldr	r3, [r3, #24]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d10b      	bne.n	800c980 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c968:	68bb      	ldr	r3, [r7, #8]
 800c96a:	095b      	lsrs	r3, r3, #5
 800c96c:	68fa      	ldr	r2, [r7, #12]
 800c96e:	8912      	ldrh	r2, [r2, #8]
 800c970:	4293      	cmp	r3, r2
 800c972:	f0c0 8088 	bcc.w	800ca86 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	2200      	movs	r2, #0
 800c97a:	61da      	str	r2, [r3, #28]
 800c97c:	2304      	movs	r3, #4
 800c97e:	e08f      	b.n	800caa0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	0a5b      	lsrs	r3, r3, #9
 800c984:	68fa      	ldr	r2, [r7, #12]
 800c986:	8952      	ldrh	r2, [r2, #10]
 800c988:	3a01      	subs	r2, #1
 800c98a:	4013      	ands	r3, r2
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d17a      	bne.n	800ca86 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c990:	687a      	ldr	r2, [r7, #4]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	699b      	ldr	r3, [r3, #24]
 800c996:	4619      	mov	r1, r3
 800c998:	4610      	mov	r0, r2
 800c99a:	f7ff fc82 	bl	800c2a2 <get_fat>
 800c99e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	2b01      	cmp	r3, #1
 800c9a4:	d801      	bhi.n	800c9aa <dir_next+0x8c>
 800c9a6:	2302      	movs	r3, #2
 800c9a8:	e07a      	b.n	800caa0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c9aa:	697b      	ldr	r3, [r7, #20]
 800c9ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9b0:	d101      	bne.n	800c9b6 <dir_next+0x98>
 800c9b2:	2301      	movs	r3, #1
 800c9b4:	e074      	b.n	800caa0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	699b      	ldr	r3, [r3, #24]
 800c9ba:	697a      	ldr	r2, [r7, #20]
 800c9bc:	429a      	cmp	r2, r3
 800c9be:	d358      	bcc.n	800ca72 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d104      	bne.n	800c9d0 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	2200      	movs	r2, #0
 800c9ca:	61da      	str	r2, [r3, #28]
 800c9cc:	2304      	movs	r3, #4
 800c9ce:	e067      	b.n	800caa0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c9d0:	687a      	ldr	r2, [r7, #4]
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	699b      	ldr	r3, [r3, #24]
 800c9d6:	4619      	mov	r1, r3
 800c9d8:	4610      	mov	r0, r2
 800c9da:	f7ff fe59 	bl	800c690 <create_chain>
 800c9de:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c9e0:	697b      	ldr	r3, [r7, #20]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d101      	bne.n	800c9ea <dir_next+0xcc>
 800c9e6:	2307      	movs	r3, #7
 800c9e8:	e05a      	b.n	800caa0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c9ea:	697b      	ldr	r3, [r7, #20]
 800c9ec:	2b01      	cmp	r3, #1
 800c9ee:	d101      	bne.n	800c9f4 <dir_next+0xd6>
 800c9f0:	2302      	movs	r3, #2
 800c9f2:	e055      	b.n	800caa0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c9f4:	697b      	ldr	r3, [r7, #20]
 800c9f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9fa:	d101      	bne.n	800ca00 <dir_next+0xe2>
 800c9fc:	2301      	movs	r3, #1
 800c9fe:	e04f      	b.n	800caa0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ca00:	68f8      	ldr	r0, [r7, #12]
 800ca02:	f7ff fb4f 	bl	800c0a4 <sync_window>
 800ca06:	4603      	mov	r3, r0
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d001      	beq.n	800ca10 <dir_next+0xf2>
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	e047      	b.n	800caa0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	3334      	adds	r3, #52	; 0x34
 800ca14:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ca18:	2100      	movs	r1, #0
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	f7ff f979 	bl	800bd12 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ca20:	2300      	movs	r3, #0
 800ca22:	613b      	str	r3, [r7, #16]
 800ca24:	6979      	ldr	r1, [r7, #20]
 800ca26:	68f8      	ldr	r0, [r7, #12]
 800ca28:	f7ff fc1c 	bl	800c264 <clust2sect>
 800ca2c:	4602      	mov	r2, r0
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	631a      	str	r2, [r3, #48]	; 0x30
 800ca32:	e012      	b.n	800ca5a <dir_next+0x13c>
						fs->wflag = 1;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	2201      	movs	r2, #1
 800ca38:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ca3a:	68f8      	ldr	r0, [r7, #12]
 800ca3c:	f7ff fb32 	bl	800c0a4 <sync_window>
 800ca40:	4603      	mov	r3, r0
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d001      	beq.n	800ca4a <dir_next+0x12c>
 800ca46:	2301      	movs	r3, #1
 800ca48:	e02a      	b.n	800caa0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ca4a:	693b      	ldr	r3, [r7, #16]
 800ca4c:	3301      	adds	r3, #1
 800ca4e:	613b      	str	r3, [r7, #16]
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca54:	1c5a      	adds	r2, r3, #1
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	631a      	str	r2, [r3, #48]	; 0x30
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	895b      	ldrh	r3, [r3, #10]
 800ca5e:	461a      	mov	r2, r3
 800ca60:	693b      	ldr	r3, [r7, #16]
 800ca62:	4293      	cmp	r3, r2
 800ca64:	d3e6      	bcc.n	800ca34 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ca6a:	693b      	ldr	r3, [r7, #16]
 800ca6c:	1ad2      	subs	r2, r2, r3
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	697a      	ldr	r2, [r7, #20]
 800ca76:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ca78:	6979      	ldr	r1, [r7, #20]
 800ca7a:	68f8      	ldr	r0, [r7, #12]
 800ca7c:	f7ff fbf2 	bl	800c264 <clust2sect>
 800ca80:	4602      	mov	r2, r0
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	68ba      	ldr	r2, [r7, #8]
 800ca8a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca98:	441a      	add	r2, r3
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ca9e:	2300      	movs	r3, #0
}
 800caa0:	4618      	mov	r0, r3
 800caa2:	3718      	adds	r7, #24
 800caa4:	46bd      	mov	sp, r7
 800caa6:	bd80      	pop	{r7, pc}

0800caa8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b086      	sub	sp, #24
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
 800cab0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cab8:	2100      	movs	r1, #0
 800caba:	6878      	ldr	r0, [r7, #4]
 800cabc:	f7ff feb4 	bl	800c828 <dir_sdi>
 800cac0:	4603      	mov	r3, r0
 800cac2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cac4:	7dfb      	ldrb	r3, [r7, #23]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d12b      	bne.n	800cb22 <dir_alloc+0x7a>
		n = 0;
 800caca:	2300      	movs	r3, #0
 800cacc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	69db      	ldr	r3, [r3, #28]
 800cad2:	4619      	mov	r1, r3
 800cad4:	68f8      	ldr	r0, [r7, #12]
 800cad6:	f7ff fb29 	bl	800c12c <move_window>
 800cada:	4603      	mov	r3, r0
 800cadc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cade:	7dfb      	ldrb	r3, [r7, #23]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d11d      	bne.n	800cb20 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	6a1b      	ldr	r3, [r3, #32]
 800cae8:	781b      	ldrb	r3, [r3, #0]
 800caea:	2be5      	cmp	r3, #229	; 0xe5
 800caec:	d004      	beq.n	800caf8 <dir_alloc+0x50>
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	6a1b      	ldr	r3, [r3, #32]
 800caf2:	781b      	ldrb	r3, [r3, #0]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d107      	bne.n	800cb08 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800caf8:	693b      	ldr	r3, [r7, #16]
 800cafa:	3301      	adds	r3, #1
 800cafc:	613b      	str	r3, [r7, #16]
 800cafe:	693a      	ldr	r2, [r7, #16]
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	429a      	cmp	r2, r3
 800cb04:	d102      	bne.n	800cb0c <dir_alloc+0x64>
 800cb06:	e00c      	b.n	800cb22 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800cb08:	2300      	movs	r3, #0
 800cb0a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800cb0c:	2101      	movs	r1, #1
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	f7ff ff05 	bl	800c91e <dir_next>
 800cb14:	4603      	mov	r3, r0
 800cb16:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cb18:	7dfb      	ldrb	r3, [r7, #23]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d0d7      	beq.n	800cace <dir_alloc+0x26>
 800cb1e:	e000      	b.n	800cb22 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cb20:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cb22:	7dfb      	ldrb	r3, [r7, #23]
 800cb24:	2b04      	cmp	r3, #4
 800cb26:	d101      	bne.n	800cb2c <dir_alloc+0x84>
 800cb28:	2307      	movs	r3, #7
 800cb2a:	75fb      	strb	r3, [r7, #23]
	return res;
 800cb2c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb2e:	4618      	mov	r0, r3
 800cb30:	3718      	adds	r7, #24
 800cb32:	46bd      	mov	sp, r7
 800cb34:	bd80      	pop	{r7, pc}

0800cb36 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cb36:	b580      	push	{r7, lr}
 800cb38:	b084      	sub	sp, #16
 800cb3a:	af00      	add	r7, sp, #0
 800cb3c:	6078      	str	r0, [r7, #4]
 800cb3e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	331a      	adds	r3, #26
 800cb44:	4618      	mov	r0, r3
 800cb46:	f7ff f841 	bl	800bbcc <ld_word>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	781b      	ldrb	r3, [r3, #0]
 800cb52:	2b03      	cmp	r3, #3
 800cb54:	d109      	bne.n	800cb6a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cb56:	683b      	ldr	r3, [r7, #0]
 800cb58:	3314      	adds	r3, #20
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	f7ff f836 	bl	800bbcc <ld_word>
 800cb60:	4603      	mov	r3, r0
 800cb62:	041b      	lsls	r3, r3, #16
 800cb64:	68fa      	ldr	r2, [r7, #12]
 800cb66:	4313      	orrs	r3, r2
 800cb68:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
}
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	3710      	adds	r7, #16
 800cb70:	46bd      	mov	sp, r7
 800cb72:	bd80      	pop	{r7, pc}

0800cb74 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b084      	sub	sp, #16
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	60f8      	str	r0, [r7, #12]
 800cb7c:	60b9      	str	r1, [r7, #8]
 800cb7e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	331a      	adds	r3, #26
 800cb84:	687a      	ldr	r2, [r7, #4]
 800cb86:	b292      	uxth	r2, r2
 800cb88:	4611      	mov	r1, r2
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	f7ff f859 	bl	800bc42 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	781b      	ldrb	r3, [r3, #0]
 800cb94:	2b03      	cmp	r3, #3
 800cb96:	d109      	bne.n	800cbac <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cb98:	68bb      	ldr	r3, [r7, #8]
 800cb9a:	f103 0214 	add.w	r2, r3, #20
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	0c1b      	lsrs	r3, r3, #16
 800cba2:	b29b      	uxth	r3, r3
 800cba4:	4619      	mov	r1, r3
 800cba6:	4610      	mov	r0, r2
 800cba8:	f7ff f84b 	bl	800bc42 <st_word>
	}
}
 800cbac:	bf00      	nop
 800cbae:	3710      	adds	r7, #16
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	bd80      	pop	{r7, pc}

0800cbb4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800cbb4:	b590      	push	{r4, r7, lr}
 800cbb6:	b087      	sub	sp, #28
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
 800cbbc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800cbbe:	683b      	ldr	r3, [r7, #0]
 800cbc0:	331a      	adds	r3, #26
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	f7ff f802 	bl	800bbcc <ld_word>
 800cbc8:	4603      	mov	r3, r0
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d001      	beq.n	800cbd2 <cmp_lfn+0x1e>
 800cbce:	2300      	movs	r3, #0
 800cbd0:	e059      	b.n	800cc86 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800cbd2:	683b      	ldr	r3, [r7, #0]
 800cbd4:	781b      	ldrb	r3, [r3, #0]
 800cbd6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cbda:	1e5a      	subs	r2, r3, #1
 800cbdc:	4613      	mov	r3, r2
 800cbde:	005b      	lsls	r3, r3, #1
 800cbe0:	4413      	add	r3, r2
 800cbe2:	009b      	lsls	r3, r3, #2
 800cbe4:	4413      	add	r3, r2
 800cbe6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cbe8:	2301      	movs	r3, #1
 800cbea:	81fb      	strh	r3, [r7, #14]
 800cbec:	2300      	movs	r3, #0
 800cbee:	613b      	str	r3, [r7, #16]
 800cbf0:	e033      	b.n	800cc5a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800cbf2:	4a27      	ldr	r2, [pc, #156]	; (800cc90 <cmp_lfn+0xdc>)
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	4413      	add	r3, r2
 800cbf8:	781b      	ldrb	r3, [r3, #0]
 800cbfa:	461a      	mov	r2, r3
 800cbfc:	683b      	ldr	r3, [r7, #0]
 800cbfe:	4413      	add	r3, r2
 800cc00:	4618      	mov	r0, r3
 800cc02:	f7fe ffe3 	bl	800bbcc <ld_word>
 800cc06:	4603      	mov	r3, r0
 800cc08:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800cc0a:	89fb      	ldrh	r3, [r7, #14]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d01a      	beq.n	800cc46 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800cc10:	697b      	ldr	r3, [r7, #20]
 800cc12:	2bfe      	cmp	r3, #254	; 0xfe
 800cc14:	d812      	bhi.n	800cc3c <cmp_lfn+0x88>
 800cc16:	89bb      	ldrh	r3, [r7, #12]
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f002 f99f 	bl	800ef5c <ff_wtoupper>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	461c      	mov	r4, r3
 800cc22:	697b      	ldr	r3, [r7, #20]
 800cc24:	1c5a      	adds	r2, r3, #1
 800cc26:	617a      	str	r2, [r7, #20]
 800cc28:	005b      	lsls	r3, r3, #1
 800cc2a:	687a      	ldr	r2, [r7, #4]
 800cc2c:	4413      	add	r3, r2
 800cc2e:	881b      	ldrh	r3, [r3, #0]
 800cc30:	4618      	mov	r0, r3
 800cc32:	f002 f993 	bl	800ef5c <ff_wtoupper>
 800cc36:	4603      	mov	r3, r0
 800cc38:	429c      	cmp	r4, r3
 800cc3a:	d001      	beq.n	800cc40 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	e022      	b.n	800cc86 <cmp_lfn+0xd2>
			}
			wc = uc;
 800cc40:	89bb      	ldrh	r3, [r7, #12]
 800cc42:	81fb      	strh	r3, [r7, #14]
 800cc44:	e006      	b.n	800cc54 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800cc46:	89bb      	ldrh	r3, [r7, #12]
 800cc48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cc4c:	4293      	cmp	r3, r2
 800cc4e:	d001      	beq.n	800cc54 <cmp_lfn+0xa0>
 800cc50:	2300      	movs	r3, #0
 800cc52:	e018      	b.n	800cc86 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cc54:	693b      	ldr	r3, [r7, #16]
 800cc56:	3301      	adds	r3, #1
 800cc58:	613b      	str	r3, [r7, #16]
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	2b0c      	cmp	r3, #12
 800cc5e:	d9c8      	bls.n	800cbf2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	781b      	ldrb	r3, [r3, #0]
 800cc64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d00b      	beq.n	800cc84 <cmp_lfn+0xd0>
 800cc6c:	89fb      	ldrh	r3, [r7, #14]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d008      	beq.n	800cc84 <cmp_lfn+0xd0>
 800cc72:	697b      	ldr	r3, [r7, #20]
 800cc74:	005b      	lsls	r3, r3, #1
 800cc76:	687a      	ldr	r2, [r7, #4]
 800cc78:	4413      	add	r3, r2
 800cc7a:	881b      	ldrh	r3, [r3, #0]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d001      	beq.n	800cc84 <cmp_lfn+0xd0>
 800cc80:	2300      	movs	r3, #0
 800cc82:	e000      	b.n	800cc86 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800cc84:	2301      	movs	r3, #1
}
 800cc86:	4618      	mov	r0, r3
 800cc88:	371c      	adds	r7, #28
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	bd90      	pop	{r4, r7, pc}
 800cc8e:	bf00      	nop
 800cc90:	0800fb68 	.word	0x0800fb68

0800cc94 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b086      	sub	sp, #24
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
 800cc9c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	331a      	adds	r3, #26
 800cca2:	4618      	mov	r0, r3
 800cca4:	f7fe ff92 	bl	800bbcc <ld_word>
 800cca8:	4603      	mov	r3, r0
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d001      	beq.n	800ccb2 <pick_lfn+0x1e>
 800ccae:	2300      	movs	r3, #0
 800ccb0:	e04d      	b.n	800cd4e <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	781b      	ldrb	r3, [r3, #0]
 800ccb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ccba:	1e5a      	subs	r2, r3, #1
 800ccbc:	4613      	mov	r3, r2
 800ccbe:	005b      	lsls	r3, r3, #1
 800ccc0:	4413      	add	r3, r2
 800ccc2:	009b      	lsls	r3, r3, #2
 800ccc4:	4413      	add	r3, r2
 800ccc6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ccc8:	2301      	movs	r3, #1
 800ccca:	81fb      	strh	r3, [r7, #14]
 800cccc:	2300      	movs	r3, #0
 800ccce:	613b      	str	r3, [r7, #16]
 800ccd0:	e028      	b.n	800cd24 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ccd2:	4a21      	ldr	r2, [pc, #132]	; (800cd58 <pick_lfn+0xc4>)
 800ccd4:	693b      	ldr	r3, [r7, #16]
 800ccd6:	4413      	add	r3, r2
 800ccd8:	781b      	ldrb	r3, [r3, #0]
 800ccda:	461a      	mov	r2, r3
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	4413      	add	r3, r2
 800cce0:	4618      	mov	r0, r3
 800cce2:	f7fe ff73 	bl	800bbcc <ld_word>
 800cce6:	4603      	mov	r3, r0
 800cce8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800ccea:	89fb      	ldrh	r3, [r7, #14]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d00f      	beq.n	800cd10 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800ccf0:	697b      	ldr	r3, [r7, #20]
 800ccf2:	2bfe      	cmp	r3, #254	; 0xfe
 800ccf4:	d901      	bls.n	800ccfa <pick_lfn+0x66>
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	e029      	b.n	800cd4e <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800ccfa:	89bb      	ldrh	r3, [r7, #12]
 800ccfc:	81fb      	strh	r3, [r7, #14]
 800ccfe:	697b      	ldr	r3, [r7, #20]
 800cd00:	1c5a      	adds	r2, r3, #1
 800cd02:	617a      	str	r2, [r7, #20]
 800cd04:	005b      	lsls	r3, r3, #1
 800cd06:	687a      	ldr	r2, [r7, #4]
 800cd08:	4413      	add	r3, r2
 800cd0a:	89fa      	ldrh	r2, [r7, #14]
 800cd0c:	801a      	strh	r2, [r3, #0]
 800cd0e:	e006      	b.n	800cd1e <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800cd10:	89bb      	ldrh	r3, [r7, #12]
 800cd12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cd16:	4293      	cmp	r3, r2
 800cd18:	d001      	beq.n	800cd1e <pick_lfn+0x8a>
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	e017      	b.n	800cd4e <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cd1e:	693b      	ldr	r3, [r7, #16]
 800cd20:	3301      	adds	r3, #1
 800cd22:	613b      	str	r3, [r7, #16]
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	2b0c      	cmp	r3, #12
 800cd28:	d9d3      	bls.n	800ccd2 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800cd2a:	683b      	ldr	r3, [r7, #0]
 800cd2c:	781b      	ldrb	r3, [r3, #0]
 800cd2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d00a      	beq.n	800cd4c <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	2bfe      	cmp	r3, #254	; 0xfe
 800cd3a:	d901      	bls.n	800cd40 <pick_lfn+0xac>
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	e006      	b.n	800cd4e <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800cd40:	697b      	ldr	r3, [r7, #20]
 800cd42:	005b      	lsls	r3, r3, #1
 800cd44:	687a      	ldr	r2, [r7, #4]
 800cd46:	4413      	add	r3, r2
 800cd48:	2200      	movs	r2, #0
 800cd4a:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800cd4c:	2301      	movs	r3, #1
}
 800cd4e:	4618      	mov	r0, r3
 800cd50:	3718      	adds	r7, #24
 800cd52:	46bd      	mov	sp, r7
 800cd54:	bd80      	pop	{r7, pc}
 800cd56:	bf00      	nop
 800cd58:	0800fb68 	.word	0x0800fb68

0800cd5c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800cd5c:	b580      	push	{r7, lr}
 800cd5e:	b088      	sub	sp, #32
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	60f8      	str	r0, [r7, #12]
 800cd64:	60b9      	str	r1, [r7, #8]
 800cd66:	4611      	mov	r1, r2
 800cd68:	461a      	mov	r2, r3
 800cd6a:	460b      	mov	r3, r1
 800cd6c:	71fb      	strb	r3, [r7, #7]
 800cd6e:	4613      	mov	r3, r2
 800cd70:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800cd72:	68bb      	ldr	r3, [r7, #8]
 800cd74:	330d      	adds	r3, #13
 800cd76:	79ba      	ldrb	r2, [r7, #6]
 800cd78:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800cd7a:	68bb      	ldr	r3, [r7, #8]
 800cd7c:	330b      	adds	r3, #11
 800cd7e:	220f      	movs	r2, #15
 800cd80:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800cd82:	68bb      	ldr	r3, [r7, #8]
 800cd84:	330c      	adds	r3, #12
 800cd86:	2200      	movs	r2, #0
 800cd88:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800cd8a:	68bb      	ldr	r3, [r7, #8]
 800cd8c:	331a      	adds	r3, #26
 800cd8e:	2100      	movs	r1, #0
 800cd90:	4618      	mov	r0, r3
 800cd92:	f7fe ff56 	bl	800bc42 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800cd96:	79fb      	ldrb	r3, [r7, #7]
 800cd98:	1e5a      	subs	r2, r3, #1
 800cd9a:	4613      	mov	r3, r2
 800cd9c:	005b      	lsls	r3, r3, #1
 800cd9e:	4413      	add	r3, r2
 800cda0:	009b      	lsls	r3, r3, #2
 800cda2:	4413      	add	r3, r2
 800cda4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800cda6:	2300      	movs	r3, #0
 800cda8:	82fb      	strh	r3, [r7, #22]
 800cdaa:	2300      	movs	r3, #0
 800cdac:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800cdae:	8afb      	ldrh	r3, [r7, #22]
 800cdb0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cdb4:	4293      	cmp	r3, r2
 800cdb6:	d007      	beq.n	800cdc8 <put_lfn+0x6c>
 800cdb8:	69fb      	ldr	r3, [r7, #28]
 800cdba:	1c5a      	adds	r2, r3, #1
 800cdbc:	61fa      	str	r2, [r7, #28]
 800cdbe:	005b      	lsls	r3, r3, #1
 800cdc0:	68fa      	ldr	r2, [r7, #12]
 800cdc2:	4413      	add	r3, r2
 800cdc4:	881b      	ldrh	r3, [r3, #0]
 800cdc6:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800cdc8:	4a17      	ldr	r2, [pc, #92]	; (800ce28 <put_lfn+0xcc>)
 800cdca:	69bb      	ldr	r3, [r7, #24]
 800cdcc:	4413      	add	r3, r2
 800cdce:	781b      	ldrb	r3, [r3, #0]
 800cdd0:	461a      	mov	r2, r3
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	4413      	add	r3, r2
 800cdd6:	8afa      	ldrh	r2, [r7, #22]
 800cdd8:	4611      	mov	r1, r2
 800cdda:	4618      	mov	r0, r3
 800cddc:	f7fe ff31 	bl	800bc42 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800cde0:	8afb      	ldrh	r3, [r7, #22]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d102      	bne.n	800cdec <put_lfn+0x90>
 800cde6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cdea:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800cdec:	69bb      	ldr	r3, [r7, #24]
 800cdee:	3301      	adds	r3, #1
 800cdf0:	61bb      	str	r3, [r7, #24]
 800cdf2:	69bb      	ldr	r3, [r7, #24]
 800cdf4:	2b0c      	cmp	r3, #12
 800cdf6:	d9da      	bls.n	800cdae <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800cdf8:	8afb      	ldrh	r3, [r7, #22]
 800cdfa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cdfe:	4293      	cmp	r3, r2
 800ce00:	d006      	beq.n	800ce10 <put_lfn+0xb4>
 800ce02:	69fb      	ldr	r3, [r7, #28]
 800ce04:	005b      	lsls	r3, r3, #1
 800ce06:	68fa      	ldr	r2, [r7, #12]
 800ce08:	4413      	add	r3, r2
 800ce0a:	881b      	ldrh	r3, [r3, #0]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d103      	bne.n	800ce18 <put_lfn+0xbc>
 800ce10:	79fb      	ldrb	r3, [r7, #7]
 800ce12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce16:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ce18:	68bb      	ldr	r3, [r7, #8]
 800ce1a:	79fa      	ldrb	r2, [r7, #7]
 800ce1c:	701a      	strb	r2, [r3, #0]
}
 800ce1e:	bf00      	nop
 800ce20:	3720      	adds	r7, #32
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bd80      	pop	{r7, pc}
 800ce26:	bf00      	nop
 800ce28:	0800fb68 	.word	0x0800fb68

0800ce2c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b08c      	sub	sp, #48	; 0x30
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	60f8      	str	r0, [r7, #12]
 800ce34:	60b9      	str	r1, [r7, #8]
 800ce36:	607a      	str	r2, [r7, #4]
 800ce38:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800ce3a:	220b      	movs	r2, #11
 800ce3c:	68b9      	ldr	r1, [r7, #8]
 800ce3e:	68f8      	ldr	r0, [r7, #12]
 800ce40:	f7fe ff46 	bl	800bcd0 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800ce44:	683b      	ldr	r3, [r7, #0]
 800ce46:	2b05      	cmp	r3, #5
 800ce48:	d92b      	bls.n	800cea2 <gen_numname+0x76>
		sr = seq;
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800ce4e:	e022      	b.n	800ce96 <gen_numname+0x6a>
			wc = *lfn++;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	1c9a      	adds	r2, r3, #2
 800ce54:	607a      	str	r2, [r7, #4]
 800ce56:	881b      	ldrh	r3, [r3, #0]
 800ce58:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	62bb      	str	r3, [r7, #40]	; 0x28
 800ce5e:	e017      	b.n	800ce90 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800ce60:	69fb      	ldr	r3, [r7, #28]
 800ce62:	005a      	lsls	r2, r3, #1
 800ce64:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ce66:	f003 0301 	and.w	r3, r3, #1
 800ce6a:	4413      	add	r3, r2
 800ce6c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800ce6e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ce70:	085b      	lsrs	r3, r3, #1
 800ce72:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800ce74:	69fb      	ldr	r3, [r7, #28]
 800ce76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d005      	beq.n	800ce8a <gen_numname+0x5e>
 800ce7e:	69fb      	ldr	r3, [r7, #28]
 800ce80:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800ce84:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800ce88:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800ce8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce8c:	3301      	adds	r3, #1
 800ce8e:	62bb      	str	r3, [r7, #40]	; 0x28
 800ce90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce92:	2b0f      	cmp	r3, #15
 800ce94:	d9e4      	bls.n	800ce60 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	881b      	ldrh	r3, [r3, #0]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d1d8      	bne.n	800ce50 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800ce9e:	69fb      	ldr	r3, [r7, #28]
 800cea0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800cea2:	2307      	movs	r3, #7
 800cea4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800cea6:	683b      	ldr	r3, [r7, #0]
 800cea8:	b2db      	uxtb	r3, r3
 800ceaa:	f003 030f 	and.w	r3, r3, #15
 800ceae:	b2db      	uxtb	r3, r3
 800ceb0:	3330      	adds	r3, #48	; 0x30
 800ceb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800ceb6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ceba:	2b39      	cmp	r3, #57	; 0x39
 800cebc:	d904      	bls.n	800cec8 <gen_numname+0x9c>
 800cebe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cec2:	3307      	adds	r3, #7
 800cec4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800cec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceca:	1e5a      	subs	r2, r3, #1
 800cecc:	62ba      	str	r2, [r7, #40]	; 0x28
 800cece:	3330      	adds	r3, #48	; 0x30
 800ced0:	443b      	add	r3, r7
 800ced2:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800ced6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800ceda:	683b      	ldr	r3, [r7, #0]
 800cedc:	091b      	lsrs	r3, r3, #4
 800cede:	603b      	str	r3, [r7, #0]
	} while (seq);
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d1df      	bne.n	800cea6 <gen_numname+0x7a>
	ns[i] = '~';
 800cee6:	f107 0214 	add.w	r2, r7, #20
 800ceea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceec:	4413      	add	r3, r2
 800ceee:	227e      	movs	r2, #126	; 0x7e
 800cef0:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800cef2:	2300      	movs	r3, #0
 800cef4:	627b      	str	r3, [r7, #36]	; 0x24
 800cef6:	e002      	b.n	800cefe <gen_numname+0xd2>
 800cef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cefa:	3301      	adds	r3, #1
 800cefc:	627b      	str	r3, [r7, #36]	; 0x24
 800cefe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf02:	429a      	cmp	r2, r3
 800cf04:	d205      	bcs.n	800cf12 <gen_numname+0xe6>
 800cf06:	68fa      	ldr	r2, [r7, #12]
 800cf08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf0a:	4413      	add	r3, r2
 800cf0c:	781b      	ldrb	r3, [r3, #0]
 800cf0e:	2b20      	cmp	r3, #32
 800cf10:	d1f2      	bne.n	800cef8 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800cf12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf14:	2b07      	cmp	r3, #7
 800cf16:	d807      	bhi.n	800cf28 <gen_numname+0xfc>
 800cf18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf1a:	1c5a      	adds	r2, r3, #1
 800cf1c:	62ba      	str	r2, [r7, #40]	; 0x28
 800cf1e:	3330      	adds	r3, #48	; 0x30
 800cf20:	443b      	add	r3, r7
 800cf22:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800cf26:	e000      	b.n	800cf2a <gen_numname+0xfe>
 800cf28:	2120      	movs	r1, #32
 800cf2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf2c:	1c5a      	adds	r2, r3, #1
 800cf2e:	627a      	str	r2, [r7, #36]	; 0x24
 800cf30:	68fa      	ldr	r2, [r7, #12]
 800cf32:	4413      	add	r3, r2
 800cf34:	460a      	mov	r2, r1
 800cf36:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800cf38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf3a:	2b07      	cmp	r3, #7
 800cf3c:	d9e9      	bls.n	800cf12 <gen_numname+0xe6>
}
 800cf3e:	bf00      	nop
 800cf40:	bf00      	nop
 800cf42:	3730      	adds	r7, #48	; 0x30
 800cf44:	46bd      	mov	sp, r7
 800cf46:	bd80      	pop	{r7, pc}

0800cf48 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800cf48:	b480      	push	{r7}
 800cf4a:	b085      	sub	sp, #20
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800cf50:	2300      	movs	r3, #0
 800cf52:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800cf54:	230b      	movs	r3, #11
 800cf56:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800cf58:	7bfb      	ldrb	r3, [r7, #15]
 800cf5a:	b2da      	uxtb	r2, r3
 800cf5c:	0852      	lsrs	r2, r2, #1
 800cf5e:	01db      	lsls	r3, r3, #7
 800cf60:	4313      	orrs	r3, r2
 800cf62:	b2da      	uxtb	r2, r3
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	1c59      	adds	r1, r3, #1
 800cf68:	6079      	str	r1, [r7, #4]
 800cf6a:	781b      	ldrb	r3, [r3, #0]
 800cf6c:	4413      	add	r3, r2
 800cf6e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	3b01      	subs	r3, #1
 800cf74:	60bb      	str	r3, [r7, #8]
 800cf76:	68bb      	ldr	r3, [r7, #8]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d1ed      	bne.n	800cf58 <sum_sfn+0x10>
	return sum;
 800cf7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf7e:	4618      	mov	r0, r3
 800cf80:	3714      	adds	r7, #20
 800cf82:	46bd      	mov	sp, r7
 800cf84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf88:	4770      	bx	lr

0800cf8a <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800cf8a:	b580      	push	{r7, lr}
 800cf8c:	b086      	sub	sp, #24
 800cf8e:	af00      	add	r7, sp, #0
 800cf90:	6078      	str	r0, [r7, #4]
 800cf92:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800cf94:	2304      	movs	r3, #4
 800cf96:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800cf9e:	23ff      	movs	r3, #255	; 0xff
 800cfa0:	757b      	strb	r3, [r7, #21]
 800cfa2:	23ff      	movs	r3, #255	; 0xff
 800cfa4:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800cfa6:	e081      	b.n	800d0ac <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	69db      	ldr	r3, [r3, #28]
 800cfac:	4619      	mov	r1, r3
 800cfae:	6938      	ldr	r0, [r7, #16]
 800cfb0:	f7ff f8bc 	bl	800c12c <move_window>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cfb8:	7dfb      	ldrb	r3, [r7, #23]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d17c      	bne.n	800d0b8 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	6a1b      	ldr	r3, [r3, #32]
 800cfc2:	781b      	ldrb	r3, [r3, #0]
 800cfc4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800cfc6:	7dbb      	ldrb	r3, [r7, #22]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d102      	bne.n	800cfd2 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800cfcc:	2304      	movs	r3, #4
 800cfce:	75fb      	strb	r3, [r7, #23]
 800cfd0:	e077      	b.n	800d0c2 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	6a1b      	ldr	r3, [r3, #32]
 800cfd6:	330b      	adds	r3, #11
 800cfd8:	781b      	ldrb	r3, [r3, #0]
 800cfda:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cfde:	73fb      	strb	r3, [r7, #15]
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	7bfa      	ldrb	r2, [r7, #15]
 800cfe4:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800cfe6:	7dbb      	ldrb	r3, [r7, #22]
 800cfe8:	2be5      	cmp	r3, #229	; 0xe5
 800cfea:	d00e      	beq.n	800d00a <dir_read+0x80>
 800cfec:	7dbb      	ldrb	r3, [r7, #22]
 800cfee:	2b2e      	cmp	r3, #46	; 0x2e
 800cff0:	d00b      	beq.n	800d00a <dir_read+0x80>
 800cff2:	7bfb      	ldrb	r3, [r7, #15]
 800cff4:	f023 0320 	bic.w	r3, r3, #32
 800cff8:	2b08      	cmp	r3, #8
 800cffa:	bf0c      	ite	eq
 800cffc:	2301      	moveq	r3, #1
 800cffe:	2300      	movne	r3, #0
 800d000:	b2db      	uxtb	r3, r3
 800d002:	461a      	mov	r2, r3
 800d004:	683b      	ldr	r3, [r7, #0]
 800d006:	4293      	cmp	r3, r2
 800d008:	d002      	beq.n	800d010 <dir_read+0x86>
				ord = 0xFF;
 800d00a:	23ff      	movs	r3, #255	; 0xff
 800d00c:	757b      	strb	r3, [r7, #21]
 800d00e:	e044      	b.n	800d09a <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800d010:	7bfb      	ldrb	r3, [r7, #15]
 800d012:	2b0f      	cmp	r3, #15
 800d014:	d12f      	bne.n	800d076 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800d016:	7dbb      	ldrb	r3, [r7, #22]
 800d018:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d00d      	beq.n	800d03c <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	6a1b      	ldr	r3, [r3, #32]
 800d024:	7b5b      	ldrb	r3, [r3, #13]
 800d026:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800d028:	7dbb      	ldrb	r3, [r7, #22]
 800d02a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d02e:	75bb      	strb	r3, [r7, #22]
 800d030:	7dbb      	ldrb	r3, [r7, #22]
 800d032:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	695a      	ldr	r2, [r3, #20]
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d03c:	7dba      	ldrb	r2, [r7, #22]
 800d03e:	7d7b      	ldrb	r3, [r7, #21]
 800d040:	429a      	cmp	r2, r3
 800d042:	d115      	bne.n	800d070 <dir_read+0xe6>
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	6a1b      	ldr	r3, [r3, #32]
 800d048:	330d      	adds	r3, #13
 800d04a:	781b      	ldrb	r3, [r3, #0]
 800d04c:	7d3a      	ldrb	r2, [r7, #20]
 800d04e:	429a      	cmp	r2, r3
 800d050:	d10e      	bne.n	800d070 <dir_read+0xe6>
 800d052:	693b      	ldr	r3, [r7, #16]
 800d054:	68da      	ldr	r2, [r3, #12]
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	6a1b      	ldr	r3, [r3, #32]
 800d05a:	4619      	mov	r1, r3
 800d05c:	4610      	mov	r0, r2
 800d05e:	f7ff fe19 	bl	800cc94 <pick_lfn>
 800d062:	4603      	mov	r3, r0
 800d064:	2b00      	cmp	r3, #0
 800d066:	d003      	beq.n	800d070 <dir_read+0xe6>
 800d068:	7d7b      	ldrb	r3, [r7, #21]
 800d06a:	3b01      	subs	r3, #1
 800d06c:	b2db      	uxtb	r3, r3
 800d06e:	e000      	b.n	800d072 <dir_read+0xe8>
 800d070:	23ff      	movs	r3, #255	; 0xff
 800d072:	757b      	strb	r3, [r7, #21]
 800d074:	e011      	b.n	800d09a <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800d076:	7d7b      	ldrb	r3, [r7, #21]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d109      	bne.n	800d090 <dir_read+0x106>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	6a1b      	ldr	r3, [r3, #32]
 800d080:	4618      	mov	r0, r3
 800d082:	f7ff ff61 	bl	800cf48 <sum_sfn>
 800d086:	4603      	mov	r3, r0
 800d088:	461a      	mov	r2, r3
 800d08a:	7d3b      	ldrb	r3, [r7, #20]
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d015      	beq.n	800d0bc <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	f04f 32ff 	mov.w	r2, #4294967295
 800d096:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800d098:	e010      	b.n	800d0bc <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800d09a:	2100      	movs	r1, #0
 800d09c:	6878      	ldr	r0, [r7, #4]
 800d09e:	f7ff fc3e 	bl	800c91e <dir_next>
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d0a6:	7dfb      	ldrb	r3, [r7, #23]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d109      	bne.n	800d0c0 <dir_read+0x136>
	while (dp->sect) {
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	69db      	ldr	r3, [r3, #28]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	f47f af79 	bne.w	800cfa8 <dir_read+0x1e>
 800d0b6:	e004      	b.n	800d0c2 <dir_read+0x138>
		if (res != FR_OK) break;
 800d0b8:	bf00      	nop
 800d0ba:	e002      	b.n	800d0c2 <dir_read+0x138>
					break;
 800d0bc:	bf00      	nop
 800d0be:	e000      	b.n	800d0c2 <dir_read+0x138>
		if (res != FR_OK) break;
 800d0c0:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800d0c2:	7dfb      	ldrb	r3, [r7, #23]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d002      	beq.n	800d0ce <dir_read+0x144>
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	61da      	str	r2, [r3, #28]
	return res;
 800d0ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	3718      	adds	r7, #24
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	bd80      	pop	{r7, pc}

0800d0d8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b086      	sub	sp, #24
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d0e6:	2100      	movs	r1, #0
 800d0e8:	6878      	ldr	r0, [r7, #4]
 800d0ea:	f7ff fb9d 	bl	800c828 <dir_sdi>
 800d0ee:	4603      	mov	r3, r0
 800d0f0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d0f2:	7dfb      	ldrb	r3, [r7, #23]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d001      	beq.n	800d0fc <dir_find+0x24>
 800d0f8:	7dfb      	ldrb	r3, [r7, #23]
 800d0fa:	e0a9      	b.n	800d250 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d0fc:	23ff      	movs	r3, #255	; 0xff
 800d0fe:	753b      	strb	r3, [r7, #20]
 800d100:	7d3b      	ldrb	r3, [r7, #20]
 800d102:	757b      	strb	r3, [r7, #21]
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	f04f 32ff 	mov.w	r2, #4294967295
 800d10a:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	69db      	ldr	r3, [r3, #28]
 800d110:	4619      	mov	r1, r3
 800d112:	6938      	ldr	r0, [r7, #16]
 800d114:	f7ff f80a 	bl	800c12c <move_window>
 800d118:	4603      	mov	r3, r0
 800d11a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d11c:	7dfb      	ldrb	r3, [r7, #23]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	f040 8090 	bne.w	800d244 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	6a1b      	ldr	r3, [r3, #32]
 800d128:	781b      	ldrb	r3, [r3, #0]
 800d12a:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d12c:	7dbb      	ldrb	r3, [r7, #22]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d102      	bne.n	800d138 <dir_find+0x60>
 800d132:	2304      	movs	r3, #4
 800d134:	75fb      	strb	r3, [r7, #23]
 800d136:	e08a      	b.n	800d24e <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	6a1b      	ldr	r3, [r3, #32]
 800d13c:	330b      	adds	r3, #11
 800d13e:	781b      	ldrb	r3, [r3, #0]
 800d140:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d144:	73fb      	strb	r3, [r7, #15]
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	7bfa      	ldrb	r2, [r7, #15]
 800d14a:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800d14c:	7dbb      	ldrb	r3, [r7, #22]
 800d14e:	2be5      	cmp	r3, #229	; 0xe5
 800d150:	d007      	beq.n	800d162 <dir_find+0x8a>
 800d152:	7bfb      	ldrb	r3, [r7, #15]
 800d154:	f003 0308 	and.w	r3, r3, #8
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d009      	beq.n	800d170 <dir_find+0x98>
 800d15c:	7bfb      	ldrb	r3, [r7, #15]
 800d15e:	2b0f      	cmp	r3, #15
 800d160:	d006      	beq.n	800d170 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d162:	23ff      	movs	r3, #255	; 0xff
 800d164:	757b      	strb	r3, [r7, #21]
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	f04f 32ff 	mov.w	r2, #4294967295
 800d16c:	631a      	str	r2, [r3, #48]	; 0x30
 800d16e:	e05e      	b.n	800d22e <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800d170:	7bfb      	ldrb	r3, [r7, #15]
 800d172:	2b0f      	cmp	r3, #15
 800d174:	d136      	bne.n	800d1e4 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d17c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d180:	2b00      	cmp	r3, #0
 800d182:	d154      	bne.n	800d22e <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800d184:	7dbb      	ldrb	r3, [r7, #22]
 800d186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d00d      	beq.n	800d1aa <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	6a1b      	ldr	r3, [r3, #32]
 800d192:	7b5b      	ldrb	r3, [r3, #13]
 800d194:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800d196:	7dbb      	ldrb	r3, [r7, #22]
 800d198:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d19c:	75bb      	strb	r3, [r7, #22]
 800d19e:	7dbb      	ldrb	r3, [r7, #22]
 800d1a0:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	695a      	ldr	r2, [r3, #20]
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d1aa:	7dba      	ldrb	r2, [r7, #22]
 800d1ac:	7d7b      	ldrb	r3, [r7, #21]
 800d1ae:	429a      	cmp	r2, r3
 800d1b0:	d115      	bne.n	800d1de <dir_find+0x106>
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	6a1b      	ldr	r3, [r3, #32]
 800d1b6:	330d      	adds	r3, #13
 800d1b8:	781b      	ldrb	r3, [r3, #0]
 800d1ba:	7d3a      	ldrb	r2, [r7, #20]
 800d1bc:	429a      	cmp	r2, r3
 800d1be:	d10e      	bne.n	800d1de <dir_find+0x106>
 800d1c0:	693b      	ldr	r3, [r7, #16]
 800d1c2:	68da      	ldr	r2, [r3, #12]
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	6a1b      	ldr	r3, [r3, #32]
 800d1c8:	4619      	mov	r1, r3
 800d1ca:	4610      	mov	r0, r2
 800d1cc:	f7ff fcf2 	bl	800cbb4 <cmp_lfn>
 800d1d0:	4603      	mov	r3, r0
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d003      	beq.n	800d1de <dir_find+0x106>
 800d1d6:	7d7b      	ldrb	r3, [r7, #21]
 800d1d8:	3b01      	subs	r3, #1
 800d1da:	b2db      	uxtb	r3, r3
 800d1dc:	e000      	b.n	800d1e0 <dir_find+0x108>
 800d1de:	23ff      	movs	r3, #255	; 0xff
 800d1e0:	757b      	strb	r3, [r7, #21]
 800d1e2:	e024      	b.n	800d22e <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d1e4:	7d7b      	ldrb	r3, [r7, #21]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d109      	bne.n	800d1fe <dir_find+0x126>
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6a1b      	ldr	r3, [r3, #32]
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f7ff feaa 	bl	800cf48 <sum_sfn>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	461a      	mov	r2, r3
 800d1f8:	7d3b      	ldrb	r3, [r7, #20]
 800d1fa:	4293      	cmp	r3, r2
 800d1fc:	d024      	beq.n	800d248 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d204:	f003 0301 	and.w	r3, r3, #1
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d10a      	bne.n	800d222 <dir_find+0x14a>
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	6a18      	ldr	r0, [r3, #32]
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	3324      	adds	r3, #36	; 0x24
 800d214:	220b      	movs	r2, #11
 800d216:	4619      	mov	r1, r3
 800d218:	f7fe fd96 	bl	800bd48 <mem_cmp>
 800d21c:	4603      	mov	r3, r0
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d014      	beq.n	800d24c <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d222:	23ff      	movs	r3, #255	; 0xff
 800d224:	757b      	strb	r3, [r7, #21]
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	f04f 32ff 	mov.w	r2, #4294967295
 800d22c:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d22e:	2100      	movs	r1, #0
 800d230:	6878      	ldr	r0, [r7, #4]
 800d232:	f7ff fb74 	bl	800c91e <dir_next>
 800d236:	4603      	mov	r3, r0
 800d238:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d23a:	7dfb      	ldrb	r3, [r7, #23]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	f43f af65 	beq.w	800d10c <dir_find+0x34>
 800d242:	e004      	b.n	800d24e <dir_find+0x176>
		if (res != FR_OK) break;
 800d244:	bf00      	nop
 800d246:	e002      	b.n	800d24e <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d248:	bf00      	nop
 800d24a:	e000      	b.n	800d24e <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d24c:	bf00      	nop

	return res;
 800d24e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d250:	4618      	mov	r0, r3
 800d252:	3718      	adds	r7, #24
 800d254:	46bd      	mov	sp, r7
 800d256:	bd80      	pop	{r7, pc}

0800d258 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b08c      	sub	sp, #48	; 0x30
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d26c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800d270:	2b00      	cmp	r3, #0
 800d272:	d001      	beq.n	800d278 <dir_register+0x20>
 800d274:	2306      	movs	r3, #6
 800d276:	e0e0      	b.n	800d43a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800d278:	2300      	movs	r3, #0
 800d27a:	627b      	str	r3, [r7, #36]	; 0x24
 800d27c:	e002      	b.n	800d284 <dir_register+0x2c>
 800d27e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d280:	3301      	adds	r3, #1
 800d282:	627b      	str	r3, [r7, #36]	; 0x24
 800d284:	69fb      	ldr	r3, [r7, #28]
 800d286:	68da      	ldr	r2, [r3, #12]
 800d288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d28a:	005b      	lsls	r3, r3, #1
 800d28c:	4413      	add	r3, r2
 800d28e:	881b      	ldrh	r3, [r3, #0]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d1f4      	bne.n	800d27e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800d29a:	f107 030c 	add.w	r3, r7, #12
 800d29e:	220c      	movs	r2, #12
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	f7fe fd15 	bl	800bcd0 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800d2a6:	7dfb      	ldrb	r3, [r7, #23]
 800d2a8:	f003 0301 	and.w	r3, r3, #1
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d032      	beq.n	800d316 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	2240      	movs	r2, #64	; 0x40
 800d2b4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800d2b8:	2301      	movs	r3, #1
 800d2ba:	62bb      	str	r3, [r7, #40]	; 0x28
 800d2bc:	e016      	b.n	800d2ec <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800d2c4:	69fb      	ldr	r3, [r7, #28]
 800d2c6:	68da      	ldr	r2, [r3, #12]
 800d2c8:	f107 010c 	add.w	r1, r7, #12
 800d2cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2ce:	f7ff fdad 	bl	800ce2c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800d2d2:	6878      	ldr	r0, [r7, #4]
 800d2d4:	f7ff ff00 	bl	800d0d8 <dir_find>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800d2de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d106      	bne.n	800d2f4 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800d2e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2e8:	3301      	adds	r3, #1
 800d2ea:	62bb      	str	r3, [r7, #40]	; 0x28
 800d2ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2ee:	2b63      	cmp	r3, #99	; 0x63
 800d2f0:	d9e5      	bls.n	800d2be <dir_register+0x66>
 800d2f2:	e000      	b.n	800d2f6 <dir_register+0x9e>
			if (res != FR_OK) break;
 800d2f4:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800d2f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2f8:	2b64      	cmp	r3, #100	; 0x64
 800d2fa:	d101      	bne.n	800d300 <dir_register+0xa8>
 800d2fc:	2307      	movs	r3, #7
 800d2fe:	e09c      	b.n	800d43a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800d300:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d304:	2b04      	cmp	r3, #4
 800d306:	d002      	beq.n	800d30e <dir_register+0xb6>
 800d308:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d30c:	e095      	b.n	800d43a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800d30e:	7dfa      	ldrb	r2, [r7, #23]
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800d316:	7dfb      	ldrb	r3, [r7, #23]
 800d318:	f003 0302 	and.w	r3, r3, #2
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d007      	beq.n	800d330 <dir_register+0xd8>
 800d320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d322:	330c      	adds	r3, #12
 800d324:	4a47      	ldr	r2, [pc, #284]	; (800d444 <dir_register+0x1ec>)
 800d326:	fba2 2303 	umull	r2, r3, r2, r3
 800d32a:	089b      	lsrs	r3, r3, #2
 800d32c:	3301      	adds	r3, #1
 800d32e:	e000      	b.n	800d332 <dir_register+0xda>
 800d330:	2301      	movs	r3, #1
 800d332:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800d334:	6a39      	ldr	r1, [r7, #32]
 800d336:	6878      	ldr	r0, [r7, #4]
 800d338:	f7ff fbb6 	bl	800caa8 <dir_alloc>
 800d33c:	4603      	mov	r3, r0
 800d33e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800d342:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d346:	2b00      	cmp	r3, #0
 800d348:	d148      	bne.n	800d3dc <dir_register+0x184>
 800d34a:	6a3b      	ldr	r3, [r7, #32]
 800d34c:	3b01      	subs	r3, #1
 800d34e:	623b      	str	r3, [r7, #32]
 800d350:	6a3b      	ldr	r3, [r7, #32]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d042      	beq.n	800d3dc <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	695a      	ldr	r2, [r3, #20]
 800d35a:	6a3b      	ldr	r3, [r7, #32]
 800d35c:	015b      	lsls	r3, r3, #5
 800d35e:	1ad3      	subs	r3, r2, r3
 800d360:	4619      	mov	r1, r3
 800d362:	6878      	ldr	r0, [r7, #4]
 800d364:	f7ff fa60 	bl	800c828 <dir_sdi>
 800d368:	4603      	mov	r3, r0
 800d36a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d36e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d372:	2b00      	cmp	r3, #0
 800d374:	d132      	bne.n	800d3dc <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	3324      	adds	r3, #36	; 0x24
 800d37a:	4618      	mov	r0, r3
 800d37c:	f7ff fde4 	bl	800cf48 <sum_sfn>
 800d380:	4603      	mov	r3, r0
 800d382:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	69db      	ldr	r3, [r3, #28]
 800d388:	4619      	mov	r1, r3
 800d38a:	69f8      	ldr	r0, [r7, #28]
 800d38c:	f7fe fece 	bl	800c12c <move_window>
 800d390:	4603      	mov	r3, r0
 800d392:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800d396:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d11d      	bne.n	800d3da <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800d39e:	69fb      	ldr	r3, [r7, #28]
 800d3a0:	68d8      	ldr	r0, [r3, #12]
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	6a19      	ldr	r1, [r3, #32]
 800d3a6:	6a3b      	ldr	r3, [r7, #32]
 800d3a8:	b2da      	uxtb	r2, r3
 800d3aa:	7efb      	ldrb	r3, [r7, #27]
 800d3ac:	f7ff fcd6 	bl	800cd5c <put_lfn>
				fs->wflag = 1;
 800d3b0:	69fb      	ldr	r3, [r7, #28]
 800d3b2:	2201      	movs	r2, #1
 800d3b4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800d3b6:	2100      	movs	r1, #0
 800d3b8:	6878      	ldr	r0, [r7, #4]
 800d3ba:	f7ff fab0 	bl	800c91e <dir_next>
 800d3be:	4603      	mov	r3, r0
 800d3c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800d3c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d107      	bne.n	800d3dc <dir_register+0x184>
 800d3cc:	6a3b      	ldr	r3, [r7, #32]
 800d3ce:	3b01      	subs	r3, #1
 800d3d0:	623b      	str	r3, [r7, #32]
 800d3d2:	6a3b      	ldr	r3, [r7, #32]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d1d5      	bne.n	800d384 <dir_register+0x12c>
 800d3d8:	e000      	b.n	800d3dc <dir_register+0x184>
				if (res != FR_OK) break;
 800d3da:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d3dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d128      	bne.n	800d436 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	69db      	ldr	r3, [r3, #28]
 800d3e8:	4619      	mov	r1, r3
 800d3ea:	69f8      	ldr	r0, [r7, #28]
 800d3ec:	f7fe fe9e 	bl	800c12c <move_window>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d3f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d11b      	bne.n	800d436 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	6a1b      	ldr	r3, [r3, #32]
 800d402:	2220      	movs	r2, #32
 800d404:	2100      	movs	r1, #0
 800d406:	4618      	mov	r0, r3
 800d408:	f7fe fc83 	bl	800bd12 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	6a18      	ldr	r0, [r3, #32]
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	3324      	adds	r3, #36	; 0x24
 800d414:	220b      	movs	r2, #11
 800d416:	4619      	mov	r1, r3
 800d418:	f7fe fc5a 	bl	800bcd0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6a1b      	ldr	r3, [r3, #32]
 800d426:	330c      	adds	r3, #12
 800d428:	f002 0218 	and.w	r2, r2, #24
 800d42c:	b2d2      	uxtb	r2, r2
 800d42e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d430:	69fb      	ldr	r3, [r7, #28]
 800d432:	2201      	movs	r2, #1
 800d434:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d436:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d43a:	4618      	mov	r0, r3
 800d43c:	3730      	adds	r7, #48	; 0x30
 800d43e:	46bd      	mov	sp, r7
 800d440:	bd80      	pop	{r7, pc}
 800d442:	bf00      	nop
 800d444:	4ec4ec4f 	.word	0x4ec4ec4f

0800d448 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b088      	sub	sp, #32
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
 800d450:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800d458:	683b      	ldr	r3, [r7, #0]
 800d45a:	2200      	movs	r2, #0
 800d45c:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	69db      	ldr	r3, [r3, #28]
 800d462:	2b00      	cmp	r3, #0
 800d464:	f000 80c9 	beq.w	800d5fa <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d46c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d470:	d032      	beq.n	800d4d8 <get_fileinfo+0x90>
			i = j = 0;
 800d472:	2300      	movs	r3, #0
 800d474:	61bb      	str	r3, [r7, #24]
 800d476:	69bb      	ldr	r3, [r7, #24]
 800d478:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800d47a:	e01b      	b.n	800d4b4 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800d47c:	89fb      	ldrh	r3, [r7, #14]
 800d47e:	2100      	movs	r1, #0
 800d480:	4618      	mov	r0, r3
 800d482:	f001 fd2f 	bl	800eee4 <ff_convert>
 800d486:	4603      	mov	r3, r0
 800d488:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800d48a:	89fb      	ldrh	r3, [r7, #14]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d102      	bne.n	800d496 <get_fileinfo+0x4e>
 800d490:	2300      	movs	r3, #0
 800d492:	61fb      	str	r3, [r7, #28]
 800d494:	e01a      	b.n	800d4cc <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800d496:	69fb      	ldr	r3, [r7, #28]
 800d498:	2bfe      	cmp	r3, #254	; 0xfe
 800d49a:	d902      	bls.n	800d4a2 <get_fileinfo+0x5a>
 800d49c:	2300      	movs	r3, #0
 800d49e:	61fb      	str	r3, [r7, #28]
 800d4a0:	e014      	b.n	800d4cc <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800d4a2:	69fb      	ldr	r3, [r7, #28]
 800d4a4:	1c5a      	adds	r2, r3, #1
 800d4a6:	61fa      	str	r2, [r7, #28]
 800d4a8:	89fa      	ldrh	r2, [r7, #14]
 800d4aa:	b2d1      	uxtb	r1, r2
 800d4ac:	683a      	ldr	r2, [r7, #0]
 800d4ae:	4413      	add	r3, r2
 800d4b0:	460a      	mov	r2, r1
 800d4b2:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800d4b4:	693b      	ldr	r3, [r7, #16]
 800d4b6:	68da      	ldr	r2, [r3, #12]
 800d4b8:	69bb      	ldr	r3, [r7, #24]
 800d4ba:	1c59      	adds	r1, r3, #1
 800d4bc:	61b9      	str	r1, [r7, #24]
 800d4be:	005b      	lsls	r3, r3, #1
 800d4c0:	4413      	add	r3, r2
 800d4c2:	881b      	ldrh	r3, [r3, #0]
 800d4c4:	81fb      	strh	r3, [r7, #14]
 800d4c6:	89fb      	ldrh	r3, [r7, #14]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d1d7      	bne.n	800d47c <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800d4cc:	683a      	ldr	r2, [r7, #0]
 800d4ce:	69fb      	ldr	r3, [r7, #28]
 800d4d0:	4413      	add	r3, r2
 800d4d2:	3316      	adds	r3, #22
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800d4d8:	2300      	movs	r3, #0
 800d4da:	61bb      	str	r3, [r7, #24]
 800d4dc:	69bb      	ldr	r3, [r7, #24]
 800d4de:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800d4e0:	683a      	ldr	r2, [r7, #0]
 800d4e2:	69fb      	ldr	r3, [r7, #28]
 800d4e4:	4413      	add	r3, r2
 800d4e6:	3316      	adds	r3, #22
 800d4e8:	781b      	ldrb	r3, [r3, #0]
 800d4ea:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800d4ec:	e04c      	b.n	800d588 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	6a1a      	ldr	r2, [r3, #32]
 800d4f2:	69fb      	ldr	r3, [r7, #28]
 800d4f4:	1c59      	adds	r1, r3, #1
 800d4f6:	61f9      	str	r1, [r7, #28]
 800d4f8:	4413      	add	r3, r2
 800d4fa:	781b      	ldrb	r3, [r3, #0]
 800d4fc:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800d4fe:	7dfb      	ldrb	r3, [r7, #23]
 800d500:	2b20      	cmp	r3, #32
 800d502:	d100      	bne.n	800d506 <get_fileinfo+0xbe>
 800d504:	e040      	b.n	800d588 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800d506:	7dfb      	ldrb	r3, [r7, #23]
 800d508:	2b05      	cmp	r3, #5
 800d50a:	d101      	bne.n	800d510 <get_fileinfo+0xc8>
 800d50c:	23e5      	movs	r3, #229	; 0xe5
 800d50e:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800d510:	69fb      	ldr	r3, [r7, #28]
 800d512:	2b09      	cmp	r3, #9
 800d514:	d10f      	bne.n	800d536 <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 800d516:	89bb      	ldrh	r3, [r7, #12]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d105      	bne.n	800d528 <get_fileinfo+0xe0>
 800d51c:	683a      	ldr	r2, [r7, #0]
 800d51e:	69bb      	ldr	r3, [r7, #24]
 800d520:	4413      	add	r3, r2
 800d522:	3316      	adds	r3, #22
 800d524:	222e      	movs	r2, #46	; 0x2e
 800d526:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800d528:	69bb      	ldr	r3, [r7, #24]
 800d52a:	1c5a      	adds	r2, r3, #1
 800d52c:	61ba      	str	r2, [r7, #24]
 800d52e:	683a      	ldr	r2, [r7, #0]
 800d530:	4413      	add	r3, r2
 800d532:	222e      	movs	r2, #46	; 0x2e
 800d534:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800d536:	683a      	ldr	r2, [r7, #0]
 800d538:	69bb      	ldr	r3, [r7, #24]
 800d53a:	4413      	add	r3, r2
 800d53c:	3309      	adds	r3, #9
 800d53e:	7dfa      	ldrb	r2, [r7, #23]
 800d540:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800d542:	89bb      	ldrh	r3, [r7, #12]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d11c      	bne.n	800d582 <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800d548:	7dfb      	ldrb	r3, [r7, #23]
 800d54a:	2b40      	cmp	r3, #64	; 0x40
 800d54c:	d913      	bls.n	800d576 <get_fileinfo+0x12e>
 800d54e:	7dfb      	ldrb	r3, [r7, #23]
 800d550:	2b5a      	cmp	r3, #90	; 0x5a
 800d552:	d810      	bhi.n	800d576 <get_fileinfo+0x12e>
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	6a1b      	ldr	r3, [r3, #32]
 800d558:	330c      	adds	r3, #12
 800d55a:	781b      	ldrb	r3, [r3, #0]
 800d55c:	461a      	mov	r2, r3
 800d55e:	69fb      	ldr	r3, [r7, #28]
 800d560:	2b08      	cmp	r3, #8
 800d562:	d901      	bls.n	800d568 <get_fileinfo+0x120>
 800d564:	2310      	movs	r3, #16
 800d566:	e000      	b.n	800d56a <get_fileinfo+0x122>
 800d568:	2308      	movs	r3, #8
 800d56a:	4013      	ands	r3, r2
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d002      	beq.n	800d576 <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 800d570:	7dfb      	ldrb	r3, [r7, #23]
 800d572:	3320      	adds	r3, #32
 800d574:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800d576:	683a      	ldr	r2, [r7, #0]
 800d578:	69bb      	ldr	r3, [r7, #24]
 800d57a:	4413      	add	r3, r2
 800d57c:	3316      	adds	r3, #22
 800d57e:	7dfa      	ldrb	r2, [r7, #23]
 800d580:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800d582:	69bb      	ldr	r3, [r7, #24]
 800d584:	3301      	adds	r3, #1
 800d586:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 800d588:	69fb      	ldr	r3, [r7, #28]
 800d58a:	2b0a      	cmp	r3, #10
 800d58c:	d9af      	bls.n	800d4ee <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800d58e:	89bb      	ldrh	r3, [r7, #12]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d10d      	bne.n	800d5b0 <get_fileinfo+0x168>
		fno->fname[j] = 0;
 800d594:	683a      	ldr	r2, [r7, #0]
 800d596:	69bb      	ldr	r3, [r7, #24]
 800d598:	4413      	add	r3, r2
 800d59a:	3316      	adds	r3, #22
 800d59c:	2200      	movs	r2, #0
 800d59e:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	6a1b      	ldr	r3, [r3, #32]
 800d5a4:	330c      	adds	r3, #12
 800d5a6:	781b      	ldrb	r3, [r3, #0]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d101      	bne.n	800d5b0 <get_fileinfo+0x168>
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800d5b0:	683a      	ldr	r2, [r7, #0]
 800d5b2:	69bb      	ldr	r3, [r7, #24]
 800d5b4:	4413      	add	r3, r2
 800d5b6:	3309      	adds	r3, #9
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	6a1b      	ldr	r3, [r3, #32]
 800d5c0:	7ada      	ldrb	r2, [r3, #11]
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	6a1b      	ldr	r3, [r3, #32]
 800d5ca:	331c      	adds	r3, #28
 800d5cc:	4618      	mov	r0, r3
 800d5ce:	f7fe fb15 	bl	800bbfc <ld_dword>
 800d5d2:	4602      	mov	r2, r0
 800d5d4:	683b      	ldr	r3, [r7, #0]
 800d5d6:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	6a1b      	ldr	r3, [r3, #32]
 800d5dc:	3316      	adds	r3, #22
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f7fe fb0c 	bl	800bbfc <ld_dword>
 800d5e4:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800d5e6:	68bb      	ldr	r3, [r7, #8]
 800d5e8:	b29a      	uxth	r2, r3
 800d5ea:	683b      	ldr	r3, [r7, #0]
 800d5ec:	80da      	strh	r2, [r3, #6]
 800d5ee:	68bb      	ldr	r3, [r7, #8]
 800d5f0:	0c1b      	lsrs	r3, r3, #16
 800d5f2:	b29a      	uxth	r2, r3
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	809a      	strh	r2, [r3, #4]
 800d5f8:	e000      	b.n	800d5fc <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800d5fa:	bf00      	nop
}
 800d5fc:	3720      	adds	r7, #32
 800d5fe:	46bd      	mov	sp, r7
 800d600:	bd80      	pop	{r7, pc}
	...

0800d604 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b08a      	sub	sp, #40	; 0x28
 800d608:	af00      	add	r7, sp, #0
 800d60a:	6078      	str	r0, [r7, #4]
 800d60c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	613b      	str	r3, [r7, #16]
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	68db      	ldr	r3, [r3, #12]
 800d61a:	60fb      	str	r3, [r7, #12]
 800d61c:	2300      	movs	r3, #0
 800d61e:	617b      	str	r3, [r7, #20]
 800d620:	697b      	ldr	r3, [r7, #20]
 800d622:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800d624:	69bb      	ldr	r3, [r7, #24]
 800d626:	1c5a      	adds	r2, r3, #1
 800d628:	61ba      	str	r2, [r7, #24]
 800d62a:	693a      	ldr	r2, [r7, #16]
 800d62c:	4413      	add	r3, r2
 800d62e:	781b      	ldrb	r3, [r3, #0]
 800d630:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800d632:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d634:	2b1f      	cmp	r3, #31
 800d636:	d940      	bls.n	800d6ba <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800d638:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d63a:	2b2f      	cmp	r3, #47	; 0x2f
 800d63c:	d006      	beq.n	800d64c <create_name+0x48>
 800d63e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d640:	2b5c      	cmp	r3, #92	; 0x5c
 800d642:	d110      	bne.n	800d666 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d644:	e002      	b.n	800d64c <create_name+0x48>
 800d646:	69bb      	ldr	r3, [r7, #24]
 800d648:	3301      	adds	r3, #1
 800d64a:	61bb      	str	r3, [r7, #24]
 800d64c:	693a      	ldr	r2, [r7, #16]
 800d64e:	69bb      	ldr	r3, [r7, #24]
 800d650:	4413      	add	r3, r2
 800d652:	781b      	ldrb	r3, [r3, #0]
 800d654:	2b2f      	cmp	r3, #47	; 0x2f
 800d656:	d0f6      	beq.n	800d646 <create_name+0x42>
 800d658:	693a      	ldr	r2, [r7, #16]
 800d65a:	69bb      	ldr	r3, [r7, #24]
 800d65c:	4413      	add	r3, r2
 800d65e:	781b      	ldrb	r3, [r3, #0]
 800d660:	2b5c      	cmp	r3, #92	; 0x5c
 800d662:	d0f0      	beq.n	800d646 <create_name+0x42>
			break;
 800d664:	e02a      	b.n	800d6bc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800d666:	697b      	ldr	r3, [r7, #20]
 800d668:	2bfe      	cmp	r3, #254	; 0xfe
 800d66a:	d901      	bls.n	800d670 <create_name+0x6c>
 800d66c:	2306      	movs	r3, #6
 800d66e:	e17d      	b.n	800d96c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800d670:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d672:	b2db      	uxtb	r3, r3
 800d674:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800d676:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d678:	2101      	movs	r1, #1
 800d67a:	4618      	mov	r0, r3
 800d67c:	f001 fc32 	bl	800eee4 <ff_convert>
 800d680:	4603      	mov	r3, r0
 800d682:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800d684:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d686:	2b00      	cmp	r3, #0
 800d688:	d101      	bne.n	800d68e <create_name+0x8a>
 800d68a:	2306      	movs	r3, #6
 800d68c:	e16e      	b.n	800d96c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800d68e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d690:	2b7f      	cmp	r3, #127	; 0x7f
 800d692:	d809      	bhi.n	800d6a8 <create_name+0xa4>
 800d694:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d696:	4619      	mov	r1, r3
 800d698:	488d      	ldr	r0, [pc, #564]	; (800d8d0 <create_name+0x2cc>)
 800d69a:	f7fe fb7c 	bl	800bd96 <chk_chr>
 800d69e:	4603      	mov	r3, r0
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d001      	beq.n	800d6a8 <create_name+0xa4>
 800d6a4:	2306      	movs	r3, #6
 800d6a6:	e161      	b.n	800d96c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800d6a8:	697b      	ldr	r3, [r7, #20]
 800d6aa:	1c5a      	adds	r2, r3, #1
 800d6ac:	617a      	str	r2, [r7, #20]
 800d6ae:	005b      	lsls	r3, r3, #1
 800d6b0:	68fa      	ldr	r2, [r7, #12]
 800d6b2:	4413      	add	r3, r2
 800d6b4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d6b6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800d6b8:	e7b4      	b.n	800d624 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800d6ba:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800d6bc:	693a      	ldr	r2, [r7, #16]
 800d6be:	69bb      	ldr	r3, [r7, #24]
 800d6c0:	441a      	add	r2, r3
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d6c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d6c8:	2b1f      	cmp	r3, #31
 800d6ca:	d801      	bhi.n	800d6d0 <create_name+0xcc>
 800d6cc:	2304      	movs	r3, #4
 800d6ce:	e000      	b.n	800d6d2 <create_name+0xce>
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d6d6:	e011      	b.n	800d6fc <create_name+0xf8>
		w = lfn[di - 1];
 800d6d8:	697b      	ldr	r3, [r7, #20]
 800d6da:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d6de:	3b01      	subs	r3, #1
 800d6e0:	005b      	lsls	r3, r3, #1
 800d6e2:	68fa      	ldr	r2, [r7, #12]
 800d6e4:	4413      	add	r3, r2
 800d6e6:	881b      	ldrh	r3, [r3, #0]
 800d6e8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800d6ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d6ec:	2b20      	cmp	r3, #32
 800d6ee:	d002      	beq.n	800d6f6 <create_name+0xf2>
 800d6f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d6f2:	2b2e      	cmp	r3, #46	; 0x2e
 800d6f4:	d106      	bne.n	800d704 <create_name+0x100>
		di--;
 800d6f6:	697b      	ldr	r3, [r7, #20]
 800d6f8:	3b01      	subs	r3, #1
 800d6fa:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d6fc:	697b      	ldr	r3, [r7, #20]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d1ea      	bne.n	800d6d8 <create_name+0xd4>
 800d702:	e000      	b.n	800d706 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800d704:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800d706:	697b      	ldr	r3, [r7, #20]
 800d708:	005b      	lsls	r3, r3, #1
 800d70a:	68fa      	ldr	r2, [r7, #12]
 800d70c:	4413      	add	r3, r2
 800d70e:	2200      	movs	r2, #0
 800d710:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d101      	bne.n	800d71c <create_name+0x118>
 800d718:	2306      	movs	r3, #6
 800d71a:	e127      	b.n	800d96c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	3324      	adds	r3, #36	; 0x24
 800d720:	220b      	movs	r2, #11
 800d722:	2120      	movs	r1, #32
 800d724:	4618      	mov	r0, r3
 800d726:	f7fe faf4 	bl	800bd12 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800d72a:	2300      	movs	r3, #0
 800d72c:	61bb      	str	r3, [r7, #24]
 800d72e:	e002      	b.n	800d736 <create_name+0x132>
 800d730:	69bb      	ldr	r3, [r7, #24]
 800d732:	3301      	adds	r3, #1
 800d734:	61bb      	str	r3, [r7, #24]
 800d736:	69bb      	ldr	r3, [r7, #24]
 800d738:	005b      	lsls	r3, r3, #1
 800d73a:	68fa      	ldr	r2, [r7, #12]
 800d73c:	4413      	add	r3, r2
 800d73e:	881b      	ldrh	r3, [r3, #0]
 800d740:	2b20      	cmp	r3, #32
 800d742:	d0f5      	beq.n	800d730 <create_name+0x12c>
 800d744:	69bb      	ldr	r3, [r7, #24]
 800d746:	005b      	lsls	r3, r3, #1
 800d748:	68fa      	ldr	r2, [r7, #12]
 800d74a:	4413      	add	r3, r2
 800d74c:	881b      	ldrh	r3, [r3, #0]
 800d74e:	2b2e      	cmp	r3, #46	; 0x2e
 800d750:	d0ee      	beq.n	800d730 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800d752:	69bb      	ldr	r3, [r7, #24]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d009      	beq.n	800d76c <create_name+0x168>
 800d758:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d75c:	f043 0303 	orr.w	r3, r3, #3
 800d760:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800d764:	e002      	b.n	800d76c <create_name+0x168>
 800d766:	697b      	ldr	r3, [r7, #20]
 800d768:	3b01      	subs	r3, #1
 800d76a:	617b      	str	r3, [r7, #20]
 800d76c:	697b      	ldr	r3, [r7, #20]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d009      	beq.n	800d786 <create_name+0x182>
 800d772:	697b      	ldr	r3, [r7, #20]
 800d774:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d778:	3b01      	subs	r3, #1
 800d77a:	005b      	lsls	r3, r3, #1
 800d77c:	68fa      	ldr	r2, [r7, #12]
 800d77e:	4413      	add	r3, r2
 800d780:	881b      	ldrh	r3, [r3, #0]
 800d782:	2b2e      	cmp	r3, #46	; 0x2e
 800d784:	d1ef      	bne.n	800d766 <create_name+0x162>

	i = b = 0; ni = 8;
 800d786:	2300      	movs	r3, #0
 800d788:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d78c:	2300      	movs	r3, #0
 800d78e:	623b      	str	r3, [r7, #32]
 800d790:	2308      	movs	r3, #8
 800d792:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800d794:	69bb      	ldr	r3, [r7, #24]
 800d796:	1c5a      	adds	r2, r3, #1
 800d798:	61ba      	str	r2, [r7, #24]
 800d79a:	005b      	lsls	r3, r3, #1
 800d79c:	68fa      	ldr	r2, [r7, #12]
 800d79e:	4413      	add	r3, r2
 800d7a0:	881b      	ldrh	r3, [r3, #0]
 800d7a2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800d7a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	f000 8090 	beq.w	800d8cc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800d7ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d7ae:	2b20      	cmp	r3, #32
 800d7b0:	d006      	beq.n	800d7c0 <create_name+0x1bc>
 800d7b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d7b4:	2b2e      	cmp	r3, #46	; 0x2e
 800d7b6:	d10a      	bne.n	800d7ce <create_name+0x1ca>
 800d7b8:	69ba      	ldr	r2, [r7, #24]
 800d7ba:	697b      	ldr	r3, [r7, #20]
 800d7bc:	429a      	cmp	r2, r3
 800d7be:	d006      	beq.n	800d7ce <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800d7c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d7c4:	f043 0303 	orr.w	r3, r3, #3
 800d7c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d7cc:	e07d      	b.n	800d8ca <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800d7ce:	6a3a      	ldr	r2, [r7, #32]
 800d7d0:	69fb      	ldr	r3, [r7, #28]
 800d7d2:	429a      	cmp	r2, r3
 800d7d4:	d203      	bcs.n	800d7de <create_name+0x1da>
 800d7d6:	69ba      	ldr	r2, [r7, #24]
 800d7d8:	697b      	ldr	r3, [r7, #20]
 800d7da:	429a      	cmp	r2, r3
 800d7dc:	d123      	bne.n	800d826 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800d7de:	69fb      	ldr	r3, [r7, #28]
 800d7e0:	2b0b      	cmp	r3, #11
 800d7e2:	d106      	bne.n	800d7f2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800d7e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d7e8:	f043 0303 	orr.w	r3, r3, #3
 800d7ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d7f0:	e075      	b.n	800d8de <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800d7f2:	69ba      	ldr	r2, [r7, #24]
 800d7f4:	697b      	ldr	r3, [r7, #20]
 800d7f6:	429a      	cmp	r2, r3
 800d7f8:	d005      	beq.n	800d806 <create_name+0x202>
 800d7fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d7fe:	f043 0303 	orr.w	r3, r3, #3
 800d802:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800d806:	69ba      	ldr	r2, [r7, #24]
 800d808:	697b      	ldr	r3, [r7, #20]
 800d80a:	429a      	cmp	r2, r3
 800d80c:	d866      	bhi.n	800d8dc <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800d80e:	697b      	ldr	r3, [r7, #20]
 800d810:	61bb      	str	r3, [r7, #24]
 800d812:	2308      	movs	r3, #8
 800d814:	623b      	str	r3, [r7, #32]
 800d816:	230b      	movs	r3, #11
 800d818:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800d81a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d81e:	009b      	lsls	r3, r3, #2
 800d820:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d824:	e051      	b.n	800d8ca <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800d826:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d828:	2b7f      	cmp	r3, #127	; 0x7f
 800d82a:	d914      	bls.n	800d856 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800d82c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d82e:	2100      	movs	r1, #0
 800d830:	4618      	mov	r0, r3
 800d832:	f001 fb57 	bl	800eee4 <ff_convert>
 800d836:	4603      	mov	r3, r0
 800d838:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800d83a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d004      	beq.n	800d84a <create_name+0x246>
 800d840:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d842:	3b80      	subs	r3, #128	; 0x80
 800d844:	4a23      	ldr	r2, [pc, #140]	; (800d8d4 <create_name+0x2d0>)
 800d846:	5cd3      	ldrb	r3, [r2, r3]
 800d848:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800d84a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d84e:	f043 0302 	orr.w	r3, r3, #2
 800d852:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800d856:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d007      	beq.n	800d86c <create_name+0x268>
 800d85c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d85e:	4619      	mov	r1, r3
 800d860:	481d      	ldr	r0, [pc, #116]	; (800d8d8 <create_name+0x2d4>)
 800d862:	f7fe fa98 	bl	800bd96 <chk_chr>
 800d866:	4603      	mov	r3, r0
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d008      	beq.n	800d87e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800d86c:	235f      	movs	r3, #95	; 0x5f
 800d86e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800d870:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d874:	f043 0303 	orr.w	r3, r3, #3
 800d878:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d87c:	e01b      	b.n	800d8b6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800d87e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d880:	2b40      	cmp	r3, #64	; 0x40
 800d882:	d909      	bls.n	800d898 <create_name+0x294>
 800d884:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d886:	2b5a      	cmp	r3, #90	; 0x5a
 800d888:	d806      	bhi.n	800d898 <create_name+0x294>
					b |= 2;
 800d88a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d88e:	f043 0302 	orr.w	r3, r3, #2
 800d892:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d896:	e00e      	b.n	800d8b6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800d898:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d89a:	2b60      	cmp	r3, #96	; 0x60
 800d89c:	d90b      	bls.n	800d8b6 <create_name+0x2b2>
 800d89e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d8a0:	2b7a      	cmp	r3, #122	; 0x7a
 800d8a2:	d808      	bhi.n	800d8b6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800d8a4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d8a8:	f043 0301 	orr.w	r3, r3, #1
 800d8ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d8b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d8b2:	3b20      	subs	r3, #32
 800d8b4:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800d8b6:	6a3b      	ldr	r3, [r7, #32]
 800d8b8:	1c5a      	adds	r2, r3, #1
 800d8ba:	623a      	str	r2, [r7, #32]
 800d8bc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d8be:	b2d1      	uxtb	r1, r2
 800d8c0:	687a      	ldr	r2, [r7, #4]
 800d8c2:	4413      	add	r3, r2
 800d8c4:	460a      	mov	r2, r1
 800d8c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800d8ca:	e763      	b.n	800d794 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800d8cc:	bf00      	nop
 800d8ce:	e006      	b.n	800d8de <create_name+0x2da>
 800d8d0:	0800fa0c 	.word	0x0800fa0c
 800d8d4:	0800fae8 	.word	0x0800fae8
 800d8d8:	0800fa18 	.word	0x0800fa18
			if (si > di) break;			/* No extension */
 800d8dc:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d8e4:	2be5      	cmp	r3, #229	; 0xe5
 800d8e6:	d103      	bne.n	800d8f0 <create_name+0x2ec>
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	2205      	movs	r2, #5
 800d8ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800d8f0:	69fb      	ldr	r3, [r7, #28]
 800d8f2:	2b08      	cmp	r3, #8
 800d8f4:	d104      	bne.n	800d900 <create_name+0x2fc>
 800d8f6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d8fa:	009b      	lsls	r3, r3, #2
 800d8fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800d900:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d904:	f003 030c 	and.w	r3, r3, #12
 800d908:	2b0c      	cmp	r3, #12
 800d90a:	d005      	beq.n	800d918 <create_name+0x314>
 800d90c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d910:	f003 0303 	and.w	r3, r3, #3
 800d914:	2b03      	cmp	r3, #3
 800d916:	d105      	bne.n	800d924 <create_name+0x320>
 800d918:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d91c:	f043 0302 	orr.w	r3, r3, #2
 800d920:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800d924:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d928:	f003 0302 	and.w	r3, r3, #2
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d117      	bne.n	800d960 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800d930:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d934:	f003 0303 	and.w	r3, r3, #3
 800d938:	2b01      	cmp	r3, #1
 800d93a:	d105      	bne.n	800d948 <create_name+0x344>
 800d93c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d940:	f043 0310 	orr.w	r3, r3, #16
 800d944:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800d948:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d94c:	f003 030c 	and.w	r3, r3, #12
 800d950:	2b04      	cmp	r3, #4
 800d952:	d105      	bne.n	800d960 <create_name+0x35c>
 800d954:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d958:	f043 0308 	orr.w	r3, r3, #8
 800d95c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d966:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800d96a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	3728      	adds	r7, #40	; 0x28
 800d970:	46bd      	mov	sp, r7
 800d972:	bd80      	pop	{r7, pc}

0800d974 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b086      	sub	sp, #24
 800d978:	af00      	add	r7, sp, #0
 800d97a:	6078      	str	r0, [r7, #4]
 800d97c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d982:	693b      	ldr	r3, [r7, #16]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d988:	e002      	b.n	800d990 <follow_path+0x1c>
 800d98a:	683b      	ldr	r3, [r7, #0]
 800d98c:	3301      	adds	r3, #1
 800d98e:	603b      	str	r3, [r7, #0]
 800d990:	683b      	ldr	r3, [r7, #0]
 800d992:	781b      	ldrb	r3, [r3, #0]
 800d994:	2b2f      	cmp	r3, #47	; 0x2f
 800d996:	d0f8      	beq.n	800d98a <follow_path+0x16>
 800d998:	683b      	ldr	r3, [r7, #0]
 800d99a:	781b      	ldrb	r3, [r3, #0]
 800d99c:	2b5c      	cmp	r3, #92	; 0x5c
 800d99e:	d0f4      	beq.n	800d98a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d9a0:	693b      	ldr	r3, [r7, #16]
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d9a6:	683b      	ldr	r3, [r7, #0]
 800d9a8:	781b      	ldrb	r3, [r3, #0]
 800d9aa:	2b1f      	cmp	r3, #31
 800d9ac:	d80a      	bhi.n	800d9c4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	2280      	movs	r2, #128	; 0x80
 800d9b2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d9b6:	2100      	movs	r1, #0
 800d9b8:	6878      	ldr	r0, [r7, #4]
 800d9ba:	f7fe ff35 	bl	800c828 <dir_sdi>
 800d9be:	4603      	mov	r3, r0
 800d9c0:	75fb      	strb	r3, [r7, #23]
 800d9c2:	e043      	b.n	800da4c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d9c4:	463b      	mov	r3, r7
 800d9c6:	4619      	mov	r1, r3
 800d9c8:	6878      	ldr	r0, [r7, #4]
 800d9ca:	f7ff fe1b 	bl	800d604 <create_name>
 800d9ce:	4603      	mov	r3, r0
 800d9d0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d9d2:	7dfb      	ldrb	r3, [r7, #23]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d134      	bne.n	800da42 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d9d8:	6878      	ldr	r0, [r7, #4]
 800d9da:	f7ff fb7d 	bl	800d0d8 <dir_find>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d9e8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d9ea:	7dfb      	ldrb	r3, [r7, #23]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d00a      	beq.n	800da06 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d9f0:	7dfb      	ldrb	r3, [r7, #23]
 800d9f2:	2b04      	cmp	r3, #4
 800d9f4:	d127      	bne.n	800da46 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d9f6:	7afb      	ldrb	r3, [r7, #11]
 800d9f8:	f003 0304 	and.w	r3, r3, #4
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d122      	bne.n	800da46 <follow_path+0xd2>
 800da00:	2305      	movs	r3, #5
 800da02:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800da04:	e01f      	b.n	800da46 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800da06:	7afb      	ldrb	r3, [r7, #11]
 800da08:	f003 0304 	and.w	r3, r3, #4
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d11c      	bne.n	800da4a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800da10:	693b      	ldr	r3, [r7, #16]
 800da12:	799b      	ldrb	r3, [r3, #6]
 800da14:	f003 0310 	and.w	r3, r3, #16
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d102      	bne.n	800da22 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800da1c:	2305      	movs	r3, #5
 800da1e:	75fb      	strb	r3, [r7, #23]
 800da20:	e014      	b.n	800da4c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	695b      	ldr	r3, [r3, #20]
 800da2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da30:	4413      	add	r3, r2
 800da32:	4619      	mov	r1, r3
 800da34:	68f8      	ldr	r0, [r7, #12]
 800da36:	f7ff f87e 	bl	800cb36 <ld_clust>
 800da3a:	4602      	mov	r2, r0
 800da3c:	693b      	ldr	r3, [r7, #16]
 800da3e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800da40:	e7c0      	b.n	800d9c4 <follow_path+0x50>
			if (res != FR_OK) break;
 800da42:	bf00      	nop
 800da44:	e002      	b.n	800da4c <follow_path+0xd8>
				break;
 800da46:	bf00      	nop
 800da48:	e000      	b.n	800da4c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800da4a:	bf00      	nop
			}
		}
	}

	return res;
 800da4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800da4e:	4618      	mov	r0, r3
 800da50:	3718      	adds	r7, #24
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}

0800da56 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800da56:	b480      	push	{r7}
 800da58:	b087      	sub	sp, #28
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800da5e:	f04f 33ff 	mov.w	r3, #4294967295
 800da62:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d031      	beq.n	800dad0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	617b      	str	r3, [r7, #20]
 800da72:	e002      	b.n	800da7a <get_ldnumber+0x24>
 800da74:	697b      	ldr	r3, [r7, #20]
 800da76:	3301      	adds	r3, #1
 800da78:	617b      	str	r3, [r7, #20]
 800da7a:	697b      	ldr	r3, [r7, #20]
 800da7c:	781b      	ldrb	r3, [r3, #0]
 800da7e:	2b1f      	cmp	r3, #31
 800da80:	d903      	bls.n	800da8a <get_ldnumber+0x34>
 800da82:	697b      	ldr	r3, [r7, #20]
 800da84:	781b      	ldrb	r3, [r3, #0]
 800da86:	2b3a      	cmp	r3, #58	; 0x3a
 800da88:	d1f4      	bne.n	800da74 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800da8a:	697b      	ldr	r3, [r7, #20]
 800da8c:	781b      	ldrb	r3, [r3, #0]
 800da8e:	2b3a      	cmp	r3, #58	; 0x3a
 800da90:	d11c      	bne.n	800dacc <get_ldnumber+0x76>
			tp = *path;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	1c5a      	adds	r2, r3, #1
 800da9c:	60fa      	str	r2, [r7, #12]
 800da9e:	781b      	ldrb	r3, [r3, #0]
 800daa0:	3b30      	subs	r3, #48	; 0x30
 800daa2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800daa4:	68bb      	ldr	r3, [r7, #8]
 800daa6:	2b09      	cmp	r3, #9
 800daa8:	d80e      	bhi.n	800dac8 <get_ldnumber+0x72>
 800daaa:	68fa      	ldr	r2, [r7, #12]
 800daac:	697b      	ldr	r3, [r7, #20]
 800daae:	429a      	cmp	r2, r3
 800dab0:	d10a      	bne.n	800dac8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800dab2:	68bb      	ldr	r3, [r7, #8]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d107      	bne.n	800dac8 <get_ldnumber+0x72>
					vol = (int)i;
 800dab8:	68bb      	ldr	r3, [r7, #8]
 800daba:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800dabc:	697b      	ldr	r3, [r7, #20]
 800dabe:	3301      	adds	r3, #1
 800dac0:	617b      	str	r3, [r7, #20]
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	697a      	ldr	r2, [r7, #20]
 800dac6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800dac8:	693b      	ldr	r3, [r7, #16]
 800daca:	e002      	b.n	800dad2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800dacc:	2300      	movs	r3, #0
 800dace:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800dad0:	693b      	ldr	r3, [r7, #16]
}
 800dad2:	4618      	mov	r0, r3
 800dad4:	371c      	adds	r7, #28
 800dad6:	46bd      	mov	sp, r7
 800dad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dadc:	4770      	bx	lr
	...

0800dae0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b082      	sub	sp, #8
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	6078      	str	r0, [r7, #4]
 800dae8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	2200      	movs	r2, #0
 800daee:	70da      	strb	r2, [r3, #3]
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	f04f 32ff 	mov.w	r2, #4294967295
 800daf6:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800daf8:	6839      	ldr	r1, [r7, #0]
 800dafa:	6878      	ldr	r0, [r7, #4]
 800dafc:	f7fe fb16 	bl	800c12c <move_window>
 800db00:	4603      	mov	r3, r0
 800db02:	2b00      	cmp	r3, #0
 800db04:	d001      	beq.n	800db0a <check_fs+0x2a>
 800db06:	2304      	movs	r3, #4
 800db08:	e038      	b.n	800db7c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	3334      	adds	r3, #52	; 0x34
 800db0e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800db12:	4618      	mov	r0, r3
 800db14:	f7fe f85a 	bl	800bbcc <ld_word>
 800db18:	4603      	mov	r3, r0
 800db1a:	461a      	mov	r2, r3
 800db1c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800db20:	429a      	cmp	r2, r3
 800db22:	d001      	beq.n	800db28 <check_fs+0x48>
 800db24:	2303      	movs	r3, #3
 800db26:	e029      	b.n	800db7c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800db2e:	2be9      	cmp	r3, #233	; 0xe9
 800db30:	d009      	beq.n	800db46 <check_fs+0x66>
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800db38:	2beb      	cmp	r3, #235	; 0xeb
 800db3a:	d11e      	bne.n	800db7a <check_fs+0x9a>
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800db42:	2b90      	cmp	r3, #144	; 0x90
 800db44:	d119      	bne.n	800db7a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	3334      	adds	r3, #52	; 0x34
 800db4a:	3336      	adds	r3, #54	; 0x36
 800db4c:	4618      	mov	r0, r3
 800db4e:	f7fe f855 	bl	800bbfc <ld_dword>
 800db52:	4603      	mov	r3, r0
 800db54:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800db58:	4a0a      	ldr	r2, [pc, #40]	; (800db84 <check_fs+0xa4>)
 800db5a:	4293      	cmp	r3, r2
 800db5c:	d101      	bne.n	800db62 <check_fs+0x82>
 800db5e:	2300      	movs	r3, #0
 800db60:	e00c      	b.n	800db7c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	3334      	adds	r3, #52	; 0x34
 800db66:	3352      	adds	r3, #82	; 0x52
 800db68:	4618      	mov	r0, r3
 800db6a:	f7fe f847 	bl	800bbfc <ld_dword>
 800db6e:	4603      	mov	r3, r0
 800db70:	4a05      	ldr	r2, [pc, #20]	; (800db88 <check_fs+0xa8>)
 800db72:	4293      	cmp	r3, r2
 800db74:	d101      	bne.n	800db7a <check_fs+0x9a>
 800db76:	2300      	movs	r3, #0
 800db78:	e000      	b.n	800db7c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800db7a:	2302      	movs	r3, #2
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	3708      	adds	r7, #8
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}
 800db84:	00544146 	.word	0x00544146
 800db88:	33544146 	.word	0x33544146

0800db8c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b096      	sub	sp, #88	; 0x58
 800db90:	af00      	add	r7, sp, #0
 800db92:	60f8      	str	r0, [r7, #12]
 800db94:	60b9      	str	r1, [r7, #8]
 800db96:	4613      	mov	r3, r2
 800db98:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800db9a:	68bb      	ldr	r3, [r7, #8]
 800db9c:	2200      	movs	r2, #0
 800db9e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800dba0:	68f8      	ldr	r0, [r7, #12]
 800dba2:	f7ff ff58 	bl	800da56 <get_ldnumber>
 800dba6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800dba8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	da01      	bge.n	800dbb2 <find_volume+0x26>
 800dbae:	230b      	movs	r3, #11
 800dbb0:	e230      	b.n	800e014 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800dbb2:	4aa1      	ldr	r2, [pc, #644]	; (800de38 <find_volume+0x2ac>)
 800dbb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dbba:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800dbbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d101      	bne.n	800dbc6 <find_volume+0x3a>
 800dbc2:	230c      	movs	r3, #12
 800dbc4:	e226      	b.n	800e014 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800dbc6:	68bb      	ldr	r3, [r7, #8]
 800dbc8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dbca:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800dbcc:	79fb      	ldrb	r3, [r7, #7]
 800dbce:	f023 0301 	bic.w	r3, r3, #1
 800dbd2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800dbd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbd6:	781b      	ldrb	r3, [r3, #0]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d01a      	beq.n	800dc12 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800dbdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbde:	785b      	ldrb	r3, [r3, #1]
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	f7fd ff55 	bl	800ba90 <disk_status>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800dbec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dbf0:	f003 0301 	and.w	r3, r3, #1
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d10c      	bne.n	800dc12 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800dbf8:	79fb      	ldrb	r3, [r7, #7]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d007      	beq.n	800dc0e <find_volume+0x82>
 800dbfe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dc02:	f003 0304 	and.w	r3, r3, #4
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d001      	beq.n	800dc0e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800dc0a:	230a      	movs	r3, #10
 800dc0c:	e202      	b.n	800e014 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800dc0e:	2300      	movs	r3, #0
 800dc10:	e200      	b.n	800e014 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800dc12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc14:	2200      	movs	r2, #0
 800dc16:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800dc18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc1a:	b2da      	uxtb	r2, r3
 800dc1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc1e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800dc20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc22:	785b      	ldrb	r3, [r3, #1]
 800dc24:	4618      	mov	r0, r3
 800dc26:	f7fd ff4d 	bl	800bac4 <disk_initialize>
 800dc2a:	4603      	mov	r3, r0
 800dc2c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800dc30:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dc34:	f003 0301 	and.w	r3, r3, #1
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d001      	beq.n	800dc40 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800dc3c:	2303      	movs	r3, #3
 800dc3e:	e1e9      	b.n	800e014 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800dc40:	79fb      	ldrb	r3, [r7, #7]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d007      	beq.n	800dc56 <find_volume+0xca>
 800dc46:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dc4a:	f003 0304 	and.w	r3, r3, #4
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d001      	beq.n	800dc56 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800dc52:	230a      	movs	r3, #10
 800dc54:	e1de      	b.n	800e014 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800dc56:	2300      	movs	r3, #0
 800dc58:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800dc5a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dc5c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dc5e:	f7ff ff3f 	bl	800dae0 <check_fs>
 800dc62:	4603      	mov	r3, r0
 800dc64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800dc68:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dc6c:	2b02      	cmp	r3, #2
 800dc6e:	d149      	bne.n	800dd04 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800dc70:	2300      	movs	r3, #0
 800dc72:	643b      	str	r3, [r7, #64]	; 0x40
 800dc74:	e01e      	b.n	800dcb4 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800dc76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc78:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dc7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dc7e:	011b      	lsls	r3, r3, #4
 800dc80:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800dc84:	4413      	add	r3, r2
 800dc86:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800dc88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc8a:	3304      	adds	r3, #4
 800dc8c:	781b      	ldrb	r3, [r3, #0]
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d006      	beq.n	800dca0 <find_volume+0x114>
 800dc92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dc94:	3308      	adds	r3, #8
 800dc96:	4618      	mov	r0, r3
 800dc98:	f7fd ffb0 	bl	800bbfc <ld_dword>
 800dc9c:	4602      	mov	r2, r0
 800dc9e:	e000      	b.n	800dca2 <find_volume+0x116>
 800dca0:	2200      	movs	r2, #0
 800dca2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dca4:	009b      	lsls	r3, r3, #2
 800dca6:	3358      	adds	r3, #88	; 0x58
 800dca8:	443b      	add	r3, r7
 800dcaa:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800dcae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dcb0:	3301      	adds	r3, #1
 800dcb2:	643b      	str	r3, [r7, #64]	; 0x40
 800dcb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dcb6:	2b03      	cmp	r3, #3
 800dcb8:	d9dd      	bls.n	800dc76 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800dcba:	2300      	movs	r3, #0
 800dcbc:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800dcbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d002      	beq.n	800dcca <find_volume+0x13e>
 800dcc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dcc6:	3b01      	subs	r3, #1
 800dcc8:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800dcca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dccc:	009b      	lsls	r3, r3, #2
 800dcce:	3358      	adds	r3, #88	; 0x58
 800dcd0:	443b      	add	r3, r7
 800dcd2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800dcd6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800dcd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d005      	beq.n	800dcea <find_volume+0x15e>
 800dcde:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dce0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dce2:	f7ff fefd 	bl	800dae0 <check_fs>
 800dce6:	4603      	mov	r3, r0
 800dce8:	e000      	b.n	800dcec <find_volume+0x160>
 800dcea:	2303      	movs	r3, #3
 800dcec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800dcf0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dcf4:	2b01      	cmp	r3, #1
 800dcf6:	d905      	bls.n	800dd04 <find_volume+0x178>
 800dcf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dcfa:	3301      	adds	r3, #1
 800dcfc:	643b      	str	r3, [r7, #64]	; 0x40
 800dcfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dd00:	2b03      	cmp	r3, #3
 800dd02:	d9e2      	bls.n	800dcca <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800dd04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dd08:	2b04      	cmp	r3, #4
 800dd0a:	d101      	bne.n	800dd10 <find_volume+0x184>
 800dd0c:	2301      	movs	r3, #1
 800dd0e:	e181      	b.n	800e014 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800dd10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dd14:	2b01      	cmp	r3, #1
 800dd16:	d901      	bls.n	800dd1c <find_volume+0x190>
 800dd18:	230d      	movs	r3, #13
 800dd1a:	e17b      	b.n	800e014 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800dd1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd1e:	3334      	adds	r3, #52	; 0x34
 800dd20:	330b      	adds	r3, #11
 800dd22:	4618      	mov	r0, r3
 800dd24:	f7fd ff52 	bl	800bbcc <ld_word>
 800dd28:	4603      	mov	r3, r0
 800dd2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dd2e:	d001      	beq.n	800dd34 <find_volume+0x1a8>
 800dd30:	230d      	movs	r3, #13
 800dd32:	e16f      	b.n	800e014 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800dd34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd36:	3334      	adds	r3, #52	; 0x34
 800dd38:	3316      	adds	r3, #22
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	f7fd ff46 	bl	800bbcc <ld_word>
 800dd40:	4603      	mov	r3, r0
 800dd42:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800dd44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d106      	bne.n	800dd58 <find_volume+0x1cc>
 800dd4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd4c:	3334      	adds	r3, #52	; 0x34
 800dd4e:	3324      	adds	r3, #36	; 0x24
 800dd50:	4618      	mov	r0, r3
 800dd52:	f7fd ff53 	bl	800bbfc <ld_dword>
 800dd56:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800dd58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800dd5c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800dd5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd60:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800dd64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd66:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800dd68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd6a:	789b      	ldrb	r3, [r3, #2]
 800dd6c:	2b01      	cmp	r3, #1
 800dd6e:	d005      	beq.n	800dd7c <find_volume+0x1f0>
 800dd70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd72:	789b      	ldrb	r3, [r3, #2]
 800dd74:	2b02      	cmp	r3, #2
 800dd76:	d001      	beq.n	800dd7c <find_volume+0x1f0>
 800dd78:	230d      	movs	r3, #13
 800dd7a:	e14b      	b.n	800e014 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800dd7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd7e:	789b      	ldrb	r3, [r3, #2]
 800dd80:	461a      	mov	r2, r3
 800dd82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dd84:	fb02 f303 	mul.w	r3, r2, r3
 800dd88:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800dd8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dd90:	b29a      	uxth	r2, r3
 800dd92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd94:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800dd96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd98:	895b      	ldrh	r3, [r3, #10]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d008      	beq.n	800ddb0 <find_volume+0x224>
 800dd9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dda0:	895b      	ldrh	r3, [r3, #10]
 800dda2:	461a      	mov	r2, r3
 800dda4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dda6:	895b      	ldrh	r3, [r3, #10]
 800dda8:	3b01      	subs	r3, #1
 800ddaa:	4013      	ands	r3, r2
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d001      	beq.n	800ddb4 <find_volume+0x228>
 800ddb0:	230d      	movs	r3, #13
 800ddb2:	e12f      	b.n	800e014 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800ddb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddb6:	3334      	adds	r3, #52	; 0x34
 800ddb8:	3311      	adds	r3, #17
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f7fd ff06 	bl	800bbcc <ld_word>
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	461a      	mov	r2, r3
 800ddc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddc6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800ddc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddca:	891b      	ldrh	r3, [r3, #8]
 800ddcc:	f003 030f 	and.w	r3, r3, #15
 800ddd0:	b29b      	uxth	r3, r3
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d001      	beq.n	800ddda <find_volume+0x24e>
 800ddd6:	230d      	movs	r3, #13
 800ddd8:	e11c      	b.n	800e014 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800ddda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dddc:	3334      	adds	r3, #52	; 0x34
 800ddde:	3313      	adds	r3, #19
 800dde0:	4618      	mov	r0, r3
 800dde2:	f7fd fef3 	bl	800bbcc <ld_word>
 800dde6:	4603      	mov	r3, r0
 800dde8:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800ddea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d106      	bne.n	800ddfe <find_volume+0x272>
 800ddf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddf2:	3334      	adds	r3, #52	; 0x34
 800ddf4:	3320      	adds	r3, #32
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	f7fd ff00 	bl	800bbfc <ld_dword>
 800ddfc:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800ddfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de00:	3334      	adds	r3, #52	; 0x34
 800de02:	330e      	adds	r3, #14
 800de04:	4618      	mov	r0, r3
 800de06:	f7fd fee1 	bl	800bbcc <ld_word>
 800de0a:	4603      	mov	r3, r0
 800de0c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800de0e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800de10:	2b00      	cmp	r3, #0
 800de12:	d101      	bne.n	800de18 <find_volume+0x28c>
 800de14:	230d      	movs	r3, #13
 800de16:	e0fd      	b.n	800e014 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800de18:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800de1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800de1c:	4413      	add	r3, r2
 800de1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800de20:	8912      	ldrh	r2, [r2, #8]
 800de22:	0912      	lsrs	r2, r2, #4
 800de24:	b292      	uxth	r2, r2
 800de26:	4413      	add	r3, r2
 800de28:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800de2a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800de2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de2e:	429a      	cmp	r2, r3
 800de30:	d204      	bcs.n	800de3c <find_volume+0x2b0>
 800de32:	230d      	movs	r3, #13
 800de34:	e0ee      	b.n	800e014 <find_volume+0x488>
 800de36:	bf00      	nop
 800de38:	20001be8 	.word	0x20001be8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800de3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800de3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de40:	1ad3      	subs	r3, r2, r3
 800de42:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800de44:	8952      	ldrh	r2, [r2, #10]
 800de46:	fbb3 f3f2 	udiv	r3, r3, r2
 800de4a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800de4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d101      	bne.n	800de56 <find_volume+0x2ca>
 800de52:	230d      	movs	r3, #13
 800de54:	e0de      	b.n	800e014 <find_volume+0x488>
		fmt = FS_FAT32;
 800de56:	2303      	movs	r3, #3
 800de58:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800de5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de5e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800de62:	4293      	cmp	r3, r2
 800de64:	d802      	bhi.n	800de6c <find_volume+0x2e0>
 800de66:	2302      	movs	r3, #2
 800de68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800de6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de6e:	f640 72f5 	movw	r2, #4085	; 0xff5
 800de72:	4293      	cmp	r3, r2
 800de74:	d802      	bhi.n	800de7c <find_volume+0x2f0>
 800de76:	2301      	movs	r3, #1
 800de78:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800de7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de7e:	1c9a      	adds	r2, r3, #2
 800de80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de82:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800de84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de86:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800de88:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800de8a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800de8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800de8e:	441a      	add	r2, r3
 800de90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de92:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800de94:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800de96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de98:	441a      	add	r2, r3
 800de9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de9c:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800de9e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dea2:	2b03      	cmp	r3, #3
 800dea4:	d11e      	bne.n	800dee4 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800dea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dea8:	3334      	adds	r3, #52	; 0x34
 800deaa:	332a      	adds	r3, #42	; 0x2a
 800deac:	4618      	mov	r0, r3
 800deae:	f7fd fe8d 	bl	800bbcc <ld_word>
 800deb2:	4603      	mov	r3, r0
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d001      	beq.n	800debc <find_volume+0x330>
 800deb8:	230d      	movs	r3, #13
 800deba:	e0ab      	b.n	800e014 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800debc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800debe:	891b      	ldrh	r3, [r3, #8]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d001      	beq.n	800dec8 <find_volume+0x33c>
 800dec4:	230d      	movs	r3, #13
 800dec6:	e0a5      	b.n	800e014 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800dec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800deca:	3334      	adds	r3, #52	; 0x34
 800decc:	332c      	adds	r3, #44	; 0x2c
 800dece:	4618      	mov	r0, r3
 800ded0:	f7fd fe94 	bl	800bbfc <ld_dword>
 800ded4:	4602      	mov	r2, r0
 800ded6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ded8:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800deda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dedc:	699b      	ldr	r3, [r3, #24]
 800dede:	009b      	lsls	r3, r3, #2
 800dee0:	647b      	str	r3, [r7, #68]	; 0x44
 800dee2:	e01f      	b.n	800df24 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800dee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dee6:	891b      	ldrh	r3, [r3, #8]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d101      	bne.n	800def0 <find_volume+0x364>
 800deec:	230d      	movs	r3, #13
 800deee:	e091      	b.n	800e014 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800def0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800def2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800def4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800def6:	441a      	add	r2, r3
 800def8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800defa:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800defc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800df00:	2b02      	cmp	r3, #2
 800df02:	d103      	bne.n	800df0c <find_volume+0x380>
 800df04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df06:	699b      	ldr	r3, [r3, #24]
 800df08:	005b      	lsls	r3, r3, #1
 800df0a:	e00a      	b.n	800df22 <find_volume+0x396>
 800df0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df0e:	699a      	ldr	r2, [r3, #24]
 800df10:	4613      	mov	r3, r2
 800df12:	005b      	lsls	r3, r3, #1
 800df14:	4413      	add	r3, r2
 800df16:	085a      	lsrs	r2, r3, #1
 800df18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df1a:	699b      	ldr	r3, [r3, #24]
 800df1c:	f003 0301 	and.w	r3, r3, #1
 800df20:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800df22:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800df24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df26:	69da      	ldr	r2, [r3, #28]
 800df28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800df2a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800df2e:	0a5b      	lsrs	r3, r3, #9
 800df30:	429a      	cmp	r2, r3
 800df32:	d201      	bcs.n	800df38 <find_volume+0x3ac>
 800df34:	230d      	movs	r3, #13
 800df36:	e06d      	b.n	800e014 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800df38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df3a:	f04f 32ff 	mov.w	r2, #4294967295
 800df3e:	615a      	str	r2, [r3, #20]
 800df40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df42:	695a      	ldr	r2, [r3, #20]
 800df44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df46:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800df48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df4a:	2280      	movs	r2, #128	; 0x80
 800df4c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800df4e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800df52:	2b03      	cmp	r3, #3
 800df54:	d149      	bne.n	800dfea <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800df56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df58:	3334      	adds	r3, #52	; 0x34
 800df5a:	3330      	adds	r3, #48	; 0x30
 800df5c:	4618      	mov	r0, r3
 800df5e:	f7fd fe35 	bl	800bbcc <ld_word>
 800df62:	4603      	mov	r3, r0
 800df64:	2b01      	cmp	r3, #1
 800df66:	d140      	bne.n	800dfea <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800df68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800df6a:	3301      	adds	r3, #1
 800df6c:	4619      	mov	r1, r3
 800df6e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800df70:	f7fe f8dc 	bl	800c12c <move_window>
 800df74:	4603      	mov	r3, r0
 800df76:	2b00      	cmp	r3, #0
 800df78:	d137      	bne.n	800dfea <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800df7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df7c:	2200      	movs	r2, #0
 800df7e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800df80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df82:	3334      	adds	r3, #52	; 0x34
 800df84:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800df88:	4618      	mov	r0, r3
 800df8a:	f7fd fe1f 	bl	800bbcc <ld_word>
 800df8e:	4603      	mov	r3, r0
 800df90:	461a      	mov	r2, r3
 800df92:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800df96:	429a      	cmp	r2, r3
 800df98:	d127      	bne.n	800dfea <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800df9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df9c:	3334      	adds	r3, #52	; 0x34
 800df9e:	4618      	mov	r0, r3
 800dfa0:	f7fd fe2c 	bl	800bbfc <ld_dword>
 800dfa4:	4603      	mov	r3, r0
 800dfa6:	4a1d      	ldr	r2, [pc, #116]	; (800e01c <find_volume+0x490>)
 800dfa8:	4293      	cmp	r3, r2
 800dfaa:	d11e      	bne.n	800dfea <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800dfac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfae:	3334      	adds	r3, #52	; 0x34
 800dfb0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800dfb4:	4618      	mov	r0, r3
 800dfb6:	f7fd fe21 	bl	800bbfc <ld_dword>
 800dfba:	4603      	mov	r3, r0
 800dfbc:	4a18      	ldr	r2, [pc, #96]	; (800e020 <find_volume+0x494>)
 800dfbe:	4293      	cmp	r3, r2
 800dfc0:	d113      	bne.n	800dfea <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800dfc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfc4:	3334      	adds	r3, #52	; 0x34
 800dfc6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800dfca:	4618      	mov	r0, r3
 800dfcc:	f7fd fe16 	bl	800bbfc <ld_dword>
 800dfd0:	4602      	mov	r2, r0
 800dfd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfd4:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800dfd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfd8:	3334      	adds	r3, #52	; 0x34
 800dfda:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f7fd fe0c 	bl	800bbfc <ld_dword>
 800dfe4:	4602      	mov	r2, r0
 800dfe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfe8:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800dfea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfec:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800dff0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800dff2:	4b0c      	ldr	r3, [pc, #48]	; (800e024 <find_volume+0x498>)
 800dff4:	881b      	ldrh	r3, [r3, #0]
 800dff6:	3301      	adds	r3, #1
 800dff8:	b29a      	uxth	r2, r3
 800dffa:	4b0a      	ldr	r3, [pc, #40]	; (800e024 <find_volume+0x498>)
 800dffc:	801a      	strh	r2, [r3, #0]
 800dffe:	4b09      	ldr	r3, [pc, #36]	; (800e024 <find_volume+0x498>)
 800e000:	881a      	ldrh	r2, [r3, #0]
 800e002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e004:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800e006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e008:	4a07      	ldr	r2, [pc, #28]	; (800e028 <find_volume+0x49c>)
 800e00a:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e00c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e00e:	f7fe f825 	bl	800c05c <clear_lock>
#endif
	return FR_OK;
 800e012:	2300      	movs	r3, #0
}
 800e014:	4618      	mov	r0, r3
 800e016:	3758      	adds	r7, #88	; 0x58
 800e018:	46bd      	mov	sp, r7
 800e01a:	bd80      	pop	{r7, pc}
 800e01c:	41615252 	.word	0x41615252
 800e020:	61417272 	.word	0x61417272
 800e024:	20001bec 	.word	0x20001bec
 800e028:	20001c10 	.word	0x20001c10

0800e02c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e02c:	b580      	push	{r7, lr}
 800e02e:	b084      	sub	sp, #16
 800e030:	af00      	add	r7, sp, #0
 800e032:	6078      	str	r0, [r7, #4]
 800e034:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e036:	2309      	movs	r3, #9
 800e038:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d01c      	beq.n	800e07a <validate+0x4e>
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d018      	beq.n	800e07a <validate+0x4e>
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	781b      	ldrb	r3, [r3, #0]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d013      	beq.n	800e07a <validate+0x4e>
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	889a      	ldrh	r2, [r3, #4]
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	88db      	ldrh	r3, [r3, #6]
 800e05c:	429a      	cmp	r2, r3
 800e05e:	d10c      	bne.n	800e07a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	785b      	ldrb	r3, [r3, #1]
 800e066:	4618      	mov	r0, r3
 800e068:	f7fd fd12 	bl	800ba90 <disk_status>
 800e06c:	4603      	mov	r3, r0
 800e06e:	f003 0301 	and.w	r3, r3, #1
 800e072:	2b00      	cmp	r3, #0
 800e074:	d101      	bne.n	800e07a <validate+0x4e>
			res = FR_OK;
 800e076:	2300      	movs	r3, #0
 800e078:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e07a:	7bfb      	ldrb	r3, [r7, #15]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d102      	bne.n	800e086 <validate+0x5a>
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	e000      	b.n	800e088 <validate+0x5c>
 800e086:	2300      	movs	r3, #0
 800e088:	683a      	ldr	r2, [r7, #0]
 800e08a:	6013      	str	r3, [r2, #0]
	return res;
 800e08c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e08e:	4618      	mov	r0, r3
 800e090:	3710      	adds	r7, #16
 800e092:	46bd      	mov	sp, r7
 800e094:	bd80      	pop	{r7, pc}
	...

0800e098 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e098:	b580      	push	{r7, lr}
 800e09a:	b088      	sub	sp, #32
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	60f8      	str	r0, [r7, #12]
 800e0a0:	60b9      	str	r1, [r7, #8]
 800e0a2:	4613      	mov	r3, r2
 800e0a4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e0a6:	68bb      	ldr	r3, [r7, #8]
 800e0a8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e0aa:	f107 0310 	add.w	r3, r7, #16
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	f7ff fcd1 	bl	800da56 <get_ldnumber>
 800e0b4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e0b6:	69fb      	ldr	r3, [r7, #28]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	da01      	bge.n	800e0c0 <f_mount+0x28>
 800e0bc:	230b      	movs	r3, #11
 800e0be:	e02b      	b.n	800e118 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e0c0:	4a17      	ldr	r2, [pc, #92]	; (800e120 <f_mount+0x88>)
 800e0c2:	69fb      	ldr	r3, [r7, #28]
 800e0c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e0c8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e0ca:	69bb      	ldr	r3, [r7, #24]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d005      	beq.n	800e0dc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e0d0:	69b8      	ldr	r0, [r7, #24]
 800e0d2:	f7fd ffc3 	bl	800c05c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e0d6:	69bb      	ldr	r3, [r7, #24]
 800e0d8:	2200      	movs	r2, #0
 800e0da:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d002      	beq.n	800e0e8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e0e8:	68fa      	ldr	r2, [r7, #12]
 800e0ea:	490d      	ldr	r1, [pc, #52]	; (800e120 <f_mount+0x88>)
 800e0ec:	69fb      	ldr	r3, [r7, #28]
 800e0ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d002      	beq.n	800e0fe <f_mount+0x66>
 800e0f8:	79fb      	ldrb	r3, [r7, #7]
 800e0fa:	2b01      	cmp	r3, #1
 800e0fc:	d001      	beq.n	800e102 <f_mount+0x6a>
 800e0fe:	2300      	movs	r3, #0
 800e100:	e00a      	b.n	800e118 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e102:	f107 010c 	add.w	r1, r7, #12
 800e106:	f107 0308 	add.w	r3, r7, #8
 800e10a:	2200      	movs	r2, #0
 800e10c:	4618      	mov	r0, r3
 800e10e:	f7ff fd3d 	bl	800db8c <find_volume>
 800e112:	4603      	mov	r3, r0
 800e114:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e116:	7dfb      	ldrb	r3, [r7, #23]
}
 800e118:	4618      	mov	r0, r3
 800e11a:	3720      	adds	r7, #32
 800e11c:	46bd      	mov	sp, r7
 800e11e:	bd80      	pop	{r7, pc}
 800e120:	20001be8 	.word	0x20001be8

0800e124 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e124:	b580      	push	{r7, lr}
 800e126:	b09a      	sub	sp, #104	; 0x68
 800e128:	af00      	add	r7, sp, #0
 800e12a:	60f8      	str	r0, [r7, #12]
 800e12c:	60b9      	str	r1, [r7, #8]
 800e12e:	4613      	mov	r3, r2
 800e130:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d101      	bne.n	800e13c <f_open+0x18>
 800e138:	2309      	movs	r3, #9
 800e13a:	e1ad      	b.n	800e498 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e13c:	79fb      	ldrb	r3, [r7, #7]
 800e13e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e142:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e144:	79fa      	ldrb	r2, [r7, #7]
 800e146:	f107 0114 	add.w	r1, r7, #20
 800e14a:	f107 0308 	add.w	r3, r7, #8
 800e14e:	4618      	mov	r0, r3
 800e150:	f7ff fd1c 	bl	800db8c <find_volume>
 800e154:	4603      	mov	r3, r0
 800e156:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800e15a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e15e:	2b00      	cmp	r3, #0
 800e160:	f040 8191 	bne.w	800e486 <f_open+0x362>
		dj.obj.fs = fs;
 800e164:	697b      	ldr	r3, [r7, #20]
 800e166:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e168:	68ba      	ldr	r2, [r7, #8]
 800e16a:	f107 0318 	add.w	r3, r7, #24
 800e16e:	4611      	mov	r1, r2
 800e170:	4618      	mov	r0, r3
 800e172:	f7ff fbff 	bl	800d974 <follow_path>
 800e176:	4603      	mov	r3, r0
 800e178:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e17c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e180:	2b00      	cmp	r3, #0
 800e182:	d11a      	bne.n	800e1ba <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e184:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800e188:	b25b      	sxtb	r3, r3
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	da03      	bge.n	800e196 <f_open+0x72>
				res = FR_INVALID_NAME;
 800e18e:	2306      	movs	r3, #6
 800e190:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e194:	e011      	b.n	800e1ba <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e196:	79fb      	ldrb	r3, [r7, #7]
 800e198:	f023 0301 	bic.w	r3, r3, #1
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	bf14      	ite	ne
 800e1a0:	2301      	movne	r3, #1
 800e1a2:	2300      	moveq	r3, #0
 800e1a4:	b2db      	uxtb	r3, r3
 800e1a6:	461a      	mov	r2, r3
 800e1a8:	f107 0318 	add.w	r3, r7, #24
 800e1ac:	4611      	mov	r1, r2
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	f7fd fe0c 	bl	800bdcc <chk_lock>
 800e1b4:	4603      	mov	r3, r0
 800e1b6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e1ba:	79fb      	ldrb	r3, [r7, #7]
 800e1bc:	f003 031c 	and.w	r3, r3, #28
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d07f      	beq.n	800e2c4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800e1c4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d017      	beq.n	800e1fc <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e1cc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e1d0:	2b04      	cmp	r3, #4
 800e1d2:	d10e      	bne.n	800e1f2 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e1d4:	f7fd fe56 	bl	800be84 <enq_lock>
 800e1d8:	4603      	mov	r3, r0
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d006      	beq.n	800e1ec <f_open+0xc8>
 800e1de:	f107 0318 	add.w	r3, r7, #24
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	f7ff f838 	bl	800d258 <dir_register>
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	e000      	b.n	800e1ee <f_open+0xca>
 800e1ec:	2312      	movs	r3, #18
 800e1ee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e1f2:	79fb      	ldrb	r3, [r7, #7]
 800e1f4:	f043 0308 	orr.w	r3, r3, #8
 800e1f8:	71fb      	strb	r3, [r7, #7]
 800e1fa:	e010      	b.n	800e21e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e1fc:	7fbb      	ldrb	r3, [r7, #30]
 800e1fe:	f003 0311 	and.w	r3, r3, #17
 800e202:	2b00      	cmp	r3, #0
 800e204:	d003      	beq.n	800e20e <f_open+0xea>
					res = FR_DENIED;
 800e206:	2307      	movs	r3, #7
 800e208:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e20c:	e007      	b.n	800e21e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e20e:	79fb      	ldrb	r3, [r7, #7]
 800e210:	f003 0304 	and.w	r3, r3, #4
 800e214:	2b00      	cmp	r3, #0
 800e216:	d002      	beq.n	800e21e <f_open+0xfa>
 800e218:	2308      	movs	r3, #8
 800e21a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e21e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e222:	2b00      	cmp	r3, #0
 800e224:	d168      	bne.n	800e2f8 <f_open+0x1d4>
 800e226:	79fb      	ldrb	r3, [r7, #7]
 800e228:	f003 0308 	and.w	r3, r3, #8
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d063      	beq.n	800e2f8 <f_open+0x1d4>
				dw = GET_FATTIME();
 800e230:	f7fa fb1e 	bl	8008870 <get_fattime>
 800e234:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e238:	330e      	adds	r3, #14
 800e23a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e23c:	4618      	mov	r0, r3
 800e23e:	f7fd fd1b 	bl	800bc78 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e244:	3316      	adds	r3, #22
 800e246:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e248:	4618      	mov	r0, r3
 800e24a:	f7fd fd15 	bl	800bc78 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e24e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e250:	330b      	adds	r3, #11
 800e252:	2220      	movs	r2, #32
 800e254:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e256:	697b      	ldr	r3, [r7, #20]
 800e258:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e25a:	4611      	mov	r1, r2
 800e25c:	4618      	mov	r0, r3
 800e25e:	f7fe fc6a 	bl	800cb36 <ld_clust>
 800e262:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e264:	697b      	ldr	r3, [r7, #20]
 800e266:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e268:	2200      	movs	r2, #0
 800e26a:	4618      	mov	r0, r3
 800e26c:	f7fe fc82 	bl	800cb74 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e272:	331c      	adds	r3, #28
 800e274:	2100      	movs	r1, #0
 800e276:	4618      	mov	r0, r3
 800e278:	f7fd fcfe 	bl	800bc78 <st_dword>
					fs->wflag = 1;
 800e27c:	697b      	ldr	r3, [r7, #20]
 800e27e:	2201      	movs	r2, #1
 800e280:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e282:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e284:	2b00      	cmp	r3, #0
 800e286:	d037      	beq.n	800e2f8 <f_open+0x1d4>
						dw = fs->winsect;
 800e288:	697b      	ldr	r3, [r7, #20]
 800e28a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e28c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800e28e:	f107 0318 	add.w	r3, r7, #24
 800e292:	2200      	movs	r2, #0
 800e294:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e296:	4618      	mov	r0, r3
 800e298:	f7fe f995 	bl	800c5c6 <remove_chain>
 800e29c:	4603      	mov	r3, r0
 800e29e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800e2a2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d126      	bne.n	800e2f8 <f_open+0x1d4>
							res = move_window(fs, dw);
 800e2aa:	697b      	ldr	r3, [r7, #20]
 800e2ac:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	f7fd ff3c 	bl	800c12c <move_window>
 800e2b4:	4603      	mov	r3, r0
 800e2b6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e2ba:	697b      	ldr	r3, [r7, #20]
 800e2bc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e2be:	3a01      	subs	r2, #1
 800e2c0:	611a      	str	r2, [r3, #16]
 800e2c2:	e019      	b.n	800e2f8 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e2c4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d115      	bne.n	800e2f8 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e2cc:	7fbb      	ldrb	r3, [r7, #30]
 800e2ce:	f003 0310 	and.w	r3, r3, #16
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d003      	beq.n	800e2de <f_open+0x1ba>
					res = FR_NO_FILE;
 800e2d6:	2304      	movs	r3, #4
 800e2d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e2dc:	e00c      	b.n	800e2f8 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e2de:	79fb      	ldrb	r3, [r7, #7]
 800e2e0:	f003 0302 	and.w	r3, r3, #2
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d007      	beq.n	800e2f8 <f_open+0x1d4>
 800e2e8:	7fbb      	ldrb	r3, [r7, #30]
 800e2ea:	f003 0301 	and.w	r3, r3, #1
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d002      	beq.n	800e2f8 <f_open+0x1d4>
						res = FR_DENIED;
 800e2f2:	2307      	movs	r3, #7
 800e2f4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800e2f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d128      	bne.n	800e352 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e300:	79fb      	ldrb	r3, [r7, #7]
 800e302:	f003 0308 	and.w	r3, r3, #8
 800e306:	2b00      	cmp	r3, #0
 800e308:	d003      	beq.n	800e312 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800e30a:	79fb      	ldrb	r3, [r7, #7]
 800e30c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e310:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e312:	697b      	ldr	r3, [r7, #20]
 800e314:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800e31a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e320:	79fb      	ldrb	r3, [r7, #7]
 800e322:	f023 0301 	bic.w	r3, r3, #1
 800e326:	2b00      	cmp	r3, #0
 800e328:	bf14      	ite	ne
 800e32a:	2301      	movne	r3, #1
 800e32c:	2300      	moveq	r3, #0
 800e32e:	b2db      	uxtb	r3, r3
 800e330:	461a      	mov	r2, r3
 800e332:	f107 0318 	add.w	r3, r7, #24
 800e336:	4611      	mov	r1, r2
 800e338:	4618      	mov	r0, r3
 800e33a:	f7fd fdc5 	bl	800bec8 <inc_lock>
 800e33e:	4602      	mov	r2, r0
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	691b      	ldr	r3, [r3, #16]
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d102      	bne.n	800e352 <f_open+0x22e>
 800e34c:	2302      	movs	r3, #2
 800e34e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e352:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e356:	2b00      	cmp	r3, #0
 800e358:	f040 8095 	bne.w	800e486 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e35c:	697b      	ldr	r3, [r7, #20]
 800e35e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e360:	4611      	mov	r1, r2
 800e362:	4618      	mov	r0, r3
 800e364:	f7fe fbe7 	bl	800cb36 <ld_clust>
 800e368:	4602      	mov	r2, r0
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e36e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e370:	331c      	adds	r3, #28
 800e372:	4618      	mov	r0, r3
 800e374:	f7fd fc42 	bl	800bbfc <ld_dword>
 800e378:	4602      	mov	r2, r0
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	2200      	movs	r2, #0
 800e382:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e384:	697a      	ldr	r2, [r7, #20]
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e38a:	697b      	ldr	r3, [r7, #20]
 800e38c:	88da      	ldrh	r2, [r3, #6]
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	79fa      	ldrb	r2, [r7, #7]
 800e396:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	2200      	movs	r2, #0
 800e39c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	3330      	adds	r3, #48	; 0x30
 800e3ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e3b2:	2100      	movs	r1, #0
 800e3b4:	4618      	mov	r0, r3
 800e3b6:	f7fd fcac 	bl	800bd12 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e3ba:	79fb      	ldrb	r3, [r7, #7]
 800e3bc:	f003 0320 	and.w	r3, r3, #32
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d060      	beq.n	800e486 <f_open+0x362>
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	68db      	ldr	r3, [r3, #12]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d05c      	beq.n	800e486 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	68da      	ldr	r2, [r3, #12]
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e3d4:	697b      	ldr	r3, [r7, #20]
 800e3d6:	895b      	ldrh	r3, [r3, #10]
 800e3d8:	025b      	lsls	r3, r3, #9
 800e3da:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	689b      	ldr	r3, [r3, #8]
 800e3e0:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	68db      	ldr	r3, [r3, #12]
 800e3e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e3e8:	e016      	b.n	800e418 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e3ee:	4618      	mov	r0, r3
 800e3f0:	f7fd ff57 	bl	800c2a2 <get_fat>
 800e3f4:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800e3f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e3f8:	2b01      	cmp	r3, #1
 800e3fa:	d802      	bhi.n	800e402 <f_open+0x2de>
 800e3fc:	2302      	movs	r3, #2
 800e3fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e402:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e404:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e408:	d102      	bne.n	800e410 <f_open+0x2ec>
 800e40a:	2301      	movs	r3, #1
 800e40c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e410:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e412:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e414:	1ad3      	subs	r3, r2, r3
 800e416:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e418:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d103      	bne.n	800e428 <f_open+0x304>
 800e420:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e422:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e424:	429a      	cmp	r2, r3
 800e426:	d8e0      	bhi.n	800e3ea <f_open+0x2c6>
				}
				fp->clust = clst;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e42c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e42e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e432:	2b00      	cmp	r3, #0
 800e434:	d127      	bne.n	800e486 <f_open+0x362>
 800e436:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e438:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d022      	beq.n	800e486 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e440:	697b      	ldr	r3, [r7, #20]
 800e442:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e444:	4618      	mov	r0, r3
 800e446:	f7fd ff0d 	bl	800c264 <clust2sect>
 800e44a:	64f8      	str	r0, [r7, #76]	; 0x4c
 800e44c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d103      	bne.n	800e45a <f_open+0x336>
						res = FR_INT_ERR;
 800e452:	2302      	movs	r3, #2
 800e454:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e458:	e015      	b.n	800e486 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e45a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e45c:	0a5a      	lsrs	r2, r3, #9
 800e45e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e460:	441a      	add	r2, r3
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e466:	697b      	ldr	r3, [r7, #20]
 800e468:	7858      	ldrb	r0, [r3, #1]
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	6a1a      	ldr	r2, [r3, #32]
 800e474:	2301      	movs	r3, #1
 800e476:	f7fd fb4b 	bl	800bb10 <disk_read>
 800e47a:	4603      	mov	r3, r0
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d002      	beq.n	800e486 <f_open+0x362>
 800e480:	2301      	movs	r3, #1
 800e482:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e486:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d002      	beq.n	800e494 <f_open+0x370>
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	2200      	movs	r2, #0
 800e492:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e494:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800e498:	4618      	mov	r0, r3
 800e49a:	3768      	adds	r7, #104	; 0x68
 800e49c:	46bd      	mov	sp, r7
 800e49e:	bd80      	pop	{r7, pc}

0800e4a0 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b08e      	sub	sp, #56	; 0x38
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	60f8      	str	r0, [r7, #12]
 800e4a8:	60b9      	str	r1, [r7, #8]
 800e4aa:	607a      	str	r2, [r7, #4]
 800e4ac:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e4ae:	68bb      	ldr	r3, [r7, #8]
 800e4b0:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800e4b2:	683b      	ldr	r3, [r7, #0]
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	f107 0214 	add.w	r2, r7, #20
 800e4be:	4611      	mov	r1, r2
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	f7ff fdb3 	bl	800e02c <validate>
 800e4c6:	4603      	mov	r3, r0
 800e4c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e4cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d107      	bne.n	800e4e4 <f_read+0x44>
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	7d5b      	ldrb	r3, [r3, #21]
 800e4d8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e4dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d002      	beq.n	800e4ea <f_read+0x4a>
 800e4e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e4e8:	e115      	b.n	800e716 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	7d1b      	ldrb	r3, [r3, #20]
 800e4ee:	f003 0301 	and.w	r3, r3, #1
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d101      	bne.n	800e4fa <f_read+0x5a>
 800e4f6:	2307      	movs	r3, #7
 800e4f8:	e10d      	b.n	800e716 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	68da      	ldr	r2, [r3, #12]
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	699b      	ldr	r3, [r3, #24]
 800e502:	1ad3      	subs	r3, r2, r3
 800e504:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e506:	687a      	ldr	r2, [r7, #4]
 800e508:	6a3b      	ldr	r3, [r7, #32]
 800e50a:	429a      	cmp	r2, r3
 800e50c:	f240 80fe 	bls.w	800e70c <f_read+0x26c>
 800e510:	6a3b      	ldr	r3, [r7, #32]
 800e512:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e514:	e0fa      	b.n	800e70c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	699b      	ldr	r3, [r3, #24]
 800e51a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e51e:	2b00      	cmp	r3, #0
 800e520:	f040 80c6 	bne.w	800e6b0 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	699b      	ldr	r3, [r3, #24]
 800e528:	0a5b      	lsrs	r3, r3, #9
 800e52a:	697a      	ldr	r2, [r7, #20]
 800e52c:	8952      	ldrh	r2, [r2, #10]
 800e52e:	3a01      	subs	r2, #1
 800e530:	4013      	ands	r3, r2
 800e532:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e534:	69fb      	ldr	r3, [r7, #28]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d12f      	bne.n	800e59a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	699b      	ldr	r3, [r3, #24]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d103      	bne.n	800e54a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	689b      	ldr	r3, [r3, #8]
 800e546:	633b      	str	r3, [r7, #48]	; 0x30
 800e548:	e013      	b.n	800e572 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d007      	beq.n	800e562 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	699b      	ldr	r3, [r3, #24]
 800e556:	4619      	mov	r1, r3
 800e558:	68f8      	ldr	r0, [r7, #12]
 800e55a:	f7fe f931 	bl	800c7c0 <clmt_clust>
 800e55e:	6338      	str	r0, [r7, #48]	; 0x30
 800e560:	e007      	b.n	800e572 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e562:	68fa      	ldr	r2, [r7, #12]
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	69db      	ldr	r3, [r3, #28]
 800e568:	4619      	mov	r1, r3
 800e56a:	4610      	mov	r0, r2
 800e56c:	f7fd fe99 	bl	800c2a2 <get_fat>
 800e570:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e574:	2b01      	cmp	r3, #1
 800e576:	d804      	bhi.n	800e582 <f_read+0xe2>
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	2202      	movs	r2, #2
 800e57c:	755a      	strb	r2, [r3, #21]
 800e57e:	2302      	movs	r3, #2
 800e580:	e0c9      	b.n	800e716 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e584:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e588:	d104      	bne.n	800e594 <f_read+0xf4>
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	2201      	movs	r2, #1
 800e58e:	755a      	strb	r2, [r3, #21]
 800e590:	2301      	movs	r3, #1
 800e592:	e0c0      	b.n	800e716 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e598:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e59a:	697a      	ldr	r2, [r7, #20]
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	69db      	ldr	r3, [r3, #28]
 800e5a0:	4619      	mov	r1, r3
 800e5a2:	4610      	mov	r0, r2
 800e5a4:	f7fd fe5e 	bl	800c264 <clust2sect>
 800e5a8:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e5aa:	69bb      	ldr	r3, [r7, #24]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d104      	bne.n	800e5ba <f_read+0x11a>
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	2202      	movs	r2, #2
 800e5b4:	755a      	strb	r2, [r3, #21]
 800e5b6:	2302      	movs	r3, #2
 800e5b8:	e0ad      	b.n	800e716 <f_read+0x276>
			sect += csect;
 800e5ba:	69ba      	ldr	r2, [r7, #24]
 800e5bc:	69fb      	ldr	r3, [r7, #28]
 800e5be:	4413      	add	r3, r2
 800e5c0:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	0a5b      	lsrs	r3, r3, #9
 800e5c6:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e5c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d039      	beq.n	800e642 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e5ce:	69fa      	ldr	r2, [r7, #28]
 800e5d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5d2:	4413      	add	r3, r2
 800e5d4:	697a      	ldr	r2, [r7, #20]
 800e5d6:	8952      	ldrh	r2, [r2, #10]
 800e5d8:	4293      	cmp	r3, r2
 800e5da:	d905      	bls.n	800e5e8 <f_read+0x148>
					cc = fs->csize - csect;
 800e5dc:	697b      	ldr	r3, [r7, #20]
 800e5de:	895b      	ldrh	r3, [r3, #10]
 800e5e0:	461a      	mov	r2, r3
 800e5e2:	69fb      	ldr	r3, [r7, #28]
 800e5e4:	1ad3      	subs	r3, r2, r3
 800e5e6:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e5e8:	697b      	ldr	r3, [r7, #20]
 800e5ea:	7858      	ldrb	r0, [r3, #1]
 800e5ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5ee:	69ba      	ldr	r2, [r7, #24]
 800e5f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e5f2:	f7fd fa8d 	bl	800bb10 <disk_read>
 800e5f6:	4603      	mov	r3, r0
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d004      	beq.n	800e606 <f_read+0x166>
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	2201      	movs	r2, #1
 800e600:	755a      	strb	r2, [r3, #21]
 800e602:	2301      	movs	r3, #1
 800e604:	e087      	b.n	800e716 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	7d1b      	ldrb	r3, [r3, #20]
 800e60a:	b25b      	sxtb	r3, r3
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	da14      	bge.n	800e63a <f_read+0x19a>
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	6a1a      	ldr	r2, [r3, #32]
 800e614:	69bb      	ldr	r3, [r7, #24]
 800e616:	1ad3      	subs	r3, r2, r3
 800e618:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e61a:	429a      	cmp	r2, r3
 800e61c:	d90d      	bls.n	800e63a <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	6a1a      	ldr	r2, [r3, #32]
 800e622:	69bb      	ldr	r3, [r7, #24]
 800e624:	1ad3      	subs	r3, r2, r3
 800e626:	025b      	lsls	r3, r3, #9
 800e628:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e62a:	18d0      	adds	r0, r2, r3
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	3330      	adds	r3, #48	; 0x30
 800e630:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e634:	4619      	mov	r1, r3
 800e636:	f7fd fb4b 	bl	800bcd0 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e63a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e63c:	025b      	lsls	r3, r3, #9
 800e63e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800e640:	e050      	b.n	800e6e4 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	6a1b      	ldr	r3, [r3, #32]
 800e646:	69ba      	ldr	r2, [r7, #24]
 800e648:	429a      	cmp	r2, r3
 800e64a:	d02e      	beq.n	800e6aa <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	7d1b      	ldrb	r3, [r3, #20]
 800e650:	b25b      	sxtb	r3, r3
 800e652:	2b00      	cmp	r3, #0
 800e654:	da18      	bge.n	800e688 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e656:	697b      	ldr	r3, [r7, #20]
 800e658:	7858      	ldrb	r0, [r3, #1]
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	6a1a      	ldr	r2, [r3, #32]
 800e664:	2301      	movs	r3, #1
 800e666:	f7fd fa73 	bl	800bb50 <disk_write>
 800e66a:	4603      	mov	r3, r0
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d004      	beq.n	800e67a <f_read+0x1da>
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	2201      	movs	r2, #1
 800e674:	755a      	strb	r2, [r3, #21]
 800e676:	2301      	movs	r3, #1
 800e678:	e04d      	b.n	800e716 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	7d1b      	ldrb	r3, [r3, #20]
 800e67e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e682:	b2da      	uxtb	r2, r3
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e688:	697b      	ldr	r3, [r7, #20]
 800e68a:	7858      	ldrb	r0, [r3, #1]
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e692:	2301      	movs	r3, #1
 800e694:	69ba      	ldr	r2, [r7, #24]
 800e696:	f7fd fa3b 	bl	800bb10 <disk_read>
 800e69a:	4603      	mov	r3, r0
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d004      	beq.n	800e6aa <f_read+0x20a>
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	2201      	movs	r2, #1
 800e6a4:	755a      	strb	r2, [r3, #21]
 800e6a6:	2301      	movs	r3, #1
 800e6a8:	e035      	b.n	800e716 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	69ba      	ldr	r2, [r7, #24]
 800e6ae:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	699b      	ldr	r3, [r3, #24]
 800e6b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e6b8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800e6bc:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e6be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	429a      	cmp	r2, r3
 800e6c4:	d901      	bls.n	800e6ca <f_read+0x22a>
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	699b      	ldr	r3, [r3, #24]
 800e6d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e6d8:	4413      	add	r3, r2
 800e6da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e6dc:	4619      	mov	r1, r3
 800e6de:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e6e0:	f7fd faf6 	bl	800bcd0 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e6e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e6e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6e8:	4413      	add	r3, r2
 800e6ea:	627b      	str	r3, [r7, #36]	; 0x24
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	699a      	ldr	r2, [r3, #24]
 800e6f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6f2:	441a      	add	r2, r3
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	619a      	str	r2, [r3, #24]
 800e6f8:	683b      	ldr	r3, [r7, #0]
 800e6fa:	681a      	ldr	r2, [r3, #0]
 800e6fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6fe:	441a      	add	r2, r3
 800e700:	683b      	ldr	r3, [r7, #0]
 800e702:	601a      	str	r2, [r3, #0]
 800e704:	687a      	ldr	r2, [r7, #4]
 800e706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e708:	1ad3      	subs	r3, r2, r3
 800e70a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	f47f af01 	bne.w	800e516 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e714:	2300      	movs	r3, #0
}
 800e716:	4618      	mov	r0, r3
 800e718:	3738      	adds	r7, #56	; 0x38
 800e71a:	46bd      	mov	sp, r7
 800e71c:	bd80      	pop	{r7, pc}

0800e71e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e71e:	b580      	push	{r7, lr}
 800e720:	b086      	sub	sp, #24
 800e722:	af00      	add	r7, sp, #0
 800e724:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	f107 0208 	add.w	r2, r7, #8
 800e72c:	4611      	mov	r1, r2
 800e72e:	4618      	mov	r0, r3
 800e730:	f7ff fc7c 	bl	800e02c <validate>
 800e734:	4603      	mov	r3, r0
 800e736:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e738:	7dfb      	ldrb	r3, [r7, #23]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d168      	bne.n	800e810 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	7d1b      	ldrb	r3, [r3, #20]
 800e742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e746:	2b00      	cmp	r3, #0
 800e748:	d062      	beq.n	800e810 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	7d1b      	ldrb	r3, [r3, #20]
 800e74e:	b25b      	sxtb	r3, r3
 800e750:	2b00      	cmp	r3, #0
 800e752:	da15      	bge.n	800e780 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e754:	68bb      	ldr	r3, [r7, #8]
 800e756:	7858      	ldrb	r0, [r3, #1]
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	6a1a      	ldr	r2, [r3, #32]
 800e762:	2301      	movs	r3, #1
 800e764:	f7fd f9f4 	bl	800bb50 <disk_write>
 800e768:	4603      	mov	r3, r0
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d001      	beq.n	800e772 <f_sync+0x54>
 800e76e:	2301      	movs	r3, #1
 800e770:	e04f      	b.n	800e812 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	7d1b      	ldrb	r3, [r3, #20]
 800e776:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e77a:	b2da      	uxtb	r2, r3
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e780:	f7fa f876 	bl	8008870 <get_fattime>
 800e784:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e786:	68ba      	ldr	r2, [r7, #8]
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e78c:	4619      	mov	r1, r3
 800e78e:	4610      	mov	r0, r2
 800e790:	f7fd fccc 	bl	800c12c <move_window>
 800e794:	4603      	mov	r3, r0
 800e796:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e798:	7dfb      	ldrb	r3, [r7, #23]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d138      	bne.n	800e810 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e7a2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	330b      	adds	r3, #11
 800e7a8:	781a      	ldrb	r2, [r3, #0]
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	330b      	adds	r3, #11
 800e7ae:	f042 0220 	orr.w	r2, r2, #32
 800e7b2:	b2d2      	uxtb	r2, r2
 800e7b4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	6818      	ldr	r0, [r3, #0]
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	689b      	ldr	r3, [r3, #8]
 800e7be:	461a      	mov	r2, r3
 800e7c0:	68f9      	ldr	r1, [r7, #12]
 800e7c2:	f7fe f9d7 	bl	800cb74 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	f103 021c 	add.w	r2, r3, #28
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	68db      	ldr	r3, [r3, #12]
 800e7d0:	4619      	mov	r1, r3
 800e7d2:	4610      	mov	r0, r2
 800e7d4:	f7fd fa50 	bl	800bc78 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	3316      	adds	r3, #22
 800e7dc:	6939      	ldr	r1, [r7, #16]
 800e7de:	4618      	mov	r0, r3
 800e7e0:	f7fd fa4a 	bl	800bc78 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	3312      	adds	r3, #18
 800e7e8:	2100      	movs	r1, #0
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f7fd fa29 	bl	800bc42 <st_word>
					fs->wflag = 1;
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	2201      	movs	r2, #1
 800e7f4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e7f6:	68bb      	ldr	r3, [r7, #8]
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	f7fd fcc5 	bl	800c188 <sync_fs>
 800e7fe:	4603      	mov	r3, r0
 800e800:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	7d1b      	ldrb	r3, [r3, #20]
 800e806:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e80a:	b2da      	uxtb	r2, r3
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e810:	7dfb      	ldrb	r3, [r7, #23]
}
 800e812:	4618      	mov	r0, r3
 800e814:	3718      	adds	r7, #24
 800e816:	46bd      	mov	sp, r7
 800e818:	bd80      	pop	{r7, pc}

0800e81a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e81a:	b580      	push	{r7, lr}
 800e81c:	b084      	sub	sp, #16
 800e81e:	af00      	add	r7, sp, #0
 800e820:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e822:	6878      	ldr	r0, [r7, #4]
 800e824:	f7ff ff7b 	bl	800e71e <f_sync>
 800e828:	4603      	mov	r3, r0
 800e82a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e82c:	7bfb      	ldrb	r3, [r7, #15]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d118      	bne.n	800e864 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	f107 0208 	add.w	r2, r7, #8
 800e838:	4611      	mov	r1, r2
 800e83a:	4618      	mov	r0, r3
 800e83c:	f7ff fbf6 	bl	800e02c <validate>
 800e840:	4603      	mov	r3, r0
 800e842:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e844:	7bfb      	ldrb	r3, [r7, #15]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d10c      	bne.n	800e864 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	691b      	ldr	r3, [r3, #16]
 800e84e:	4618      	mov	r0, r3
 800e850:	f7fd fbc8 	bl	800bfe4 <dec_lock>
 800e854:	4603      	mov	r3, r0
 800e856:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e858:	7bfb      	ldrb	r3, [r7, #15]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d102      	bne.n	800e864 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	2200      	movs	r2, #0
 800e862:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e864:	7bfb      	ldrb	r3, [r7, #15]
}
 800e866:	4618      	mov	r0, r3
 800e868:	3710      	adds	r7, #16
 800e86a:	46bd      	mov	sp, r7
 800e86c:	bd80      	pop	{r7, pc}

0800e86e <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800e86e:	b580      	push	{r7, lr}
 800e870:	b090      	sub	sp, #64	; 0x40
 800e872:	af00      	add	r7, sp, #0
 800e874:	6078      	str	r0, [r7, #4]
 800e876:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f107 0208 	add.w	r2, r7, #8
 800e87e:	4611      	mov	r1, r2
 800e880:	4618      	mov	r0, r3
 800e882:	f7ff fbd3 	bl	800e02c <validate>
 800e886:	4603      	mov	r3, r0
 800e888:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800e88c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e890:	2b00      	cmp	r3, #0
 800e892:	d103      	bne.n	800e89c <f_lseek+0x2e>
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	7d5b      	ldrb	r3, [r3, #21]
 800e898:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800e89c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d002      	beq.n	800e8aa <f_lseek+0x3c>
 800e8a4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e8a8:	e1e6      	b.n	800ec78 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	f000 80d1 	beq.w	800ea56 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800e8b4:	683b      	ldr	r3, [r7, #0]
 800e8b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8ba:	d15a      	bne.n	800e972 <f_lseek+0x104>
			tbl = fp->cltbl;
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e8c0:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800e8c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8c4:	1d1a      	adds	r2, r3, #4
 800e8c6:	627a      	str	r2, [r7, #36]	; 0x24
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	617b      	str	r3, [r7, #20]
 800e8cc:	2302      	movs	r3, #2
 800e8ce:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	689b      	ldr	r3, [r3, #8]
 800e8d4:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800e8d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d03a      	beq.n	800e952 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800e8dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8de:	613b      	str	r3, [r7, #16]
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e8e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8e6:	3302      	adds	r3, #2
 800e8e8:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800e8ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8ec:	60fb      	str	r3, [r7, #12]
 800e8ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8f0:	3301      	adds	r3, #1
 800e8f2:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	f7fd fcd2 	bl	800c2a2 <get_fat>
 800e8fe:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e902:	2b01      	cmp	r3, #1
 800e904:	d804      	bhi.n	800e910 <f_lseek+0xa2>
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	2202      	movs	r2, #2
 800e90a:	755a      	strb	r2, [r3, #21]
 800e90c:	2302      	movs	r3, #2
 800e90e:	e1b3      	b.n	800ec78 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e912:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e916:	d104      	bne.n	800e922 <f_lseek+0xb4>
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	2201      	movs	r2, #1
 800e91c:	755a      	strb	r2, [r3, #21]
 800e91e:	2301      	movs	r3, #1
 800e920:	e1aa      	b.n	800ec78 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	3301      	adds	r3, #1
 800e926:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e928:	429a      	cmp	r2, r3
 800e92a:	d0de      	beq.n	800e8ea <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800e92c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e92e:	697b      	ldr	r3, [r7, #20]
 800e930:	429a      	cmp	r2, r3
 800e932:	d809      	bhi.n	800e948 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800e934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e936:	1d1a      	adds	r2, r3, #4
 800e938:	627a      	str	r2, [r7, #36]	; 0x24
 800e93a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e93c:	601a      	str	r2, [r3, #0]
 800e93e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e940:	1d1a      	adds	r2, r3, #4
 800e942:	627a      	str	r2, [r7, #36]	; 0x24
 800e944:	693a      	ldr	r2, [r7, #16]
 800e946:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e948:	68bb      	ldr	r3, [r7, #8]
 800e94a:	699b      	ldr	r3, [r3, #24]
 800e94c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e94e:	429a      	cmp	r2, r3
 800e950:	d3c4      	bcc.n	800e8dc <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e956:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e958:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800e95a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e95c:	697b      	ldr	r3, [r7, #20]
 800e95e:	429a      	cmp	r2, r3
 800e960:	d803      	bhi.n	800e96a <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800e962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e964:	2200      	movs	r2, #0
 800e966:	601a      	str	r2, [r3, #0]
 800e968:	e184      	b.n	800ec74 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800e96a:	2311      	movs	r3, #17
 800e96c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800e970:	e180      	b.n	800ec74 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	68db      	ldr	r3, [r3, #12]
 800e976:	683a      	ldr	r2, [r7, #0]
 800e978:	429a      	cmp	r2, r3
 800e97a:	d902      	bls.n	800e982 <f_lseek+0x114>
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	68db      	ldr	r3, [r3, #12]
 800e980:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	683a      	ldr	r2, [r7, #0]
 800e986:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800e988:	683b      	ldr	r3, [r7, #0]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	f000 8172 	beq.w	800ec74 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800e990:	683b      	ldr	r3, [r7, #0]
 800e992:	3b01      	subs	r3, #1
 800e994:	4619      	mov	r1, r3
 800e996:	6878      	ldr	r0, [r7, #4]
 800e998:	f7fd ff12 	bl	800c7c0 <clmt_clust>
 800e99c:	4602      	mov	r2, r0
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800e9a2:	68ba      	ldr	r2, [r7, #8]
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	69db      	ldr	r3, [r3, #28]
 800e9a8:	4619      	mov	r1, r3
 800e9aa:	4610      	mov	r0, r2
 800e9ac:	f7fd fc5a 	bl	800c264 <clust2sect>
 800e9b0:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e9b2:	69bb      	ldr	r3, [r7, #24]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d104      	bne.n	800e9c2 <f_lseek+0x154>
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	2202      	movs	r2, #2
 800e9bc:	755a      	strb	r2, [r3, #21]
 800e9be:	2302      	movs	r3, #2
 800e9c0:	e15a      	b.n	800ec78 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800e9c2:	683b      	ldr	r3, [r7, #0]
 800e9c4:	3b01      	subs	r3, #1
 800e9c6:	0a5b      	lsrs	r3, r3, #9
 800e9c8:	68ba      	ldr	r2, [r7, #8]
 800e9ca:	8952      	ldrh	r2, [r2, #10]
 800e9cc:	3a01      	subs	r2, #1
 800e9ce:	4013      	ands	r3, r2
 800e9d0:	69ba      	ldr	r2, [r7, #24]
 800e9d2:	4413      	add	r3, r2
 800e9d4:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	699b      	ldr	r3, [r3, #24]
 800e9da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	f000 8148 	beq.w	800ec74 <f_lseek+0x406>
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	6a1b      	ldr	r3, [r3, #32]
 800e9e8:	69ba      	ldr	r2, [r7, #24]
 800e9ea:	429a      	cmp	r2, r3
 800e9ec:	f000 8142 	beq.w	800ec74 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	7d1b      	ldrb	r3, [r3, #20]
 800e9f4:	b25b      	sxtb	r3, r3
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	da18      	bge.n	800ea2c <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e9fa:	68bb      	ldr	r3, [r7, #8]
 800e9fc:	7858      	ldrb	r0, [r3, #1]
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	6a1a      	ldr	r2, [r3, #32]
 800ea08:	2301      	movs	r3, #1
 800ea0a:	f7fd f8a1 	bl	800bb50 <disk_write>
 800ea0e:	4603      	mov	r3, r0
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d004      	beq.n	800ea1e <f_lseek+0x1b0>
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	2201      	movs	r2, #1
 800ea18:	755a      	strb	r2, [r3, #21]
 800ea1a:	2301      	movs	r3, #1
 800ea1c:	e12c      	b.n	800ec78 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	7d1b      	ldrb	r3, [r3, #20]
 800ea22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ea26:	b2da      	uxtb	r2, r3
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800ea2c:	68bb      	ldr	r3, [r7, #8]
 800ea2e:	7858      	ldrb	r0, [r3, #1]
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ea36:	2301      	movs	r3, #1
 800ea38:	69ba      	ldr	r2, [r7, #24]
 800ea3a:	f7fd f869 	bl	800bb10 <disk_read>
 800ea3e:	4603      	mov	r3, r0
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d004      	beq.n	800ea4e <f_lseek+0x1e0>
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	2201      	movs	r2, #1
 800ea48:	755a      	strb	r2, [r3, #21]
 800ea4a:	2301      	movs	r3, #1
 800ea4c:	e114      	b.n	800ec78 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	69ba      	ldr	r2, [r7, #24]
 800ea52:	621a      	str	r2, [r3, #32]
 800ea54:	e10e      	b.n	800ec74 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	68db      	ldr	r3, [r3, #12]
 800ea5a:	683a      	ldr	r2, [r7, #0]
 800ea5c:	429a      	cmp	r2, r3
 800ea5e:	d908      	bls.n	800ea72 <f_lseek+0x204>
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	7d1b      	ldrb	r3, [r3, #20]
 800ea64:	f003 0302 	and.w	r3, r3, #2
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d102      	bne.n	800ea72 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	68db      	ldr	r3, [r3, #12]
 800ea70:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	699b      	ldr	r3, [r3, #24]
 800ea76:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800ea78:	2300      	movs	r3, #0
 800ea7a:	637b      	str	r3, [r7, #52]	; 0x34
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ea80:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	f000 80a7 	beq.w	800ebd8 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800ea8a:	68bb      	ldr	r3, [r7, #8]
 800ea8c:	895b      	ldrh	r3, [r3, #10]
 800ea8e:	025b      	lsls	r3, r3, #9
 800ea90:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800ea92:	6a3b      	ldr	r3, [r7, #32]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d01b      	beq.n	800ead0 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800ea98:	683b      	ldr	r3, [r7, #0]
 800ea9a:	1e5a      	subs	r2, r3, #1
 800ea9c:	69fb      	ldr	r3, [r7, #28]
 800ea9e:	fbb2 f2f3 	udiv	r2, r2, r3
 800eaa2:	6a3b      	ldr	r3, [r7, #32]
 800eaa4:	1e59      	subs	r1, r3, #1
 800eaa6:	69fb      	ldr	r3, [r7, #28]
 800eaa8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800eaac:	429a      	cmp	r2, r3
 800eaae:	d30f      	bcc.n	800ead0 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800eab0:	6a3b      	ldr	r3, [r7, #32]
 800eab2:	1e5a      	subs	r2, r3, #1
 800eab4:	69fb      	ldr	r3, [r7, #28]
 800eab6:	425b      	negs	r3, r3
 800eab8:	401a      	ands	r2, r3
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	699b      	ldr	r3, [r3, #24]
 800eac2:	683a      	ldr	r2, [r7, #0]
 800eac4:	1ad3      	subs	r3, r2, r3
 800eac6:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	69db      	ldr	r3, [r3, #28]
 800eacc:	63bb      	str	r3, [r7, #56]	; 0x38
 800eace:	e022      	b.n	800eb16 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	689b      	ldr	r3, [r3, #8]
 800ead4:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800ead6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d119      	bne.n	800eb10 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	2100      	movs	r1, #0
 800eae0:	4618      	mov	r0, r3
 800eae2:	f7fd fdd5 	bl	800c690 <create_chain>
 800eae6:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800eae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaea:	2b01      	cmp	r3, #1
 800eaec:	d104      	bne.n	800eaf8 <f_lseek+0x28a>
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	2202      	movs	r2, #2
 800eaf2:	755a      	strb	r2, [r3, #21]
 800eaf4:	2302      	movs	r3, #2
 800eaf6:	e0bf      	b.n	800ec78 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800eaf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eafa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eafe:	d104      	bne.n	800eb0a <f_lseek+0x29c>
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	2201      	movs	r2, #1
 800eb04:	755a      	strb	r2, [r3, #21]
 800eb06:	2301      	movs	r3, #1
 800eb08:	e0b6      	b.n	800ec78 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb0e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb14:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800eb16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d05d      	beq.n	800ebd8 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800eb1c:	e03a      	b.n	800eb94 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800eb1e:	683a      	ldr	r2, [r7, #0]
 800eb20:	69fb      	ldr	r3, [r7, #28]
 800eb22:	1ad3      	subs	r3, r2, r3
 800eb24:	603b      	str	r3, [r7, #0]
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	699a      	ldr	r2, [r3, #24]
 800eb2a:	69fb      	ldr	r3, [r7, #28]
 800eb2c:	441a      	add	r2, r3
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	7d1b      	ldrb	r3, [r3, #20]
 800eb36:	f003 0302 	and.w	r3, r3, #2
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d00b      	beq.n	800eb56 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800eb42:	4618      	mov	r0, r3
 800eb44:	f7fd fda4 	bl	800c690 <create_chain>
 800eb48:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800eb4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d108      	bne.n	800eb62 <f_lseek+0x2f4>
							ofs = 0; break;
 800eb50:	2300      	movs	r3, #0
 800eb52:	603b      	str	r3, [r7, #0]
 800eb54:	e022      	b.n	800eb9c <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	f7fd fba1 	bl	800c2a2 <get_fat>
 800eb60:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800eb62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb68:	d104      	bne.n	800eb74 <f_lseek+0x306>
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	2201      	movs	r2, #1
 800eb6e:	755a      	strb	r2, [r3, #21]
 800eb70:	2301      	movs	r3, #1
 800eb72:	e081      	b.n	800ec78 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800eb74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb76:	2b01      	cmp	r3, #1
 800eb78:	d904      	bls.n	800eb84 <f_lseek+0x316>
 800eb7a:	68bb      	ldr	r3, [r7, #8]
 800eb7c:	699b      	ldr	r3, [r3, #24]
 800eb7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb80:	429a      	cmp	r2, r3
 800eb82:	d304      	bcc.n	800eb8e <f_lseek+0x320>
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	2202      	movs	r2, #2
 800eb88:	755a      	strb	r2, [r3, #21]
 800eb8a:	2302      	movs	r3, #2
 800eb8c:	e074      	b.n	800ec78 <f_lseek+0x40a>
					fp->clust = clst;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb92:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800eb94:	683a      	ldr	r2, [r7, #0]
 800eb96:	69fb      	ldr	r3, [r7, #28]
 800eb98:	429a      	cmp	r2, r3
 800eb9a:	d8c0      	bhi.n	800eb1e <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	699a      	ldr	r2, [r3, #24]
 800eba0:	683b      	ldr	r3, [r7, #0]
 800eba2:	441a      	add	r2, r3
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800eba8:	683b      	ldr	r3, [r7, #0]
 800ebaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d012      	beq.n	800ebd8 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800ebb2:	68bb      	ldr	r3, [r7, #8]
 800ebb4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ebb6:	4618      	mov	r0, r3
 800ebb8:	f7fd fb54 	bl	800c264 <clust2sect>
 800ebbc:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800ebbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d104      	bne.n	800ebce <f_lseek+0x360>
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	2202      	movs	r2, #2
 800ebc8:	755a      	strb	r2, [r3, #21]
 800ebca:	2302      	movs	r3, #2
 800ebcc:	e054      	b.n	800ec78 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	0a5b      	lsrs	r3, r3, #9
 800ebd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ebd4:	4413      	add	r3, r2
 800ebd6:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	699a      	ldr	r2, [r3, #24]
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	68db      	ldr	r3, [r3, #12]
 800ebe0:	429a      	cmp	r2, r3
 800ebe2:	d90a      	bls.n	800ebfa <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	699a      	ldr	r2, [r3, #24]
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	7d1b      	ldrb	r3, [r3, #20]
 800ebf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebf4:	b2da      	uxtb	r2, r3
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	699b      	ldr	r3, [r3, #24]
 800ebfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d036      	beq.n	800ec74 <f_lseek+0x406>
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	6a1b      	ldr	r3, [r3, #32]
 800ec0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ec0c:	429a      	cmp	r2, r3
 800ec0e:	d031      	beq.n	800ec74 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	7d1b      	ldrb	r3, [r3, #20]
 800ec14:	b25b      	sxtb	r3, r3
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	da18      	bge.n	800ec4c <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ec1a:	68bb      	ldr	r3, [r7, #8]
 800ec1c:	7858      	ldrb	r0, [r3, #1]
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	6a1a      	ldr	r2, [r3, #32]
 800ec28:	2301      	movs	r3, #1
 800ec2a:	f7fc ff91 	bl	800bb50 <disk_write>
 800ec2e:	4603      	mov	r3, r0
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d004      	beq.n	800ec3e <f_lseek+0x3d0>
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	2201      	movs	r2, #1
 800ec38:	755a      	strb	r2, [r3, #21]
 800ec3a:	2301      	movs	r3, #1
 800ec3c:	e01c      	b.n	800ec78 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	7d1b      	ldrb	r3, [r3, #20]
 800ec42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ec46:	b2da      	uxtb	r2, r3
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ec4c:	68bb      	ldr	r3, [r7, #8]
 800ec4e:	7858      	ldrb	r0, [r3, #1]
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ec56:	2301      	movs	r3, #1
 800ec58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ec5a:	f7fc ff59 	bl	800bb10 <disk_read>
 800ec5e:	4603      	mov	r3, r0
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d004      	beq.n	800ec6e <f_lseek+0x400>
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2201      	movs	r2, #1
 800ec68:	755a      	strb	r2, [r3, #21]
 800ec6a:	2301      	movs	r3, #1
 800ec6c:	e004      	b.n	800ec78 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ec72:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800ec74:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800ec78:	4618      	mov	r0, r3
 800ec7a:	3740      	adds	r7, #64	; 0x40
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	bd80      	pop	{r7, pc}

0800ec80 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800ec80:	b580      	push	{r7, lr}
 800ec82:	b086      	sub	sp, #24
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	6078      	str	r0, [r7, #4]
 800ec88:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d101      	bne.n	800ec94 <f_opendir+0x14>
 800ec90:	2309      	movs	r3, #9
 800ec92:	e064      	b.n	800ed5e <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800ec98:	f107 010c 	add.w	r1, r7, #12
 800ec9c:	463b      	mov	r3, r7
 800ec9e:	2200      	movs	r2, #0
 800eca0:	4618      	mov	r0, r3
 800eca2:	f7fe ff73 	bl	800db8c <find_volume>
 800eca6:	4603      	mov	r3, r0
 800eca8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ecaa:	7dfb      	ldrb	r3, [r7, #23]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d14f      	bne.n	800ed50 <f_opendir+0xd0>
		obj->fs = fs;
 800ecb0:	68fa      	ldr	r2, [r7, #12]
 800ecb2:	693b      	ldr	r3, [r7, #16]
 800ecb4:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800ecb6:	683b      	ldr	r3, [r7, #0]
 800ecb8:	4619      	mov	r1, r3
 800ecba:	6878      	ldr	r0, [r7, #4]
 800ecbc:	f7fe fe5a 	bl	800d974 <follow_path>
 800ecc0:	4603      	mov	r3, r0
 800ecc2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800ecc4:	7dfb      	ldrb	r3, [r7, #23]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d13d      	bne.n	800ed46 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ecd0:	b25b      	sxtb	r3, r3
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	db12      	blt.n	800ecfc <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800ecd6:	693b      	ldr	r3, [r7, #16]
 800ecd8:	799b      	ldrb	r3, [r3, #6]
 800ecda:	f003 0310 	and.w	r3, r3, #16
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d00a      	beq.n	800ecf8 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800ece2:	68fa      	ldr	r2, [r7, #12]
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	6a1b      	ldr	r3, [r3, #32]
 800ece8:	4619      	mov	r1, r3
 800ecea:	4610      	mov	r0, r2
 800ecec:	f7fd ff23 	bl	800cb36 <ld_clust>
 800ecf0:	4602      	mov	r2, r0
 800ecf2:	693b      	ldr	r3, [r7, #16]
 800ecf4:	609a      	str	r2, [r3, #8]
 800ecf6:	e001      	b.n	800ecfc <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800ecf8:	2305      	movs	r3, #5
 800ecfa:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800ecfc:	7dfb      	ldrb	r3, [r7, #23]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d121      	bne.n	800ed46 <f_opendir+0xc6>
				obj->id = fs->id;
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	88da      	ldrh	r2, [r3, #6]
 800ed06:	693b      	ldr	r3, [r7, #16]
 800ed08:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800ed0a:	2100      	movs	r1, #0
 800ed0c:	6878      	ldr	r0, [r7, #4]
 800ed0e:	f7fd fd8b 	bl	800c828 <dir_sdi>
 800ed12:	4603      	mov	r3, r0
 800ed14:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800ed16:	7dfb      	ldrb	r3, [r7, #23]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d114      	bne.n	800ed46 <f_opendir+0xc6>
					if (obj->sclust) {
 800ed1c:	693b      	ldr	r3, [r7, #16]
 800ed1e:	689b      	ldr	r3, [r3, #8]
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d00d      	beq.n	800ed40 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800ed24:	2100      	movs	r1, #0
 800ed26:	6878      	ldr	r0, [r7, #4]
 800ed28:	f7fd f8ce 	bl	800bec8 <inc_lock>
 800ed2c:	4602      	mov	r2, r0
 800ed2e:	693b      	ldr	r3, [r7, #16]
 800ed30:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800ed32:	693b      	ldr	r3, [r7, #16]
 800ed34:	691b      	ldr	r3, [r3, #16]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d105      	bne.n	800ed46 <f_opendir+0xc6>
 800ed3a:	2312      	movs	r3, #18
 800ed3c:	75fb      	strb	r3, [r7, #23]
 800ed3e:	e002      	b.n	800ed46 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800ed40:	693b      	ldr	r3, [r7, #16]
 800ed42:	2200      	movs	r2, #0
 800ed44:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800ed46:	7dfb      	ldrb	r3, [r7, #23]
 800ed48:	2b04      	cmp	r3, #4
 800ed4a:	d101      	bne.n	800ed50 <f_opendir+0xd0>
 800ed4c:	2305      	movs	r3, #5
 800ed4e:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800ed50:	7dfb      	ldrb	r3, [r7, #23]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d002      	beq.n	800ed5c <f_opendir+0xdc>
 800ed56:	693b      	ldr	r3, [r7, #16]
 800ed58:	2200      	movs	r2, #0
 800ed5a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ed5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed5e:	4618      	mov	r0, r3
 800ed60:	3718      	adds	r7, #24
 800ed62:	46bd      	mov	sp, r7
 800ed64:	bd80      	pop	{r7, pc}

0800ed66 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800ed66:	b580      	push	{r7, lr}
 800ed68:	b084      	sub	sp, #16
 800ed6a:	af00      	add	r7, sp, #0
 800ed6c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	f107 0208 	add.w	r2, r7, #8
 800ed74:	4611      	mov	r1, r2
 800ed76:	4618      	mov	r0, r3
 800ed78:	f7ff f958 	bl	800e02c <validate>
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ed80:	7bfb      	ldrb	r3, [r7, #15]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d110      	bne.n	800eda8 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	691b      	ldr	r3, [r3, #16]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d006      	beq.n	800ed9c <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	691b      	ldr	r3, [r3, #16]
 800ed92:	4618      	mov	r0, r3
 800ed94:	f7fd f926 	bl	800bfe4 <dec_lock>
 800ed98:	4603      	mov	r3, r0
 800ed9a:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800ed9c:	7bfb      	ldrb	r3, [r7, #15]
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d102      	bne.n	800eda8 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	2200      	movs	r2, #0
 800eda6:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800eda8:	7bfb      	ldrb	r3, [r7, #15]
}
 800edaa:	4618      	mov	r0, r3
 800edac:	3710      	adds	r7, #16
 800edae:	46bd      	mov	sp, r7
 800edb0:	bd80      	pop	{r7, pc}

0800edb2 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800edb2:	b580      	push	{r7, lr}
 800edb4:	b084      	sub	sp, #16
 800edb6:	af00      	add	r7, sp, #0
 800edb8:	6078      	str	r0, [r7, #4]
 800edba:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	f107 0208 	add.w	r2, r7, #8
 800edc2:	4611      	mov	r1, r2
 800edc4:	4618      	mov	r0, r3
 800edc6:	f7ff f931 	bl	800e02c <validate>
 800edca:	4603      	mov	r3, r0
 800edcc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800edce:	7bfb      	ldrb	r3, [r7, #15]
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d126      	bne.n	800ee22 <f_readdir+0x70>
		if (!fno) {
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d106      	bne.n	800ede8 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800edda:	2100      	movs	r1, #0
 800eddc:	6878      	ldr	r0, [r7, #4]
 800edde:	f7fd fd23 	bl	800c828 <dir_sdi>
 800ede2:	4603      	mov	r3, r0
 800ede4:	73fb      	strb	r3, [r7, #15]
 800ede6:	e01c      	b.n	800ee22 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800ede8:	2100      	movs	r1, #0
 800edea:	6878      	ldr	r0, [r7, #4]
 800edec:	f7fe f8cd 	bl	800cf8a <dir_read>
 800edf0:	4603      	mov	r3, r0
 800edf2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800edf4:	7bfb      	ldrb	r3, [r7, #15]
 800edf6:	2b04      	cmp	r3, #4
 800edf8:	d101      	bne.n	800edfe <f_readdir+0x4c>
 800edfa:	2300      	movs	r3, #0
 800edfc:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800edfe:	7bfb      	ldrb	r3, [r7, #15]
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d10e      	bne.n	800ee22 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800ee04:	6839      	ldr	r1, [r7, #0]
 800ee06:	6878      	ldr	r0, [r7, #4]
 800ee08:	f7fe fb1e 	bl	800d448 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800ee0c:	2100      	movs	r1, #0
 800ee0e:	6878      	ldr	r0, [r7, #4]
 800ee10:	f7fd fd85 	bl	800c91e <dir_next>
 800ee14:	4603      	mov	r3, r0
 800ee16:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800ee18:	7bfb      	ldrb	r3, [r7, #15]
 800ee1a:	2b04      	cmp	r3, #4
 800ee1c:	d101      	bne.n	800ee22 <f_readdir+0x70>
 800ee1e:	2300      	movs	r3, #0
 800ee20:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800ee22:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee24:	4618      	mov	r0, r3
 800ee26:	3710      	adds	r7, #16
 800ee28:	46bd      	mov	sp, r7
 800ee2a:	bd80      	pop	{r7, pc}

0800ee2c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ee2c:	b480      	push	{r7}
 800ee2e:	b087      	sub	sp, #28
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	60f8      	str	r0, [r7, #12]
 800ee34:	60b9      	str	r1, [r7, #8]
 800ee36:	4613      	mov	r3, r2
 800ee38:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ee3a:	2301      	movs	r3, #1
 800ee3c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ee3e:	2300      	movs	r3, #0
 800ee40:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ee42:	4b1f      	ldr	r3, [pc, #124]	; (800eec0 <FATFS_LinkDriverEx+0x94>)
 800ee44:	7a5b      	ldrb	r3, [r3, #9]
 800ee46:	b2db      	uxtb	r3, r3
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d131      	bne.n	800eeb0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ee4c:	4b1c      	ldr	r3, [pc, #112]	; (800eec0 <FATFS_LinkDriverEx+0x94>)
 800ee4e:	7a5b      	ldrb	r3, [r3, #9]
 800ee50:	b2db      	uxtb	r3, r3
 800ee52:	461a      	mov	r2, r3
 800ee54:	4b1a      	ldr	r3, [pc, #104]	; (800eec0 <FATFS_LinkDriverEx+0x94>)
 800ee56:	2100      	movs	r1, #0
 800ee58:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ee5a:	4b19      	ldr	r3, [pc, #100]	; (800eec0 <FATFS_LinkDriverEx+0x94>)
 800ee5c:	7a5b      	ldrb	r3, [r3, #9]
 800ee5e:	b2db      	uxtb	r3, r3
 800ee60:	4a17      	ldr	r2, [pc, #92]	; (800eec0 <FATFS_LinkDriverEx+0x94>)
 800ee62:	009b      	lsls	r3, r3, #2
 800ee64:	4413      	add	r3, r2
 800ee66:	68fa      	ldr	r2, [r7, #12]
 800ee68:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ee6a:	4b15      	ldr	r3, [pc, #84]	; (800eec0 <FATFS_LinkDriverEx+0x94>)
 800ee6c:	7a5b      	ldrb	r3, [r3, #9]
 800ee6e:	b2db      	uxtb	r3, r3
 800ee70:	461a      	mov	r2, r3
 800ee72:	4b13      	ldr	r3, [pc, #76]	; (800eec0 <FATFS_LinkDriverEx+0x94>)
 800ee74:	4413      	add	r3, r2
 800ee76:	79fa      	ldrb	r2, [r7, #7]
 800ee78:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ee7a:	4b11      	ldr	r3, [pc, #68]	; (800eec0 <FATFS_LinkDriverEx+0x94>)
 800ee7c:	7a5b      	ldrb	r3, [r3, #9]
 800ee7e:	b2db      	uxtb	r3, r3
 800ee80:	1c5a      	adds	r2, r3, #1
 800ee82:	b2d1      	uxtb	r1, r2
 800ee84:	4a0e      	ldr	r2, [pc, #56]	; (800eec0 <FATFS_LinkDriverEx+0x94>)
 800ee86:	7251      	strb	r1, [r2, #9]
 800ee88:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ee8a:	7dbb      	ldrb	r3, [r7, #22]
 800ee8c:	3330      	adds	r3, #48	; 0x30
 800ee8e:	b2da      	uxtb	r2, r3
 800ee90:	68bb      	ldr	r3, [r7, #8]
 800ee92:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ee94:	68bb      	ldr	r3, [r7, #8]
 800ee96:	3301      	adds	r3, #1
 800ee98:	223a      	movs	r2, #58	; 0x3a
 800ee9a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ee9c:	68bb      	ldr	r3, [r7, #8]
 800ee9e:	3302      	adds	r3, #2
 800eea0:	222f      	movs	r2, #47	; 0x2f
 800eea2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800eea4:	68bb      	ldr	r3, [r7, #8]
 800eea6:	3303      	adds	r3, #3
 800eea8:	2200      	movs	r2, #0
 800eeaa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800eeac:	2300      	movs	r3, #0
 800eeae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800eeb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	371c      	adds	r7, #28
 800eeb6:	46bd      	mov	sp, r7
 800eeb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eebc:	4770      	bx	lr
 800eebe:	bf00      	nop
 800eec0:	20001e10 	.word	0x20001e10

0800eec4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b082      	sub	sp, #8
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	6078      	str	r0, [r7, #4]
 800eecc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800eece:	2200      	movs	r2, #0
 800eed0:	6839      	ldr	r1, [r7, #0]
 800eed2:	6878      	ldr	r0, [r7, #4]
 800eed4:	f7ff ffaa 	bl	800ee2c <FATFS_LinkDriverEx>
 800eed8:	4603      	mov	r3, r0
}
 800eeda:	4618      	mov	r0, r3
 800eedc:	3708      	adds	r7, #8
 800eede:	46bd      	mov	sp, r7
 800eee0:	bd80      	pop	{r7, pc}
	...

0800eee4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800eee4:	b480      	push	{r7}
 800eee6:	b085      	sub	sp, #20
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	4603      	mov	r3, r0
 800eeec:	6039      	str	r1, [r7, #0]
 800eeee:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800eef0:	88fb      	ldrh	r3, [r7, #6]
 800eef2:	2b7f      	cmp	r3, #127	; 0x7f
 800eef4:	d802      	bhi.n	800eefc <ff_convert+0x18>
		c = chr;
 800eef6:	88fb      	ldrh	r3, [r7, #6]
 800eef8:	81fb      	strh	r3, [r7, #14]
 800eefa:	e025      	b.n	800ef48 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800eefc:	683b      	ldr	r3, [r7, #0]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d00b      	beq.n	800ef1a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800ef02:	88fb      	ldrh	r3, [r7, #6]
 800ef04:	2bff      	cmp	r3, #255	; 0xff
 800ef06:	d805      	bhi.n	800ef14 <ff_convert+0x30>
 800ef08:	88fb      	ldrh	r3, [r7, #6]
 800ef0a:	3b80      	subs	r3, #128	; 0x80
 800ef0c:	4a12      	ldr	r2, [pc, #72]	; (800ef58 <ff_convert+0x74>)
 800ef0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef12:	e000      	b.n	800ef16 <ff_convert+0x32>
 800ef14:	2300      	movs	r3, #0
 800ef16:	81fb      	strh	r3, [r7, #14]
 800ef18:	e016      	b.n	800ef48 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	81fb      	strh	r3, [r7, #14]
 800ef1e:	e009      	b.n	800ef34 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800ef20:	89fb      	ldrh	r3, [r7, #14]
 800ef22:	4a0d      	ldr	r2, [pc, #52]	; (800ef58 <ff_convert+0x74>)
 800ef24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef28:	88fa      	ldrh	r2, [r7, #6]
 800ef2a:	429a      	cmp	r2, r3
 800ef2c:	d006      	beq.n	800ef3c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800ef2e:	89fb      	ldrh	r3, [r7, #14]
 800ef30:	3301      	adds	r3, #1
 800ef32:	81fb      	strh	r3, [r7, #14]
 800ef34:	89fb      	ldrh	r3, [r7, #14]
 800ef36:	2b7f      	cmp	r3, #127	; 0x7f
 800ef38:	d9f2      	bls.n	800ef20 <ff_convert+0x3c>
 800ef3a:	e000      	b.n	800ef3e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800ef3c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800ef3e:	89fb      	ldrh	r3, [r7, #14]
 800ef40:	3380      	adds	r3, #128	; 0x80
 800ef42:	b29b      	uxth	r3, r3
 800ef44:	b2db      	uxtb	r3, r3
 800ef46:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800ef48:	89fb      	ldrh	r3, [r7, #14]
}
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	3714      	adds	r7, #20
 800ef4e:	46bd      	mov	sp, r7
 800ef50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef54:	4770      	bx	lr
 800ef56:	bf00      	nop
 800ef58:	0800fb78 	.word	0x0800fb78

0800ef5c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800ef5c:	b480      	push	{r7}
 800ef5e:	b087      	sub	sp, #28
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	4603      	mov	r3, r0
 800ef64:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800ef66:	88fb      	ldrh	r3, [r7, #6]
 800ef68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ef6c:	d201      	bcs.n	800ef72 <ff_wtoupper+0x16>
 800ef6e:	4b3e      	ldr	r3, [pc, #248]	; (800f068 <ff_wtoupper+0x10c>)
 800ef70:	e000      	b.n	800ef74 <ff_wtoupper+0x18>
 800ef72:	4b3e      	ldr	r3, [pc, #248]	; (800f06c <ff_wtoupper+0x110>)
 800ef74:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800ef76:	697b      	ldr	r3, [r7, #20]
 800ef78:	1c9a      	adds	r2, r3, #2
 800ef7a:	617a      	str	r2, [r7, #20]
 800ef7c:	881b      	ldrh	r3, [r3, #0]
 800ef7e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800ef80:	8a7b      	ldrh	r3, [r7, #18]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d068      	beq.n	800f058 <ff_wtoupper+0xfc>
 800ef86:	88fa      	ldrh	r2, [r7, #6]
 800ef88:	8a7b      	ldrh	r3, [r7, #18]
 800ef8a:	429a      	cmp	r2, r3
 800ef8c:	d364      	bcc.n	800f058 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800ef8e:	697b      	ldr	r3, [r7, #20]
 800ef90:	1c9a      	adds	r2, r3, #2
 800ef92:	617a      	str	r2, [r7, #20]
 800ef94:	881b      	ldrh	r3, [r3, #0]
 800ef96:	823b      	strh	r3, [r7, #16]
 800ef98:	8a3b      	ldrh	r3, [r7, #16]
 800ef9a:	0a1b      	lsrs	r3, r3, #8
 800ef9c:	81fb      	strh	r3, [r7, #14]
 800ef9e:	8a3b      	ldrh	r3, [r7, #16]
 800efa0:	b2db      	uxtb	r3, r3
 800efa2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800efa4:	88fa      	ldrh	r2, [r7, #6]
 800efa6:	8a79      	ldrh	r1, [r7, #18]
 800efa8:	8a3b      	ldrh	r3, [r7, #16]
 800efaa:	440b      	add	r3, r1
 800efac:	429a      	cmp	r2, r3
 800efae:	da49      	bge.n	800f044 <ff_wtoupper+0xe8>
			switch (cmd) {
 800efb0:	89fb      	ldrh	r3, [r7, #14]
 800efb2:	2b08      	cmp	r3, #8
 800efb4:	d84f      	bhi.n	800f056 <ff_wtoupper+0xfa>
 800efb6:	a201      	add	r2, pc, #4	; (adr r2, 800efbc <ff_wtoupper+0x60>)
 800efb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efbc:	0800efe1 	.word	0x0800efe1
 800efc0:	0800eff3 	.word	0x0800eff3
 800efc4:	0800f009 	.word	0x0800f009
 800efc8:	0800f011 	.word	0x0800f011
 800efcc:	0800f019 	.word	0x0800f019
 800efd0:	0800f021 	.word	0x0800f021
 800efd4:	0800f029 	.word	0x0800f029
 800efd8:	0800f031 	.word	0x0800f031
 800efdc:	0800f039 	.word	0x0800f039
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800efe0:	88fa      	ldrh	r2, [r7, #6]
 800efe2:	8a7b      	ldrh	r3, [r7, #18]
 800efe4:	1ad3      	subs	r3, r2, r3
 800efe6:	005b      	lsls	r3, r3, #1
 800efe8:	697a      	ldr	r2, [r7, #20]
 800efea:	4413      	add	r3, r2
 800efec:	881b      	ldrh	r3, [r3, #0]
 800efee:	80fb      	strh	r3, [r7, #6]
 800eff0:	e027      	b.n	800f042 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800eff2:	88fa      	ldrh	r2, [r7, #6]
 800eff4:	8a7b      	ldrh	r3, [r7, #18]
 800eff6:	1ad3      	subs	r3, r2, r3
 800eff8:	b29b      	uxth	r3, r3
 800effa:	f003 0301 	and.w	r3, r3, #1
 800effe:	b29b      	uxth	r3, r3
 800f000:	88fa      	ldrh	r2, [r7, #6]
 800f002:	1ad3      	subs	r3, r2, r3
 800f004:	80fb      	strh	r3, [r7, #6]
 800f006:	e01c      	b.n	800f042 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800f008:	88fb      	ldrh	r3, [r7, #6]
 800f00a:	3b10      	subs	r3, #16
 800f00c:	80fb      	strh	r3, [r7, #6]
 800f00e:	e018      	b.n	800f042 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800f010:	88fb      	ldrh	r3, [r7, #6]
 800f012:	3b20      	subs	r3, #32
 800f014:	80fb      	strh	r3, [r7, #6]
 800f016:	e014      	b.n	800f042 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800f018:	88fb      	ldrh	r3, [r7, #6]
 800f01a:	3b30      	subs	r3, #48	; 0x30
 800f01c:	80fb      	strh	r3, [r7, #6]
 800f01e:	e010      	b.n	800f042 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800f020:	88fb      	ldrh	r3, [r7, #6]
 800f022:	3b1a      	subs	r3, #26
 800f024:	80fb      	strh	r3, [r7, #6]
 800f026:	e00c      	b.n	800f042 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800f028:	88fb      	ldrh	r3, [r7, #6]
 800f02a:	3308      	adds	r3, #8
 800f02c:	80fb      	strh	r3, [r7, #6]
 800f02e:	e008      	b.n	800f042 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800f030:	88fb      	ldrh	r3, [r7, #6]
 800f032:	3b50      	subs	r3, #80	; 0x50
 800f034:	80fb      	strh	r3, [r7, #6]
 800f036:	e004      	b.n	800f042 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800f038:	88fb      	ldrh	r3, [r7, #6]
 800f03a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800f03e:	80fb      	strh	r3, [r7, #6]
 800f040:	bf00      	nop
			}
			break;
 800f042:	e008      	b.n	800f056 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800f044:	89fb      	ldrh	r3, [r7, #14]
 800f046:	2b00      	cmp	r3, #0
 800f048:	d195      	bne.n	800ef76 <ff_wtoupper+0x1a>
 800f04a:	8a3b      	ldrh	r3, [r7, #16]
 800f04c:	005b      	lsls	r3, r3, #1
 800f04e:	697a      	ldr	r2, [r7, #20]
 800f050:	4413      	add	r3, r2
 800f052:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800f054:	e78f      	b.n	800ef76 <ff_wtoupper+0x1a>
			break;
 800f056:	bf00      	nop
	}

	return chr;
 800f058:	88fb      	ldrh	r3, [r7, #6]
}
 800f05a:	4618      	mov	r0, r3
 800f05c:	371c      	adds	r7, #28
 800f05e:	46bd      	mov	sp, r7
 800f060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f064:	4770      	bx	lr
 800f066:	bf00      	nop
 800f068:	0800fc78 	.word	0x0800fc78
 800f06c:	0800fe6c 	.word	0x0800fe6c

0800f070 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800f070:	b580      	push	{r7, lr}
 800f072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800f074:	2201      	movs	r2, #1
 800f076:	490e      	ldr	r1, [pc, #56]	; (800f0b0 <MX_USB_HOST_Init+0x40>)
 800f078:	480e      	ldr	r0, [pc, #56]	; (800f0b4 <MX_USB_HOST_Init+0x44>)
 800f07a:	f7fb f8b5 	bl	800a1e8 <USBH_Init>
 800f07e:	4603      	mov	r3, r0
 800f080:	2b00      	cmp	r3, #0
 800f082:	d001      	beq.n	800f088 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800f084:	f7f2 fdd4 	bl	8001c30 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 800f088:	490b      	ldr	r1, [pc, #44]	; (800f0b8 <MX_USB_HOST_Init+0x48>)
 800f08a:	480a      	ldr	r0, [pc, #40]	; (800f0b4 <MX_USB_HOST_Init+0x44>)
 800f08c:	f7fb f93a 	bl	800a304 <USBH_RegisterClass>
 800f090:	4603      	mov	r3, r0
 800f092:	2b00      	cmp	r3, #0
 800f094:	d001      	beq.n	800f09a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800f096:	f7f2 fdcb 	bl	8001c30 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800f09a:	4806      	ldr	r0, [pc, #24]	; (800f0b4 <MX_USB_HOST_Init+0x44>)
 800f09c:	f7fb f9be 	bl	800a41c <USBH_Start>
 800f0a0:	4603      	mov	r3, r0
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d001      	beq.n	800f0aa <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800f0a6:	f7f2 fdc3 	bl	8001c30 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800f0aa:	bf00      	nop
 800f0ac:	bd80      	pop	{r7, pc}
 800f0ae:	bf00      	nop
 800f0b0:	0800f0d1 	.word	0x0800f0d1
 800f0b4:	20001e1c 	.word	0x20001e1c
 800f0b8:	20000078 	.word	0x20000078

0800f0bc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800f0bc:	b580      	push	{r7, lr}
 800f0be:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800f0c0:	4802      	ldr	r0, [pc, #8]	; (800f0cc <MX_USB_HOST_Process+0x10>)
 800f0c2:	f7fb f9bb 	bl	800a43c <USBH_Process>
}
 800f0c6:	bf00      	nop
 800f0c8:	bd80      	pop	{r7, pc}
 800f0ca:	bf00      	nop
 800f0cc:	20001e1c 	.word	0x20001e1c

0800f0d0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800f0d0:	b480      	push	{r7}
 800f0d2:	b083      	sub	sp, #12
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	6078      	str	r0, [r7, #4]
 800f0d8:	460b      	mov	r3, r1
 800f0da:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800f0dc:	78fb      	ldrb	r3, [r7, #3]
 800f0de:	3b01      	subs	r3, #1
 800f0e0:	2b04      	cmp	r3, #4
 800f0e2:	d819      	bhi.n	800f118 <USBH_UserProcess+0x48>
 800f0e4:	a201      	add	r2, pc, #4	; (adr r2, 800f0ec <USBH_UserProcess+0x1c>)
 800f0e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0ea:	bf00      	nop
 800f0ec:	0800f119 	.word	0x0800f119
 800f0f0:	0800f109 	.word	0x0800f109
 800f0f4:	0800f119 	.word	0x0800f119
 800f0f8:	0800f111 	.word	0x0800f111
 800f0fc:	0800f101 	.word	0x0800f101
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800f100:	4b09      	ldr	r3, [pc, #36]	; (800f128 <USBH_UserProcess+0x58>)
 800f102:	2203      	movs	r2, #3
 800f104:	701a      	strb	r2, [r3, #0]
  break;
 800f106:	e008      	b.n	800f11a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800f108:	4b07      	ldr	r3, [pc, #28]	; (800f128 <USBH_UserProcess+0x58>)
 800f10a:	2202      	movs	r2, #2
 800f10c:	701a      	strb	r2, [r3, #0]
  break;
 800f10e:	e004      	b.n	800f11a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800f110:	4b05      	ldr	r3, [pc, #20]	; (800f128 <USBH_UserProcess+0x58>)
 800f112:	2201      	movs	r2, #1
 800f114:	701a      	strb	r2, [r3, #0]
  break;
 800f116:	e000      	b.n	800f11a <USBH_UserProcess+0x4a>

  default:
  break;
 800f118:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800f11a:	bf00      	nop
 800f11c:	370c      	adds	r7, #12
 800f11e:	46bd      	mov	sp, r7
 800f120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f124:	4770      	bx	lr
 800f126:	bf00      	nop
 800f128:	200021f4 	.word	0x200021f4

0800f12c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800f12c:	b580      	push	{r7, lr}
 800f12e:	b08a      	sub	sp, #40	; 0x28
 800f130:	af00      	add	r7, sp, #0
 800f132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f134:	f107 0314 	add.w	r3, r7, #20
 800f138:	2200      	movs	r2, #0
 800f13a:	601a      	str	r2, [r3, #0]
 800f13c:	605a      	str	r2, [r3, #4]
 800f13e:	609a      	str	r2, [r3, #8]
 800f140:	60da      	str	r2, [r3, #12]
 800f142:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f14c:	d147      	bne.n	800f1de <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f14e:	2300      	movs	r3, #0
 800f150:	613b      	str	r3, [r7, #16]
 800f152:	4b25      	ldr	r3, [pc, #148]	; (800f1e8 <HAL_HCD_MspInit+0xbc>)
 800f154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f156:	4a24      	ldr	r2, [pc, #144]	; (800f1e8 <HAL_HCD_MspInit+0xbc>)
 800f158:	f043 0301 	orr.w	r3, r3, #1
 800f15c:	6313      	str	r3, [r2, #48]	; 0x30
 800f15e:	4b22      	ldr	r3, [pc, #136]	; (800f1e8 <HAL_HCD_MspInit+0xbc>)
 800f160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f162:	f003 0301 	and.w	r3, r3, #1
 800f166:	613b      	str	r3, [r7, #16]
 800f168:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800f16a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f16e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f170:	2300      	movs	r3, #0
 800f172:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f174:	2300      	movs	r3, #0
 800f176:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f178:	f107 0314 	add.w	r3, r7, #20
 800f17c:	4619      	mov	r1, r3
 800f17e:	481b      	ldr	r0, [pc, #108]	; (800f1ec <HAL_HCD_MspInit+0xc0>)
 800f180:	f7f3 fe26 	bl	8002dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f184:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800f188:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f18a:	2302      	movs	r3, #2
 800f18c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f18e:	2300      	movs	r3, #0
 800f190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f192:	2303      	movs	r3, #3
 800f194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f196:	230a      	movs	r3, #10
 800f198:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f19a:	f107 0314 	add.w	r3, r7, #20
 800f19e:	4619      	mov	r1, r3
 800f1a0:	4812      	ldr	r0, [pc, #72]	; (800f1ec <HAL_HCD_MspInit+0xc0>)
 800f1a2:	f7f3 fe15 	bl	8002dd0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f1a6:	4b10      	ldr	r3, [pc, #64]	; (800f1e8 <HAL_HCD_MspInit+0xbc>)
 800f1a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1aa:	4a0f      	ldr	r2, [pc, #60]	; (800f1e8 <HAL_HCD_MspInit+0xbc>)
 800f1ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1b0:	6353      	str	r3, [r2, #52]	; 0x34
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	60fb      	str	r3, [r7, #12]
 800f1b6:	4b0c      	ldr	r3, [pc, #48]	; (800f1e8 <HAL_HCD_MspInit+0xbc>)
 800f1b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f1ba:	4a0b      	ldr	r2, [pc, #44]	; (800f1e8 <HAL_HCD_MspInit+0xbc>)
 800f1bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f1c0:	6453      	str	r3, [r2, #68]	; 0x44
 800f1c2:	4b09      	ldr	r3, [pc, #36]	; (800f1e8 <HAL_HCD_MspInit+0xbc>)
 800f1c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f1c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f1ca:	60fb      	str	r3, [r7, #12]
 800f1cc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	2100      	movs	r1, #0
 800f1d2:	2043      	movs	r0, #67	; 0x43
 800f1d4:	f7f3 f987 	bl	80024e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f1d8:	2043      	movs	r0, #67	; 0x43
 800f1da:	f7f3 f9a0 	bl	800251e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f1de:	bf00      	nop
 800f1e0:	3728      	adds	r7, #40	; 0x28
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	bd80      	pop	{r7, pc}
 800f1e6:	bf00      	nop
 800f1e8:	40023800 	.word	0x40023800
 800f1ec:	40020000 	.word	0x40020000

0800f1f0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800f1f0:	b580      	push	{r7, lr}
 800f1f2:	b082      	sub	sp, #8
 800f1f4:	af00      	add	r7, sp, #0
 800f1f6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f1fe:	4618      	mov	r0, r3
 800f200:	f7fb fcfb 	bl	800abfa <USBH_LL_IncTimer>
}
 800f204:	bf00      	nop
 800f206:	3708      	adds	r7, #8
 800f208:	46bd      	mov	sp, r7
 800f20a:	bd80      	pop	{r7, pc}

0800f20c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	b082      	sub	sp, #8
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f21a:	4618      	mov	r0, r3
 800f21c:	f7fb fd33 	bl	800ac86 <USBH_LL_Connect>
}
 800f220:	bf00      	nop
 800f222:	3708      	adds	r7, #8
 800f224:	46bd      	mov	sp, r7
 800f226:	bd80      	pop	{r7, pc}

0800f228 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f228:	b580      	push	{r7, lr}
 800f22a:	b082      	sub	sp, #8
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f236:	4618      	mov	r0, r3
 800f238:	f7fb fd3c 	bl	800acb4 <USBH_LL_Disconnect>
}
 800f23c:	bf00      	nop
 800f23e:	3708      	adds	r7, #8
 800f240:	46bd      	mov	sp, r7
 800f242:	bd80      	pop	{r7, pc}

0800f244 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800f244:	b480      	push	{r7}
 800f246:	b083      	sub	sp, #12
 800f248:	af00      	add	r7, sp, #0
 800f24a:	6078      	str	r0, [r7, #4]
 800f24c:	460b      	mov	r3, r1
 800f24e:	70fb      	strb	r3, [r7, #3]
 800f250:	4613      	mov	r3, r2
 800f252:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800f254:	bf00      	nop
 800f256:	370c      	adds	r7, #12
 800f258:	46bd      	mov	sp, r7
 800f25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f25e:	4770      	bx	lr

0800f260 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f260:	b580      	push	{r7, lr}
 800f262:	b082      	sub	sp, #8
 800f264:	af00      	add	r7, sp, #0
 800f266:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f26e:	4618      	mov	r0, r3
 800f270:	f7fb fced 	bl	800ac4e <USBH_LL_PortEnabled>
}
 800f274:	bf00      	nop
 800f276:	3708      	adds	r7, #8
 800f278:	46bd      	mov	sp, r7
 800f27a:	bd80      	pop	{r7, pc}

0800f27c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b082      	sub	sp, #8
 800f280:	af00      	add	r7, sp, #0
 800f282:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f28a:	4618      	mov	r0, r3
 800f28c:	f7fb fced 	bl	800ac6a <USBH_LL_PortDisabled>
}
 800f290:	bf00      	nop
 800f292:	3708      	adds	r7, #8
 800f294:	46bd      	mov	sp, r7
 800f296:	bd80      	pop	{r7, pc}

0800f298 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b082      	sub	sp, #8
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800f2a6:	2b01      	cmp	r3, #1
 800f2a8:	d12a      	bne.n	800f300 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800f2aa:	4a18      	ldr	r2, [pc, #96]	; (800f30c <USBH_LL_Init+0x74>)
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	4a15      	ldr	r2, [pc, #84]	; (800f30c <USBH_LL_Init+0x74>)
 800f2b6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f2ba:	4b14      	ldr	r3, [pc, #80]	; (800f30c <USBH_LL_Init+0x74>)
 800f2bc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800f2c0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800f2c2:	4b12      	ldr	r3, [pc, #72]	; (800f30c <USBH_LL_Init+0x74>)
 800f2c4:	2208      	movs	r2, #8
 800f2c6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800f2c8:	4b10      	ldr	r3, [pc, #64]	; (800f30c <USBH_LL_Init+0x74>)
 800f2ca:	2201      	movs	r2, #1
 800f2cc:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f2ce:	4b0f      	ldr	r3, [pc, #60]	; (800f30c <USBH_LL_Init+0x74>)
 800f2d0:	2200      	movs	r2, #0
 800f2d2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800f2d4:	4b0d      	ldr	r3, [pc, #52]	; (800f30c <USBH_LL_Init+0x74>)
 800f2d6:	2202      	movs	r2, #2
 800f2d8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f2da:	4b0c      	ldr	r3, [pc, #48]	; (800f30c <USBH_LL_Init+0x74>)
 800f2dc:	2200      	movs	r2, #0
 800f2de:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800f2e0:	480a      	ldr	r0, [pc, #40]	; (800f30c <USBH_LL_Init+0x74>)
 800f2e2:	f7f4 f80f 	bl	8003304 <HAL_HCD_Init>
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d001      	beq.n	800f2f0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800f2ec:	f7f2 fca0 	bl	8001c30 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800f2f0:	4806      	ldr	r0, [pc, #24]	; (800f30c <USBH_LL_Init+0x74>)
 800f2f2:	f7f4 fbf2 	bl	8003ada <HAL_HCD_GetCurrentFrame>
 800f2f6:	4603      	mov	r3, r0
 800f2f8:	4619      	mov	r1, r3
 800f2fa:	6878      	ldr	r0, [r7, #4]
 800f2fc:	f7fb fc6e 	bl	800abdc <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800f300:	2300      	movs	r3, #0
}
 800f302:	4618      	mov	r0, r3
 800f304:	3708      	adds	r7, #8
 800f306:	46bd      	mov	sp, r7
 800f308:	bd80      	pop	{r7, pc}
 800f30a:	bf00      	nop
 800f30c:	200021f8 	.word	0x200021f8

0800f310 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800f310:	b580      	push	{r7, lr}
 800f312:	b084      	sub	sp, #16
 800f314:	af00      	add	r7, sp, #0
 800f316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f318:	2300      	movs	r3, #0
 800f31a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f31c:	2300      	movs	r3, #0
 800f31e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f326:	4618      	mov	r0, r3
 800f328:	f7f4 fb61 	bl	80039ee <HAL_HCD_Start>
 800f32c:	4603      	mov	r3, r0
 800f32e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f330:	7bfb      	ldrb	r3, [r7, #15]
 800f332:	4618      	mov	r0, r3
 800f334:	f000 f98c 	bl	800f650 <USBH_Get_USB_Status>
 800f338:	4603      	mov	r3, r0
 800f33a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f33c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f33e:	4618      	mov	r0, r3
 800f340:	3710      	adds	r7, #16
 800f342:	46bd      	mov	sp, r7
 800f344:	bd80      	pop	{r7, pc}

0800f346 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800f346:	b580      	push	{r7, lr}
 800f348:	b084      	sub	sp, #16
 800f34a:	af00      	add	r7, sp, #0
 800f34c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f34e:	2300      	movs	r3, #0
 800f350:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f352:	2300      	movs	r3, #0
 800f354:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f35c:	4618      	mov	r0, r3
 800f35e:	f7f4 fb69 	bl	8003a34 <HAL_HCD_Stop>
 800f362:	4603      	mov	r3, r0
 800f364:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f366:	7bfb      	ldrb	r3, [r7, #15]
 800f368:	4618      	mov	r0, r3
 800f36a:	f000 f971 	bl	800f650 <USBH_Get_USB_Status>
 800f36e:	4603      	mov	r3, r0
 800f370:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f372:	7bbb      	ldrb	r3, [r7, #14]
}
 800f374:	4618      	mov	r0, r3
 800f376:	3710      	adds	r7, #16
 800f378:	46bd      	mov	sp, r7
 800f37a:	bd80      	pop	{r7, pc}

0800f37c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800f37c:	b580      	push	{r7, lr}
 800f37e:	b084      	sub	sp, #16
 800f380:	af00      	add	r7, sp, #0
 800f382:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800f384:	2301      	movs	r3, #1
 800f386:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f38e:	4618      	mov	r0, r3
 800f390:	f7f4 fbb1 	bl	8003af6 <HAL_HCD_GetCurrentSpeed>
 800f394:	4603      	mov	r3, r0
 800f396:	2b02      	cmp	r3, #2
 800f398:	d00c      	beq.n	800f3b4 <USBH_LL_GetSpeed+0x38>
 800f39a:	2b02      	cmp	r3, #2
 800f39c:	d80d      	bhi.n	800f3ba <USBH_LL_GetSpeed+0x3e>
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d002      	beq.n	800f3a8 <USBH_LL_GetSpeed+0x2c>
 800f3a2:	2b01      	cmp	r3, #1
 800f3a4:	d003      	beq.n	800f3ae <USBH_LL_GetSpeed+0x32>
 800f3a6:	e008      	b.n	800f3ba <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	73fb      	strb	r3, [r7, #15]
    break;
 800f3ac:	e008      	b.n	800f3c0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800f3ae:	2301      	movs	r3, #1
 800f3b0:	73fb      	strb	r3, [r7, #15]
    break;
 800f3b2:	e005      	b.n	800f3c0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800f3b4:	2302      	movs	r3, #2
 800f3b6:	73fb      	strb	r3, [r7, #15]
    break;
 800f3b8:	e002      	b.n	800f3c0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800f3ba:	2301      	movs	r3, #1
 800f3bc:	73fb      	strb	r3, [r7, #15]
    break;
 800f3be:	bf00      	nop
  }
  return  speed;
 800f3c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	3710      	adds	r7, #16
 800f3c6:	46bd      	mov	sp, r7
 800f3c8:	bd80      	pop	{r7, pc}

0800f3ca <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800f3ca:	b580      	push	{r7, lr}
 800f3cc:	b084      	sub	sp, #16
 800f3ce:	af00      	add	r7, sp, #0
 800f3d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f3e0:	4618      	mov	r0, r3
 800f3e2:	f7f4 fb44 	bl	8003a6e <HAL_HCD_ResetPort>
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f3ea:	7bfb      	ldrb	r3, [r7, #15]
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	f000 f92f 	bl	800f650 <USBH_Get_USB_Status>
 800f3f2:	4603      	mov	r3, r0
 800f3f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f3f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	3710      	adds	r7, #16
 800f3fc:	46bd      	mov	sp, r7
 800f3fe:	bd80      	pop	{r7, pc}

0800f400 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f400:	b580      	push	{r7, lr}
 800f402:	b082      	sub	sp, #8
 800f404:	af00      	add	r7, sp, #0
 800f406:	6078      	str	r0, [r7, #4]
 800f408:	460b      	mov	r3, r1
 800f40a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f412:	78fa      	ldrb	r2, [r7, #3]
 800f414:	4611      	mov	r1, r2
 800f416:	4618      	mov	r0, r3
 800f418:	f7f4 fb4b 	bl	8003ab2 <HAL_HCD_HC_GetXferCount>
 800f41c:	4603      	mov	r3, r0
}
 800f41e:	4618      	mov	r0, r3
 800f420:	3708      	adds	r7, #8
 800f422:	46bd      	mov	sp, r7
 800f424:	bd80      	pop	{r7, pc}

0800f426 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f426:	b590      	push	{r4, r7, lr}
 800f428:	b089      	sub	sp, #36	; 0x24
 800f42a:	af04      	add	r7, sp, #16
 800f42c:	6078      	str	r0, [r7, #4]
 800f42e:	4608      	mov	r0, r1
 800f430:	4611      	mov	r1, r2
 800f432:	461a      	mov	r2, r3
 800f434:	4603      	mov	r3, r0
 800f436:	70fb      	strb	r3, [r7, #3]
 800f438:	460b      	mov	r3, r1
 800f43a:	70bb      	strb	r3, [r7, #2]
 800f43c:	4613      	mov	r3, r2
 800f43e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f440:	2300      	movs	r3, #0
 800f442:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f444:	2300      	movs	r3, #0
 800f446:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f44e:	787c      	ldrb	r4, [r7, #1]
 800f450:	78ba      	ldrb	r2, [r7, #2]
 800f452:	78f9      	ldrb	r1, [r7, #3]
 800f454:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f456:	9302      	str	r3, [sp, #8]
 800f458:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f45c:	9301      	str	r3, [sp, #4]
 800f45e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f462:	9300      	str	r3, [sp, #0]
 800f464:	4623      	mov	r3, r4
 800f466:	f7f3 ffaf 	bl	80033c8 <HAL_HCD_HC_Init>
 800f46a:	4603      	mov	r3, r0
 800f46c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800f46e:	7bfb      	ldrb	r3, [r7, #15]
 800f470:	4618      	mov	r0, r3
 800f472:	f000 f8ed 	bl	800f650 <USBH_Get_USB_Status>
 800f476:	4603      	mov	r3, r0
 800f478:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f47a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f47c:	4618      	mov	r0, r3
 800f47e:	3714      	adds	r7, #20
 800f480:	46bd      	mov	sp, r7
 800f482:	bd90      	pop	{r4, r7, pc}

0800f484 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f484:	b580      	push	{r7, lr}
 800f486:	b084      	sub	sp, #16
 800f488:	af00      	add	r7, sp, #0
 800f48a:	6078      	str	r0, [r7, #4]
 800f48c:	460b      	mov	r3, r1
 800f48e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f490:	2300      	movs	r3, #0
 800f492:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f494:	2300      	movs	r3, #0
 800f496:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f49e:	78fa      	ldrb	r2, [r7, #3]
 800f4a0:	4611      	mov	r1, r2
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	f7f4 f81f 	bl	80034e6 <HAL_HCD_HC_Halt>
 800f4a8:	4603      	mov	r3, r0
 800f4aa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f4ac:	7bfb      	ldrb	r3, [r7, #15]
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	f000 f8ce 	bl	800f650 <USBH_Get_USB_Status>
 800f4b4:	4603      	mov	r3, r0
 800f4b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f4b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800f4ba:	4618      	mov	r0, r3
 800f4bc:	3710      	adds	r7, #16
 800f4be:	46bd      	mov	sp, r7
 800f4c0:	bd80      	pop	{r7, pc}

0800f4c2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800f4c2:	b590      	push	{r4, r7, lr}
 800f4c4:	b089      	sub	sp, #36	; 0x24
 800f4c6:	af04      	add	r7, sp, #16
 800f4c8:	6078      	str	r0, [r7, #4]
 800f4ca:	4608      	mov	r0, r1
 800f4cc:	4611      	mov	r1, r2
 800f4ce:	461a      	mov	r2, r3
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	70fb      	strb	r3, [r7, #3]
 800f4d4:	460b      	mov	r3, r1
 800f4d6:	70bb      	strb	r3, [r7, #2]
 800f4d8:	4613      	mov	r3, r2
 800f4da:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4dc:	2300      	movs	r3, #0
 800f4de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f4e0:	2300      	movs	r3, #0
 800f4e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f4ea:	787c      	ldrb	r4, [r7, #1]
 800f4ec:	78ba      	ldrb	r2, [r7, #2]
 800f4ee:	78f9      	ldrb	r1, [r7, #3]
 800f4f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f4f4:	9303      	str	r3, [sp, #12]
 800f4f6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f4f8:	9302      	str	r3, [sp, #8]
 800f4fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4fc:	9301      	str	r3, [sp, #4]
 800f4fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f502:	9300      	str	r3, [sp, #0]
 800f504:	4623      	mov	r3, r4
 800f506:	f7f4 f811 	bl	800352c <HAL_HCD_HC_SubmitRequest>
 800f50a:	4603      	mov	r3, r0
 800f50c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800f50e:	7bfb      	ldrb	r3, [r7, #15]
 800f510:	4618      	mov	r0, r3
 800f512:	f000 f89d 	bl	800f650 <USBH_Get_USB_Status>
 800f516:	4603      	mov	r3, r0
 800f518:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f51a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f51c:	4618      	mov	r0, r3
 800f51e:	3714      	adds	r7, #20
 800f520:	46bd      	mov	sp, r7
 800f522:	bd90      	pop	{r4, r7, pc}

0800f524 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f524:	b580      	push	{r7, lr}
 800f526:	b082      	sub	sp, #8
 800f528:	af00      	add	r7, sp, #0
 800f52a:	6078      	str	r0, [r7, #4]
 800f52c:	460b      	mov	r3, r1
 800f52e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f536:	78fa      	ldrb	r2, [r7, #3]
 800f538:	4611      	mov	r1, r2
 800f53a:	4618      	mov	r0, r3
 800f53c:	f7f4 faa5 	bl	8003a8a <HAL_HCD_HC_GetURBState>
 800f540:	4603      	mov	r3, r0
}
 800f542:	4618      	mov	r0, r3
 800f544:	3708      	adds	r7, #8
 800f546:	46bd      	mov	sp, r7
 800f548:	bd80      	pop	{r7, pc}

0800f54a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800f54a:	b580      	push	{r7, lr}
 800f54c:	b082      	sub	sp, #8
 800f54e:	af00      	add	r7, sp, #0
 800f550:	6078      	str	r0, [r7, #4]
 800f552:	460b      	mov	r3, r1
 800f554:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800f55c:	2b01      	cmp	r3, #1
 800f55e:	d103      	bne.n	800f568 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800f560:	78fb      	ldrb	r3, [r7, #3]
 800f562:	4618      	mov	r0, r3
 800f564:	f000 f8a0 	bl	800f6a8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800f568:	20c8      	movs	r0, #200	; 0xc8
 800f56a:	f7f2 febd 	bl	80022e8 <HAL_Delay>
  return USBH_OK;
 800f56e:	2300      	movs	r3, #0
}
 800f570:	4618      	mov	r0, r3
 800f572:	3708      	adds	r7, #8
 800f574:	46bd      	mov	sp, r7
 800f576:	bd80      	pop	{r7, pc}

0800f578 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800f578:	b480      	push	{r7}
 800f57a:	b085      	sub	sp, #20
 800f57c:	af00      	add	r7, sp, #0
 800f57e:	6078      	str	r0, [r7, #4]
 800f580:	460b      	mov	r3, r1
 800f582:	70fb      	strb	r3, [r7, #3]
 800f584:	4613      	mov	r3, r2
 800f586:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f58e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800f590:	78fb      	ldrb	r3, [r7, #3]
 800f592:	68fa      	ldr	r2, [r7, #12]
 800f594:	212c      	movs	r1, #44	; 0x2c
 800f596:	fb01 f303 	mul.w	r3, r1, r3
 800f59a:	4413      	add	r3, r2
 800f59c:	333b      	adds	r3, #59	; 0x3b
 800f59e:	781b      	ldrb	r3, [r3, #0]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d009      	beq.n	800f5b8 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800f5a4:	78fb      	ldrb	r3, [r7, #3]
 800f5a6:	68fa      	ldr	r2, [r7, #12]
 800f5a8:	212c      	movs	r1, #44	; 0x2c
 800f5aa:	fb01 f303 	mul.w	r3, r1, r3
 800f5ae:	4413      	add	r3, r2
 800f5b0:	3354      	adds	r3, #84	; 0x54
 800f5b2:	78ba      	ldrb	r2, [r7, #2]
 800f5b4:	701a      	strb	r2, [r3, #0]
 800f5b6:	e008      	b.n	800f5ca <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800f5b8:	78fb      	ldrb	r3, [r7, #3]
 800f5ba:	68fa      	ldr	r2, [r7, #12]
 800f5bc:	212c      	movs	r1, #44	; 0x2c
 800f5be:	fb01 f303 	mul.w	r3, r1, r3
 800f5c2:	4413      	add	r3, r2
 800f5c4:	3355      	adds	r3, #85	; 0x55
 800f5c6:	78ba      	ldrb	r2, [r7, #2]
 800f5c8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800f5ca:	2300      	movs	r3, #0
}
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	3714      	adds	r7, #20
 800f5d0:	46bd      	mov	sp, r7
 800f5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d6:	4770      	bx	lr

0800f5d8 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f5d8:	b480      	push	{r7}
 800f5da:	b085      	sub	sp, #20
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
 800f5e0:	460b      	mov	r3, r1
 800f5e2:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f5ee:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800f5f0:	78fb      	ldrb	r3, [r7, #3]
 800f5f2:	68ba      	ldr	r2, [r7, #8]
 800f5f4:	212c      	movs	r1, #44	; 0x2c
 800f5f6:	fb01 f303 	mul.w	r3, r1, r3
 800f5fa:	4413      	add	r3, r2
 800f5fc:	333b      	adds	r3, #59	; 0x3b
 800f5fe:	781b      	ldrb	r3, [r3, #0]
 800f600:	2b00      	cmp	r3, #0
 800f602:	d009      	beq.n	800f618 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800f604:	78fb      	ldrb	r3, [r7, #3]
 800f606:	68ba      	ldr	r2, [r7, #8]
 800f608:	212c      	movs	r1, #44	; 0x2c
 800f60a:	fb01 f303 	mul.w	r3, r1, r3
 800f60e:	4413      	add	r3, r2
 800f610:	3354      	adds	r3, #84	; 0x54
 800f612:	781b      	ldrb	r3, [r3, #0]
 800f614:	73fb      	strb	r3, [r7, #15]
 800f616:	e008      	b.n	800f62a <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800f618:	78fb      	ldrb	r3, [r7, #3]
 800f61a:	68ba      	ldr	r2, [r7, #8]
 800f61c:	212c      	movs	r1, #44	; 0x2c
 800f61e:	fb01 f303 	mul.w	r3, r1, r3
 800f622:	4413      	add	r3, r2
 800f624:	3355      	adds	r3, #85	; 0x55
 800f626:	781b      	ldrb	r3, [r3, #0]
 800f628:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800f62a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f62c:	4618      	mov	r0, r3
 800f62e:	3714      	adds	r7, #20
 800f630:	46bd      	mov	sp, r7
 800f632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f636:	4770      	bx	lr

0800f638 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800f638:	b580      	push	{r7, lr}
 800f63a:	b082      	sub	sp, #8
 800f63c:	af00      	add	r7, sp, #0
 800f63e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800f640:	6878      	ldr	r0, [r7, #4]
 800f642:	f7f2 fe51 	bl	80022e8 <HAL_Delay>
}
 800f646:	bf00      	nop
 800f648:	3708      	adds	r7, #8
 800f64a:	46bd      	mov	sp, r7
 800f64c:	bd80      	pop	{r7, pc}
	...

0800f650 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f650:	b480      	push	{r7}
 800f652:	b085      	sub	sp, #20
 800f654:	af00      	add	r7, sp, #0
 800f656:	4603      	mov	r3, r0
 800f658:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f65a:	2300      	movs	r3, #0
 800f65c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f65e:	79fb      	ldrb	r3, [r7, #7]
 800f660:	2b03      	cmp	r3, #3
 800f662:	d817      	bhi.n	800f694 <USBH_Get_USB_Status+0x44>
 800f664:	a201      	add	r2, pc, #4	; (adr r2, 800f66c <USBH_Get_USB_Status+0x1c>)
 800f666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f66a:	bf00      	nop
 800f66c:	0800f67d 	.word	0x0800f67d
 800f670:	0800f683 	.word	0x0800f683
 800f674:	0800f689 	.word	0x0800f689
 800f678:	0800f68f 	.word	0x0800f68f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800f67c:	2300      	movs	r3, #0
 800f67e:	73fb      	strb	r3, [r7, #15]
    break;
 800f680:	e00b      	b.n	800f69a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800f682:	2302      	movs	r3, #2
 800f684:	73fb      	strb	r3, [r7, #15]
    break;
 800f686:	e008      	b.n	800f69a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800f688:	2301      	movs	r3, #1
 800f68a:	73fb      	strb	r3, [r7, #15]
    break;
 800f68c:	e005      	b.n	800f69a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800f68e:	2302      	movs	r3, #2
 800f690:	73fb      	strb	r3, [r7, #15]
    break;
 800f692:	e002      	b.n	800f69a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800f694:	2302      	movs	r3, #2
 800f696:	73fb      	strb	r3, [r7, #15]
    break;
 800f698:	bf00      	nop
  }
  return usb_status;
 800f69a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f69c:	4618      	mov	r0, r3
 800f69e:	3714      	adds	r7, #20
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a6:	4770      	bx	lr

0800f6a8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800f6a8:	b580      	push	{r7, lr}
 800f6aa:	b084      	sub	sp, #16
 800f6ac:	af00      	add	r7, sp, #0
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800f6b2:	79fb      	ldrb	r3, [r7, #7]
 800f6b4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800f6b6:	79fb      	ldrb	r3, [r7, #7]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d102      	bne.n	800f6c2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800f6bc:	2301      	movs	r3, #1
 800f6be:	73fb      	strb	r3, [r7, #15]
 800f6c0:	e001      	b.n	800f6c6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800f6c2:	2300      	movs	r3, #0
 800f6c4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800f6c6:	7bfb      	ldrb	r3, [r7, #15]
 800f6c8:	461a      	mov	r2, r3
 800f6ca:	2101      	movs	r1, #1
 800f6cc:	4803      	ldr	r0, [pc, #12]	; (800f6dc <MX_DriverVbusFS+0x34>)
 800f6ce:	f7f3 fde7 	bl	80032a0 <HAL_GPIO_WritePin>
}
 800f6d2:	bf00      	nop
 800f6d4:	3710      	adds	r7, #16
 800f6d6:	46bd      	mov	sp, r7
 800f6d8:	bd80      	pop	{r7, pc}
 800f6da:	bf00      	nop
 800f6dc:	40020800 	.word	0x40020800

0800f6e0 <malloc>:
 800f6e0:	4b02      	ldr	r3, [pc, #8]	; (800f6ec <malloc+0xc>)
 800f6e2:	4601      	mov	r1, r0
 800f6e4:	6818      	ldr	r0, [r3, #0]
 800f6e6:	f000 b82b 	b.w	800f740 <_malloc_r>
 800f6ea:	bf00      	nop
 800f6ec:	200000e4 	.word	0x200000e4

0800f6f0 <free>:
 800f6f0:	4b02      	ldr	r3, [pc, #8]	; (800f6fc <free+0xc>)
 800f6f2:	4601      	mov	r1, r0
 800f6f4:	6818      	ldr	r0, [r3, #0]
 800f6f6:	f000 b92b 	b.w	800f950 <_free_r>
 800f6fa:	bf00      	nop
 800f6fc:	200000e4 	.word	0x200000e4

0800f700 <sbrk_aligned>:
 800f700:	b570      	push	{r4, r5, r6, lr}
 800f702:	4e0e      	ldr	r6, [pc, #56]	; (800f73c <sbrk_aligned+0x3c>)
 800f704:	460c      	mov	r4, r1
 800f706:	6831      	ldr	r1, [r6, #0]
 800f708:	4605      	mov	r5, r0
 800f70a:	b911      	cbnz	r1, 800f712 <sbrk_aligned+0x12>
 800f70c:	f000 f8d6 	bl	800f8bc <_sbrk_r>
 800f710:	6030      	str	r0, [r6, #0]
 800f712:	4621      	mov	r1, r4
 800f714:	4628      	mov	r0, r5
 800f716:	f000 f8d1 	bl	800f8bc <_sbrk_r>
 800f71a:	1c43      	adds	r3, r0, #1
 800f71c:	d00a      	beq.n	800f734 <sbrk_aligned+0x34>
 800f71e:	1cc4      	adds	r4, r0, #3
 800f720:	f024 0403 	bic.w	r4, r4, #3
 800f724:	42a0      	cmp	r0, r4
 800f726:	d007      	beq.n	800f738 <sbrk_aligned+0x38>
 800f728:	1a21      	subs	r1, r4, r0
 800f72a:	4628      	mov	r0, r5
 800f72c:	f000 f8c6 	bl	800f8bc <_sbrk_r>
 800f730:	3001      	adds	r0, #1
 800f732:	d101      	bne.n	800f738 <sbrk_aligned+0x38>
 800f734:	f04f 34ff 	mov.w	r4, #4294967295
 800f738:	4620      	mov	r0, r4
 800f73a:	bd70      	pop	{r4, r5, r6, pc}
 800f73c:	20002500 	.word	0x20002500

0800f740 <_malloc_r>:
 800f740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f744:	1ccd      	adds	r5, r1, #3
 800f746:	f025 0503 	bic.w	r5, r5, #3
 800f74a:	3508      	adds	r5, #8
 800f74c:	2d0c      	cmp	r5, #12
 800f74e:	bf38      	it	cc
 800f750:	250c      	movcc	r5, #12
 800f752:	2d00      	cmp	r5, #0
 800f754:	4607      	mov	r7, r0
 800f756:	db01      	blt.n	800f75c <_malloc_r+0x1c>
 800f758:	42a9      	cmp	r1, r5
 800f75a:	d905      	bls.n	800f768 <_malloc_r+0x28>
 800f75c:	230c      	movs	r3, #12
 800f75e:	603b      	str	r3, [r7, #0]
 800f760:	2600      	movs	r6, #0
 800f762:	4630      	mov	r0, r6
 800f764:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f768:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800f83c <_malloc_r+0xfc>
 800f76c:	f000 f868 	bl	800f840 <__malloc_lock>
 800f770:	f8d8 3000 	ldr.w	r3, [r8]
 800f774:	461c      	mov	r4, r3
 800f776:	bb5c      	cbnz	r4, 800f7d0 <_malloc_r+0x90>
 800f778:	4629      	mov	r1, r5
 800f77a:	4638      	mov	r0, r7
 800f77c:	f7ff ffc0 	bl	800f700 <sbrk_aligned>
 800f780:	1c43      	adds	r3, r0, #1
 800f782:	4604      	mov	r4, r0
 800f784:	d155      	bne.n	800f832 <_malloc_r+0xf2>
 800f786:	f8d8 4000 	ldr.w	r4, [r8]
 800f78a:	4626      	mov	r6, r4
 800f78c:	2e00      	cmp	r6, #0
 800f78e:	d145      	bne.n	800f81c <_malloc_r+0xdc>
 800f790:	2c00      	cmp	r4, #0
 800f792:	d048      	beq.n	800f826 <_malloc_r+0xe6>
 800f794:	6823      	ldr	r3, [r4, #0]
 800f796:	4631      	mov	r1, r6
 800f798:	4638      	mov	r0, r7
 800f79a:	eb04 0903 	add.w	r9, r4, r3
 800f79e:	f000 f88d 	bl	800f8bc <_sbrk_r>
 800f7a2:	4581      	cmp	r9, r0
 800f7a4:	d13f      	bne.n	800f826 <_malloc_r+0xe6>
 800f7a6:	6821      	ldr	r1, [r4, #0]
 800f7a8:	1a6d      	subs	r5, r5, r1
 800f7aa:	4629      	mov	r1, r5
 800f7ac:	4638      	mov	r0, r7
 800f7ae:	f7ff ffa7 	bl	800f700 <sbrk_aligned>
 800f7b2:	3001      	adds	r0, #1
 800f7b4:	d037      	beq.n	800f826 <_malloc_r+0xe6>
 800f7b6:	6823      	ldr	r3, [r4, #0]
 800f7b8:	442b      	add	r3, r5
 800f7ba:	6023      	str	r3, [r4, #0]
 800f7bc:	f8d8 3000 	ldr.w	r3, [r8]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d038      	beq.n	800f836 <_malloc_r+0xf6>
 800f7c4:	685a      	ldr	r2, [r3, #4]
 800f7c6:	42a2      	cmp	r2, r4
 800f7c8:	d12b      	bne.n	800f822 <_malloc_r+0xe2>
 800f7ca:	2200      	movs	r2, #0
 800f7cc:	605a      	str	r2, [r3, #4]
 800f7ce:	e00f      	b.n	800f7f0 <_malloc_r+0xb0>
 800f7d0:	6822      	ldr	r2, [r4, #0]
 800f7d2:	1b52      	subs	r2, r2, r5
 800f7d4:	d41f      	bmi.n	800f816 <_malloc_r+0xd6>
 800f7d6:	2a0b      	cmp	r2, #11
 800f7d8:	d917      	bls.n	800f80a <_malloc_r+0xca>
 800f7da:	1961      	adds	r1, r4, r5
 800f7dc:	42a3      	cmp	r3, r4
 800f7de:	6025      	str	r5, [r4, #0]
 800f7e0:	bf18      	it	ne
 800f7e2:	6059      	strne	r1, [r3, #4]
 800f7e4:	6863      	ldr	r3, [r4, #4]
 800f7e6:	bf08      	it	eq
 800f7e8:	f8c8 1000 	streq.w	r1, [r8]
 800f7ec:	5162      	str	r2, [r4, r5]
 800f7ee:	604b      	str	r3, [r1, #4]
 800f7f0:	4638      	mov	r0, r7
 800f7f2:	f104 060b 	add.w	r6, r4, #11
 800f7f6:	f000 f829 	bl	800f84c <__malloc_unlock>
 800f7fa:	f026 0607 	bic.w	r6, r6, #7
 800f7fe:	1d23      	adds	r3, r4, #4
 800f800:	1af2      	subs	r2, r6, r3
 800f802:	d0ae      	beq.n	800f762 <_malloc_r+0x22>
 800f804:	1b9b      	subs	r3, r3, r6
 800f806:	50a3      	str	r3, [r4, r2]
 800f808:	e7ab      	b.n	800f762 <_malloc_r+0x22>
 800f80a:	42a3      	cmp	r3, r4
 800f80c:	6862      	ldr	r2, [r4, #4]
 800f80e:	d1dd      	bne.n	800f7cc <_malloc_r+0x8c>
 800f810:	f8c8 2000 	str.w	r2, [r8]
 800f814:	e7ec      	b.n	800f7f0 <_malloc_r+0xb0>
 800f816:	4623      	mov	r3, r4
 800f818:	6864      	ldr	r4, [r4, #4]
 800f81a:	e7ac      	b.n	800f776 <_malloc_r+0x36>
 800f81c:	4634      	mov	r4, r6
 800f81e:	6876      	ldr	r6, [r6, #4]
 800f820:	e7b4      	b.n	800f78c <_malloc_r+0x4c>
 800f822:	4613      	mov	r3, r2
 800f824:	e7cc      	b.n	800f7c0 <_malloc_r+0x80>
 800f826:	230c      	movs	r3, #12
 800f828:	603b      	str	r3, [r7, #0]
 800f82a:	4638      	mov	r0, r7
 800f82c:	f000 f80e 	bl	800f84c <__malloc_unlock>
 800f830:	e797      	b.n	800f762 <_malloc_r+0x22>
 800f832:	6025      	str	r5, [r4, #0]
 800f834:	e7dc      	b.n	800f7f0 <_malloc_r+0xb0>
 800f836:	605b      	str	r3, [r3, #4]
 800f838:	deff      	udf	#255	; 0xff
 800f83a:	bf00      	nop
 800f83c:	200024fc 	.word	0x200024fc

0800f840 <__malloc_lock>:
 800f840:	4801      	ldr	r0, [pc, #4]	; (800f848 <__malloc_lock+0x8>)
 800f842:	f000 b875 	b.w	800f930 <__retarget_lock_acquire_recursive>
 800f846:	bf00      	nop
 800f848:	20002640 	.word	0x20002640

0800f84c <__malloc_unlock>:
 800f84c:	4801      	ldr	r0, [pc, #4]	; (800f854 <__malloc_unlock+0x8>)
 800f84e:	f000 b870 	b.w	800f932 <__retarget_lock_release_recursive>
 800f852:	bf00      	nop
 800f854:	20002640 	.word	0x20002640

0800f858 <memset>:
 800f858:	4402      	add	r2, r0
 800f85a:	4603      	mov	r3, r0
 800f85c:	4293      	cmp	r3, r2
 800f85e:	d100      	bne.n	800f862 <memset+0xa>
 800f860:	4770      	bx	lr
 800f862:	f803 1b01 	strb.w	r1, [r3], #1
 800f866:	e7f9      	b.n	800f85c <memset+0x4>

0800f868 <strncpy>:
 800f868:	b510      	push	{r4, lr}
 800f86a:	3901      	subs	r1, #1
 800f86c:	4603      	mov	r3, r0
 800f86e:	b132      	cbz	r2, 800f87e <strncpy+0x16>
 800f870:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f874:	f803 4b01 	strb.w	r4, [r3], #1
 800f878:	3a01      	subs	r2, #1
 800f87a:	2c00      	cmp	r4, #0
 800f87c:	d1f7      	bne.n	800f86e <strncpy+0x6>
 800f87e:	441a      	add	r2, r3
 800f880:	2100      	movs	r1, #0
 800f882:	4293      	cmp	r3, r2
 800f884:	d100      	bne.n	800f888 <strncpy+0x20>
 800f886:	bd10      	pop	{r4, pc}
 800f888:	f803 1b01 	strb.w	r1, [r3], #1
 800f88c:	e7f9      	b.n	800f882 <strncpy+0x1a>

0800f88e <strstr>:
 800f88e:	780a      	ldrb	r2, [r1, #0]
 800f890:	b570      	push	{r4, r5, r6, lr}
 800f892:	b96a      	cbnz	r2, 800f8b0 <strstr+0x22>
 800f894:	bd70      	pop	{r4, r5, r6, pc}
 800f896:	429a      	cmp	r2, r3
 800f898:	d109      	bne.n	800f8ae <strstr+0x20>
 800f89a:	460c      	mov	r4, r1
 800f89c:	4605      	mov	r5, r0
 800f89e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d0f6      	beq.n	800f894 <strstr+0x6>
 800f8a6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800f8aa:	429e      	cmp	r6, r3
 800f8ac:	d0f7      	beq.n	800f89e <strstr+0x10>
 800f8ae:	3001      	adds	r0, #1
 800f8b0:	7803      	ldrb	r3, [r0, #0]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d1ef      	bne.n	800f896 <strstr+0x8>
 800f8b6:	4618      	mov	r0, r3
 800f8b8:	e7ec      	b.n	800f894 <strstr+0x6>
	...

0800f8bc <_sbrk_r>:
 800f8bc:	b538      	push	{r3, r4, r5, lr}
 800f8be:	4d06      	ldr	r5, [pc, #24]	; (800f8d8 <_sbrk_r+0x1c>)
 800f8c0:	2300      	movs	r3, #0
 800f8c2:	4604      	mov	r4, r0
 800f8c4:	4608      	mov	r0, r1
 800f8c6:	602b      	str	r3, [r5, #0]
 800f8c8:	f7f2 fa68 	bl	8001d9c <_sbrk>
 800f8cc:	1c43      	adds	r3, r0, #1
 800f8ce:	d102      	bne.n	800f8d6 <_sbrk_r+0x1a>
 800f8d0:	682b      	ldr	r3, [r5, #0]
 800f8d2:	b103      	cbz	r3, 800f8d6 <_sbrk_r+0x1a>
 800f8d4:	6023      	str	r3, [r4, #0]
 800f8d6:	bd38      	pop	{r3, r4, r5, pc}
 800f8d8:	2000263c 	.word	0x2000263c

0800f8dc <__errno>:
 800f8dc:	4b01      	ldr	r3, [pc, #4]	; (800f8e4 <__errno+0x8>)
 800f8de:	6818      	ldr	r0, [r3, #0]
 800f8e0:	4770      	bx	lr
 800f8e2:	bf00      	nop
 800f8e4:	200000e4 	.word	0x200000e4

0800f8e8 <__libc_init_array>:
 800f8e8:	b570      	push	{r4, r5, r6, lr}
 800f8ea:	4d0d      	ldr	r5, [pc, #52]	; (800f920 <__libc_init_array+0x38>)
 800f8ec:	4c0d      	ldr	r4, [pc, #52]	; (800f924 <__libc_init_array+0x3c>)
 800f8ee:	1b64      	subs	r4, r4, r5
 800f8f0:	10a4      	asrs	r4, r4, #2
 800f8f2:	2600      	movs	r6, #0
 800f8f4:	42a6      	cmp	r6, r4
 800f8f6:	d109      	bne.n	800f90c <__libc_init_array+0x24>
 800f8f8:	4d0b      	ldr	r5, [pc, #44]	; (800f928 <__libc_init_array+0x40>)
 800f8fa:	4c0c      	ldr	r4, [pc, #48]	; (800f92c <__libc_init_array+0x44>)
 800f8fc:	f000 f874 	bl	800f9e8 <_init>
 800f900:	1b64      	subs	r4, r4, r5
 800f902:	10a4      	asrs	r4, r4, #2
 800f904:	2600      	movs	r6, #0
 800f906:	42a6      	cmp	r6, r4
 800f908:	d105      	bne.n	800f916 <__libc_init_array+0x2e>
 800f90a:	bd70      	pop	{r4, r5, r6, pc}
 800f90c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f910:	4798      	blx	r3
 800f912:	3601      	adds	r6, #1
 800f914:	e7ee      	b.n	800f8f4 <__libc_init_array+0xc>
 800f916:	f855 3b04 	ldr.w	r3, [r5], #4
 800f91a:	4798      	blx	r3
 800f91c:	3601      	adds	r6, #1
 800f91e:	e7f2      	b.n	800f906 <__libc_init_array+0x1e>
 800f920:	0800ff30 	.word	0x0800ff30
 800f924:	0800ff30 	.word	0x0800ff30
 800f928:	0800ff30 	.word	0x0800ff30
 800f92c:	0800ff34 	.word	0x0800ff34

0800f930 <__retarget_lock_acquire_recursive>:
 800f930:	4770      	bx	lr

0800f932 <__retarget_lock_release_recursive>:
 800f932:	4770      	bx	lr

0800f934 <memcpy>:
 800f934:	440a      	add	r2, r1
 800f936:	4291      	cmp	r1, r2
 800f938:	f100 33ff 	add.w	r3, r0, #4294967295
 800f93c:	d100      	bne.n	800f940 <memcpy+0xc>
 800f93e:	4770      	bx	lr
 800f940:	b510      	push	{r4, lr}
 800f942:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f946:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f94a:	4291      	cmp	r1, r2
 800f94c:	d1f9      	bne.n	800f942 <memcpy+0xe>
 800f94e:	bd10      	pop	{r4, pc}

0800f950 <_free_r>:
 800f950:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f952:	2900      	cmp	r1, #0
 800f954:	d044      	beq.n	800f9e0 <_free_r+0x90>
 800f956:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f95a:	9001      	str	r0, [sp, #4]
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	f1a1 0404 	sub.w	r4, r1, #4
 800f962:	bfb8      	it	lt
 800f964:	18e4      	addlt	r4, r4, r3
 800f966:	f7ff ff6b 	bl	800f840 <__malloc_lock>
 800f96a:	4a1e      	ldr	r2, [pc, #120]	; (800f9e4 <_free_r+0x94>)
 800f96c:	9801      	ldr	r0, [sp, #4]
 800f96e:	6813      	ldr	r3, [r2, #0]
 800f970:	b933      	cbnz	r3, 800f980 <_free_r+0x30>
 800f972:	6063      	str	r3, [r4, #4]
 800f974:	6014      	str	r4, [r2, #0]
 800f976:	b003      	add	sp, #12
 800f978:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f97c:	f7ff bf66 	b.w	800f84c <__malloc_unlock>
 800f980:	42a3      	cmp	r3, r4
 800f982:	d908      	bls.n	800f996 <_free_r+0x46>
 800f984:	6825      	ldr	r5, [r4, #0]
 800f986:	1961      	adds	r1, r4, r5
 800f988:	428b      	cmp	r3, r1
 800f98a:	bf01      	itttt	eq
 800f98c:	6819      	ldreq	r1, [r3, #0]
 800f98e:	685b      	ldreq	r3, [r3, #4]
 800f990:	1949      	addeq	r1, r1, r5
 800f992:	6021      	streq	r1, [r4, #0]
 800f994:	e7ed      	b.n	800f972 <_free_r+0x22>
 800f996:	461a      	mov	r2, r3
 800f998:	685b      	ldr	r3, [r3, #4]
 800f99a:	b10b      	cbz	r3, 800f9a0 <_free_r+0x50>
 800f99c:	42a3      	cmp	r3, r4
 800f99e:	d9fa      	bls.n	800f996 <_free_r+0x46>
 800f9a0:	6811      	ldr	r1, [r2, #0]
 800f9a2:	1855      	adds	r5, r2, r1
 800f9a4:	42a5      	cmp	r5, r4
 800f9a6:	d10b      	bne.n	800f9c0 <_free_r+0x70>
 800f9a8:	6824      	ldr	r4, [r4, #0]
 800f9aa:	4421      	add	r1, r4
 800f9ac:	1854      	adds	r4, r2, r1
 800f9ae:	42a3      	cmp	r3, r4
 800f9b0:	6011      	str	r1, [r2, #0]
 800f9b2:	d1e0      	bne.n	800f976 <_free_r+0x26>
 800f9b4:	681c      	ldr	r4, [r3, #0]
 800f9b6:	685b      	ldr	r3, [r3, #4]
 800f9b8:	6053      	str	r3, [r2, #4]
 800f9ba:	440c      	add	r4, r1
 800f9bc:	6014      	str	r4, [r2, #0]
 800f9be:	e7da      	b.n	800f976 <_free_r+0x26>
 800f9c0:	d902      	bls.n	800f9c8 <_free_r+0x78>
 800f9c2:	230c      	movs	r3, #12
 800f9c4:	6003      	str	r3, [r0, #0]
 800f9c6:	e7d6      	b.n	800f976 <_free_r+0x26>
 800f9c8:	6825      	ldr	r5, [r4, #0]
 800f9ca:	1961      	adds	r1, r4, r5
 800f9cc:	428b      	cmp	r3, r1
 800f9ce:	bf04      	itt	eq
 800f9d0:	6819      	ldreq	r1, [r3, #0]
 800f9d2:	685b      	ldreq	r3, [r3, #4]
 800f9d4:	6063      	str	r3, [r4, #4]
 800f9d6:	bf04      	itt	eq
 800f9d8:	1949      	addeq	r1, r1, r5
 800f9da:	6021      	streq	r1, [r4, #0]
 800f9dc:	6054      	str	r4, [r2, #4]
 800f9de:	e7ca      	b.n	800f976 <_free_r+0x26>
 800f9e0:	b003      	add	sp, #12
 800f9e2:	bd30      	pop	{r4, r5, pc}
 800f9e4:	200024fc 	.word	0x200024fc

0800f9e8 <_init>:
 800f9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9ea:	bf00      	nop
 800f9ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9ee:	bc08      	pop	{r3}
 800f9f0:	469e      	mov	lr, r3
 800f9f2:	4770      	bx	lr

0800f9f4 <_fini>:
 800f9f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9f6:	bf00      	nop
 800f9f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9fa:	bc08      	pop	{r3}
 800f9fc:	469e      	mov	lr, r3
 800f9fe:	4770      	bx	lr
