                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.5.0 #9253 (Mar 24 2016) (Linux)
                                      4 ; This file was generated Tue Dec 12 21:27:56 2017
                                      5 ;--------------------------------------------------------
                                      6 	.module stm8s_clk_clk_deinit
                                      7 	.optsdcc -mstm8
                                      8 	
                                      9 ;--------------------------------------------------------
                                     10 ; Public variables in this module
                                     11 ;--------------------------------------------------------
                                     12 	.globl _CLK_DeInit
                                     13 ;--------------------------------------------------------
                                     14 ; ram data
                                     15 ;--------------------------------------------------------
                                     16 	.area DATA
                                     17 ;--------------------------------------------------------
                                     18 ; ram data
                                     19 ;--------------------------------------------------------
                                     20 	.area INITIALIZED
                                     21 ;--------------------------------------------------------
                                     22 ; absolute external ram data
                                     23 ;--------------------------------------------------------
                                     24 	.area DABS (ABS)
                                     25 ;--------------------------------------------------------
                                     26 ; global & static initialisations
                                     27 ;--------------------------------------------------------
                                     28 	.area HOME
                                     29 	.area GSINIT
                                     30 	.area GSFINAL
                                     31 	.area GSINIT
                                     32 ;--------------------------------------------------------
                                     33 ; Home
                                     34 ;--------------------------------------------------------
                                     35 	.area HOME
                                     36 	.area HOME
                                     37 ;--------------------------------------------------------
                                     38 ; code
                                     39 ;--------------------------------------------------------
                                     40 	.area CODE
                                     41 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 59: void CLK_DeInit(void)
                                     42 ;	-----------------------------------------
                                     43 ;	 function CLK_DeInit
                                     44 ;	-----------------------------------------
      000000                         45 _CLK_DeInit:
                                     46 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 61: CLK->ICKR = CLK_ICKR_RESET_VALUE;
      000000 35 01 50 C0      [ 1]   47 	mov	0x50c0+0, #0x01
                                     48 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 62: CLK->ECKR = CLK_ECKR_RESET_VALUE;
      000004 35 00 50 C1      [ 1]   49 	mov	0x50c1+0, #0x00
                                     50 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 63: CLK->SWR  = CLK_SWR_RESET_VALUE;
      000008 35 E1 50 C4      [ 1]   51 	mov	0x50c4+0, #0xe1
                                     52 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 64: CLK->SWCR = CLK_SWCR_RESET_VALUE;
      00000C 35 00 50 C5      [ 1]   53 	mov	0x50c5+0, #0x00
                                     54 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 65: CLK->CKDIVR = CLK_CKDIVR_RESET_VALUE;
      000010 35 18 50 C6      [ 1]   55 	mov	0x50c6+0, #0x18
                                     56 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 66: CLK->PCKENR1 = CLK_PCKENR1_RESET_VALUE;
      000014 35 FF 50 C7      [ 1]   57 	mov	0x50c7+0, #0xff
                                     58 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 67: CLK->PCKENR2 = CLK_PCKENR2_RESET_VALUE;
      000018 35 FF 50 CA      [ 1]   59 	mov	0x50ca+0, #0xff
                                     60 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 68: CLK->CSSR = CLK_CSSR_RESET_VALUE;
      00001C 35 00 50 C8      [ 1]   61 	mov	0x50c8+0, #0x00
                                     62 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 69: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      000020 35 00 50 C9      [ 1]   63 	mov	0x50c9+0, #0x00
                                     64 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 70: while ((CLK->CCOR & CLK_CCOR_CCOEN)!= 0)
      000024                         65 00101$:
      000024 AE 50 C9         [ 2]   66 	ldw	x, #0x50c9
      000027 F6               [ 1]   67 	ld	a, (x)
      000028 44               [ 1]   68 	srl	a
      000029 25 F9            [ 1]   69 	jrc	00101$
                                     70 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 72: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      00002B 35 00 50 C9      [ 1]   71 	mov	0x50c9+0, #0x00
                                     72 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 73: CLK->HSITRIMR = CLK_HSITRIMR_RESET_VALUE;
      00002F 35 00 50 CC      [ 1]   73 	mov	0x50cc+0, #0x00
                                     74 ;	/home/grytole/dev/git/stm8builder/stm8builder/stdperiph_driver/src/stm8s_clk.clk_deinit.c: 74: CLK->SWIMCCR = CLK_SWIMCCR_RESET_VALUE;
      000033 35 00 50 CD      [ 1]   75 	mov	0x50cd+0, #0x00
      000037 81               [ 4]   76 	ret
                                     77 	.area CODE
                                     78 	.area INITIALIZER
                                     79 	.area CABS (ABS)
