Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Sep 18 18:26:54 2020
| Host         : hargorin running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file blinking_wrapper_timing_summary_routed.rpt -pb blinking_wrapper_timing_summary_routed.pb -rpx blinking_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blinking_wrapper
| Device       : 7a35t-csg325
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.516        0.000                      0                   92        0.121        0.000                      0                   92        3.146        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_sys                          {0.000 20.000}       40.000          25.000          
  clk_out1_blinking_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_blinking_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                           15.000        0.000                       0                     1  
  clk_out1_blinking_clk_wiz_0_0        4.516        0.000                      0                   92        0.121        0.000                      0                   92        3.146        0.000                       0                    58  
  clkfbout_blinking_clk_wiz_0_0                                                                                                                                                   38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blinking_clk_wiz_0_0
  To Clock:  clk_out1_blinking_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 blinking_i/led_blinking_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/led_blinking_0/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@8.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.881ns (55.756%)  route 1.493ns (44.244%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 7.031 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.470 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.045    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.964 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439    -0.525    blinking_i/led_blinking_0/U0/clk
    SLICE_X2Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.398    -0.127 r  blinking_i/led_blinking_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.798     0.670    blinking_i/led_blinking_0/U0/counter[1]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     1.342 r  blinking_i/led_blinking_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.342    blinking_i/led_blinking_0/U0/counter0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.440 r  blinking_i/led_blinking_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.440    blinking_i/led_blinking_0/U0/counter0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.538 r  blinking_i/led_blinking_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.538    blinking_i/led_blinking_0/U0/counter0_carry__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.636 r  blinking_i/led_blinking_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.636    blinking_i/led_blinking_0/U0/counter0_carry__2_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.896 r  blinking_i/led_blinking_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.695     2.591    blinking_i/led_blinking_0/U0/data0[20]
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.257     2.848 r  blinking_i/led_blinking_0/U0/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.848    blinking_i/led_blinking_0/U0/counter_0[20]
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.328    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     4.266 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     5.624    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.701 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.330     7.031    blinking_i/led_blinking_0/U0/clk
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[20]/C
                         clock pessimism              0.417     7.448    
                         clock uncertainty           -0.116     7.332    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.032     7.364    blinking_i/led_blinking_0/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 blinking_i/led_blinking_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/led_blinking_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@8.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.929ns (56.900%)  route 1.461ns (43.100%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 7.031 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.470 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.045    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.964 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439    -0.525    blinking_i/led_blinking_0/U0/clk
    SLICE_X2Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.398    -0.127 r  blinking_i/led_blinking_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.798     0.670    blinking_i/led_blinking_0/U0/counter[1]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     1.342 r  blinking_i/led_blinking_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.342    blinking_i/led_blinking_0/U0/counter0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.440 r  blinking_i/led_blinking_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.440    blinking_i/led_blinking_0/U0/counter0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.538 r  blinking_i/led_blinking_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.538    blinking_i/led_blinking_0/U0/counter0_carry__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.636 r  blinking_i/led_blinking_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.636    blinking_i/led_blinking_0/U0/counter0_carry__2_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.734 r  blinking_i/led_blinking_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.734    blinking_i/led_blinking_0/U0/counter0_carry__3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.934 r  blinking_i/led_blinking_0/U0/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.664     2.598    blinking_i/led_blinking_0/U0/data0[23]
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.267     2.865 r  blinking_i/led_blinking_0/U0/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.865    blinking_i/led_blinking_0/U0/counter_0[23]
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.328    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     4.266 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     5.624    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.701 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.330     7.031    blinking_i/led_blinking_0/U0/clk
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[23]/C
                         clock pessimism              0.417     7.448    
                         clock uncertainty           -0.116     7.332    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.069     7.401    blinking_i/led_blinking_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                          -2.865    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 blinking_i/led_blinking_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/led_blinking_0/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@8.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 1.904ns (56.745%)  route 1.451ns (43.255%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 7.031 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.470 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.045    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.964 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439    -0.525    blinking_i/led_blinking_0/U0/clk
    SLICE_X2Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.398    -0.127 r  blinking_i/led_blinking_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.798     0.670    blinking_i/led_blinking_0/U0/counter[1]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     1.342 r  blinking_i/led_blinking_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.342    blinking_i/led_blinking_0/U0/counter0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.440 r  blinking_i/led_blinking_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.440    blinking_i/led_blinking_0/U0/counter0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.538 r  blinking_i/led_blinking_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.538    blinking_i/led_blinking_0/U0/counter0_carry__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.636 r  blinking_i/led_blinking_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.636    blinking_i/led_blinking_0/U0/counter0_carry__2_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.734 r  blinking_i/led_blinking_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.734    blinking_i/led_blinking_0/U0/counter0_carry__3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.914 r  blinking_i/led_blinking_0/U0/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.654     2.568    blinking_i/led_blinking_0/U0/data0[21]
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.262     2.830 r  blinking_i/led_blinking_0/U0/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.830    blinking_i/led_blinking_0/U0/counter_0[21]
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.328    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     4.266 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     5.624    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.701 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.330     7.031    blinking_i/led_blinking_0/U0/clk
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[21]/C
                         clock pessimism              0.417     7.448    
                         clock uncertainty           -0.116     7.332    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.069     7.401    blinking_i/led_blinking_0/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 blinking_i/led_blinking_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/led_blinking_0/U0/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@8.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.893ns (56.451%)  route 1.460ns (43.549%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 7.031 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.470 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.045    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.964 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439    -0.525    blinking_i/led_blinking_0/U0/clk
    SLICE_X2Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.398    -0.127 r  blinking_i/led_blinking_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.798     0.670    blinking_i/led_blinking_0/U0/counter[1]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     1.342 r  blinking_i/led_blinking_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.342    blinking_i/led_blinking_0/U0/counter0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.440 r  blinking_i/led_blinking_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.440    blinking_i/led_blinking_0/U0/counter0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.538 r  blinking_i/led_blinking_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.538    blinking_i/led_blinking_0/U0/counter0_carry__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.636 r  blinking_i/led_blinking_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.636    blinking_i/led_blinking_0/U0/counter0_carry__2_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.901 r  blinking_i/led_blinking_0/U0/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.663     2.564    blinking_i/led_blinking_0/U0/data0[18]
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.264     2.828 r  blinking_i/led_blinking_0/U0/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.828    blinking_i/led_blinking_0/U0/counter_0[18]
    SLICE_X1Y45          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.328    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     4.266 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     5.624    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.701 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.330     7.031    blinking_i/led_blinking_0/U0/clk
    SLICE_X1Y45          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[18]/C
                         clock pessimism              0.417     7.448    
                         clock uncertainty           -0.116     7.332    
    SLICE_X1Y45          FDRE (Setup_fdre_C_D)        0.069     7.401    blinking_i/led_blinking_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                          -2.828    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 blinking_i/led_blinking_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/led_blinking_0/U0/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@8.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.807ns (54.813%)  route 1.490ns (45.187%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 7.031 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.470 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.045    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.964 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439    -0.525    blinking_i/led_blinking_0/U0/clk
    SLICE_X2Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.398    -0.127 r  blinking_i/led_blinking_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.798     0.670    blinking_i/led_blinking_0/U0/counter[1]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     1.342 r  blinking_i/led_blinking_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.342    blinking_i/led_blinking_0/U0/counter0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.440 r  blinking_i/led_blinking_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.440    blinking_i/led_blinking_0/U0/counter0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.538 r  blinking_i/led_blinking_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.538    blinking_i/led_blinking_0/U0/counter0_carry__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.636 r  blinking_i/led_blinking_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.636    blinking_i/led_blinking_0/U0/counter0_carry__2_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.816 r  blinking_i/led_blinking_0/U0/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.692     2.508    blinking_i/led_blinking_0/U0/data0[17]
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.263     2.771 r  blinking_i/led_blinking_0/U0/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.771    blinking_i/led_blinking_0/U0/counter_0[17]
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.328    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     4.266 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     5.624    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.701 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.330     7.031    blinking_i/led_blinking_0/U0/clk
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[17]/C
                         clock pessimism              0.417     7.448    
                         clock uncertainty           -0.116     7.332    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.069     7.401    blinking_i/led_blinking_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 blinking_i/led_blinking_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/led_blinking_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@8.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.781ns (55.048%)  route 1.454ns (44.952%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 7.031 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.470 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.045    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.964 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439    -0.525    blinking_i/led_blinking_0/U0/clk
    SLICE_X2Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.398    -0.127 r  blinking_i/led_blinking_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.798     0.670    blinking_i/led_blinking_0/U0/counter[1]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     1.342 r  blinking_i/led_blinking_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.342    blinking_i/led_blinking_0/U0/counter0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.440 r  blinking_i/led_blinking_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.440    blinking_i/led_blinking_0/U0/counter0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.538 r  blinking_i/led_blinking_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.538    blinking_i/led_blinking_0/U0/counter0_carry__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.803 r  blinking_i/led_blinking_0/U0/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.657     2.460    blinking_i/led_blinking_0/U0/data0[14]
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.250     2.710 r  blinking_i/led_blinking_0/U0/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.710    blinking_i/led_blinking_0/U0/counter_0[14]
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.328    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     4.266 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     5.624    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.701 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.330     7.031    blinking_i/led_blinking_0/U0/clk
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[14]/C
                         clock pessimism              0.417     7.448    
                         clock uncertainty           -0.116     7.332    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.030     7.362    blinking_i/led_blinking_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.362    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 blinking_i/led_blinking_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/led_blinking_0/U0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@8.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 1.783ns (55.076%)  route 1.454ns (44.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 7.031 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.470 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.045    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.964 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439    -0.525    blinking_i/led_blinking_0/U0/clk
    SLICE_X2Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.398    -0.127 r  blinking_i/led_blinking_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.798     0.670    blinking_i/led_blinking_0/U0/counter[1]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     1.342 r  blinking_i/led_blinking_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.342    blinking_i/led_blinking_0/U0/counter0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.440 r  blinking_i/led_blinking_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.440    blinking_i/led_blinking_0/U0/counter0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.538 r  blinking_i/led_blinking_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.538    blinking_i/led_blinking_0/U0/counter0_carry__1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.798 r  blinking_i/led_blinking_0/U0/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.657     2.455    blinking_i/led_blinking_0/U0/data0[16]
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.257     2.712 r  blinking_i/led_blinking_0/U0/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.712    blinking_i/led_blinking_0/U0/counter_0[16]
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.328    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     4.266 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     5.624    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.701 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.330     7.031    blinking_i/led_blinking_0/U0/clk
    SLICE_X1Y46          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[16]/C
                         clock pessimism              0.417     7.448    
                         clock uncertainty           -0.116     7.332    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.032     7.364    blinking_i/led_blinking_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 blinking_i/led_blinking_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/led_blinking_0/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@8.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.603ns (50.337%)  route 1.582ns (49.663%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 7.031 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.470 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.045    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.964 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439    -0.525    blinking_i/led_blinking_0/U0/clk
    SLICE_X2Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.398    -0.127 r  blinking_i/led_blinking_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.798     0.670    blinking_i/led_blinking_0/U0/counter[1]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     1.342 r  blinking_i/led_blinking_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.342    blinking_i/led_blinking_0/U0/counter0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.602 r  blinking_i/led_blinking_0/U0/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.784     2.386    blinking_i/led_blinking_0/U0/data0[8]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.273     2.659 r  blinking_i/led_blinking_0/U0/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.659    blinking_i/led_blinking_0/U0/counter_0[8]
    SLICE_X1Y42          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.328    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     4.266 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     5.624    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.701 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.330     7.031    blinking_i/led_blinking_0/U0/clk
    SLICE_X1Y42          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[8]/C
                         clock pessimism              0.417     7.448    
                         clock uncertainty           -0.116     7.332    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)        0.069     7.401    blinking_i/led_blinking_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 blinking_i/led_blinking_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/led_blinking_0/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@8.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 1.683ns (53.541%)  route 1.460ns (46.459%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 7.031 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.470 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.045    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.964 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439    -0.525    blinking_i/led_blinking_0/U0/clk
    SLICE_X2Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.398    -0.127 r  blinking_i/led_blinking_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.798     0.670    blinking_i/led_blinking_0/U0/counter[1]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     1.342 r  blinking_i/led_blinking_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.342    blinking_i/led_blinking_0/U0/counter0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.440 r  blinking_i/led_blinking_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.440    blinking_i/led_blinking_0/U0/counter0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.705 r  blinking_i/led_blinking_0/U0/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.663     2.368    blinking_i/led_blinking_0/U0/data0[10]
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.250     2.618 r  blinking_i/led_blinking_0/U0/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.618    blinking_i/led_blinking_0/U0/counter_0[10]
    SLICE_X1Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.328    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     4.266 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     5.624    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.701 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.330     7.031    blinking_i/led_blinking_0/U0/clk
    SLICE_X1Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[10]/C
                         clock pessimism              0.417     7.448    
                         clock uncertainty           -0.116     7.332    
    SLICE_X1Y43          FDRE (Setup_fdre_C_D)        0.030     7.362    blinking_i/led_blinking_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.362    
                         arrival time                          -2.618    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 blinking_i/led_blinking_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/led_blinking_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@8.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 1.685ns (53.725%)  route 1.451ns (46.275%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.969ns = ( 7.031 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.470 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.045    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.964 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.439    -0.525    blinking_i/led_blinking_0/U0/clk
    SLICE_X2Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.398    -0.127 r  blinking_i/led_blinking_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.798     0.670    blinking_i/led_blinking_0/U0/counter[1]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     1.342 r  blinking_i/led_blinking_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.342    blinking_i/led_blinking_0/U0/counter0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.440 r  blinking_i/led_blinking_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.440    blinking_i/led_blinking_0/U0/counter0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.700 r  blinking_i/led_blinking_0/U0/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.654     2.354    blinking_i/led_blinking_0/U0/data0[12]
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.257     2.611 r  blinking_i/led_blinking_0/U0/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.611    blinking_i/led_blinking_0/U0/counter_0[12]
    SLICE_X1Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.328    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     4.266 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     5.624    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.701 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.330     7.031    blinking_i/led_blinking_0/U0/clk
    SLICE_X1Y43          FDRE                                         r  blinking_i/led_blinking_0/U0/counter_reg[12]/C
                         clock pessimism              0.417     7.448    
                         clock uncertainty           -0.116     7.332    
    SLICE_X1Y43          FDRE (Setup_fdre_C_D)        0.032     7.364    blinking_i/led_blinking_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.364    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                  4.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@0.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.696 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.207    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.594    -0.587    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X3Y41          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.391    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X3Y41          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.251 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.865    -0.824    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X3Y41          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.587    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.075    -0.512    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@0.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.696 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.207    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.392    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X5Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.251 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.825    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.588    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.075    -0.513    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@0.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.226%)  route 0.124ns (46.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.696 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.207    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.124    -0.323    blinking_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X3Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.251 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.823    blinking_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.075    -0.474    blinking_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 blinking_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@0.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.838%)  route 0.065ns (22.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.696 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.207    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.595    -0.586    blinking_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.394    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X3Y46          LUT5 (Prop_lut5_I2_O)        0.099    -0.295 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.295    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X3Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.251 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.823    blinking_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.236    -0.586    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.091    -0.495    blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 blinking_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@0.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.838%)  route 0.065ns (22.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.696 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.207    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.595    -0.586    blinking_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y45          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.394    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_2_in3_in
    SLICE_X3Y45          LUT5 (Prop_lut5_I2_O)        0.099    -0.295 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.295    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X3Y45          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.251 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.823    blinking_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y45          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.236    -0.586    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.091    -0.495    blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 blinking_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@0.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.996%)  route 0.165ns (47.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.696 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.207    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    blinking_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X4Y45          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  blinking_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=4, routed)           0.165    -0.282    blinking_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X3Y45          LUT4 (Prop_lut4_I2_O)        0.045    -0.237 r  blinking_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    blinking_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.251 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.823    blinking_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X3Y45          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.092    -0.457    blinking_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@0.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.686%)  route 0.148ns (44.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.696 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.207    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.595    -0.586    blinking_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y45          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.148    -0.297    blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.252    blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X3Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.251 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.823    blinking_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.252    -0.570    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.092    -0.478    blinking_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@0.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.696 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.207    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.594    -0.587    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X3Y41          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.116    -0.343    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d2
    SLICE_X3Y41          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.251 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.865    -0.824    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X3Y41          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.236    -0.587    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.017    -0.570    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@0.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.696 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.207    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.116    -0.344    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X5Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.251 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.825    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y46          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.236    -0.588    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.017    -0.571    blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 blinking_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blinking_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blinking_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_blinking_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blinking_clk_wiz_0_0 rise@0.000ns - clk_out1_blinking_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.917%)  route 0.128ns (50.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.696 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.207    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.595    -0.586    blinking_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y45          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.330    blinking_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in4_in
    SLICE_X3Y45          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blinking_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    blinking_i/clk_wiz_0/inst/clk_in1
    T14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  blinking_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    blinking_i/clk_wiz_0/inst/clk_in1_blinking_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.251 r  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.717    blinking_i/clk_wiz_0/inst/clk_out1_blinking_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  blinking_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.823    blinking_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y45          FDRE                                         r  blinking_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.236    -0.586    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.023    -0.563    blinking_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_blinking_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0    blinking_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y42      blinking_i/led_blinking_0/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y43      blinking_i/led_blinking_0/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y43      blinking_i/led_blinking_0/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y43      blinking_i/led_blinking_0/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y44      blinking_i/led_blinking_0/U0/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y46      blinking_i/led_blinking_0/U0/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y45      blinking_i/led_blinking_0/U0/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y46      blinking_i/led_blinking_0/U0/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y46      blinking_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y46      blinking_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y42      blinking_i/led_blinking_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y43      blinking_i/led_blinking_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y43      blinking_i/led_blinking_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y43      blinking_i/led_blinking_0/U0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y44      blinking_i/led_blinking_0/U0/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y46      blinking_i/led_blinking_0/U0/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y45      blinking_i/led_blinking_0/U0/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y46      blinking_i/led_blinking_0/U0/counter_reg[16]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y46      blinking_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y46      blinking_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y42      blinking_i/led_blinking_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y42      blinking_i/led_blinking_0/U0/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y42      blinking_i/led_blinking_0/U0/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y42      blinking_i/led_blinking_0/U0/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y42      blinking_i/led_blinking_0/U0/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y41      blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y41      blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y41      blinking_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blinking_clk_wiz_0_0
  To Clock:  clkfbout_blinking_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blinking_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y1    blinking_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  blinking_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



