#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jul 18 11:09:20 2021
# Process ID: 2145
# Current directory: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty
# Command line: vivado ebaz4205_top.xpr
# Log file: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/vivado.log
# Journal file: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ebaz4205_top.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.ARCH_ICP {8} CONFIG.ARCH_OCP {8} CONFIG.DNNDK_PRINT {Number of DPU Cores:1;Arch of DPU:B1024;RAM Usage:High;Channel Augmentation:Enabled;DepthWiseConv:Enabled;AveragePool:Enabled;ReLU Type:ReLU + LeakyReLU + ReLU6;Number of SFM cores:0;S-AXI Clock Mode:Independent;dpu_2x Clock Gating:Disabled;DSP48 Maximal Cascade Length:1;DSP48 Usage:High;Ultra-RAM Use per DPU:0;Enable timestamp auto-update:Enabled;Target Version:1.4.1;AXI Protocol:AXI3;S-AXI Data Width:32;M-AXI GP Data Width:32;M-AXI HP Data Width (DPU):64;M-AXI HP Data Width (SFM):128;M-AXI ID Width:2;DSP Slice Count:218;Ultra-RAM Count:0.0;Block-RAM Count:137.5} CONFIG.ARCH {1024} CONFIG.CONV_DSP_NUM {192} CONFIG.DWCV_DSP_NUM {24} CONFIG.BANK_WGT_N {9} CONFIG.BBANK_WGT_N {9} CONFIG.SUM_DSP_NUM {218} CONFIG.SUM_BRAM_N {137.5}] [get_bd_cells DPUCZDX8G_0]
endgroup
save_bd_design
reset_run synth_1
reset_run system_DPUCZDX8G_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.ARCH_PP {4} CONFIG.CONV_LEAKYRELU {0} CONFIG.DWCV_PARALLEL {2} CONFIG.DNNDK_PRINT {Number of DPU Cores:1;Arch of DPU:B512;RAM Usage:High;Channel Augmentation:Enabled;DepthWiseConv:Enabled;AveragePool:Enabled;ReLU Type:ReLU + ReLU6;Number of SFM cores:0;S-AXI Clock Mode:Independent;dpu_2x Clock Gating:Disabled;DSP48 Maximal Cascade Length:1;DSP48 Usage:High;Ultra-RAM Use per DPU:0;Enable timestamp auto-update:Enabled;Target Version:1.4.1;AXI Protocol:AXI3;S-AXI Data Width:32;M-AXI GP Data Width:32;M-AXI HP Data Width (DPU):64;M-AXI HP Data Width (SFM):128;M-AXI ID Width:2;DSP Slice Count:110;Ultra-RAM Count:0.0;Block-RAM Count:89.5} CONFIG.ARCH {512} CONFIG.CONV_DSP_NUM {96} CONFIG.DWCV_DSP_NUM {12} CONFIG.CONV_RELU_ADDON {2} CONFIG.BANK_IMG_N {12} CONFIG.BBANK_IMG_N {12} CONFIG.SUM_DSP_NUM {110} CONFIG.SUM_BRAM_N {89.5}] [get_bd_cells DPUCZDX8G_0]
endgroup
save_bd_design
reset_run synth_1
reset_run system_DPUCZDX8G_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.CONV_DSP_ACCU_ENA {0} CONFIG.DNNDK_PRINT {Number of DPU Cores:1;Arch of DPU:B512;RAM Usage:High;Channel Augmentation:Enabled;DepthWiseConv:Enabled;AveragePool:Enabled;ReLU Type:ReLU + ReLU6;Number of SFM cores:0;S-AXI Clock Mode:Independent;dpu_2x Clock Gating:Disabled;DSP48 Maximal Cascade Length:1;DSP48 Usage:Low;Ultra-RAM Use per DPU:0;Enable timestamp auto-update:Enabled;Target Version:1.4.1;AXI Protocol:AXI3;S-AXI Data Width:32;M-AXI GP Data Width:32;M-AXI HP Data Width (DPU):64;M-AXI HP Data Width (SFM):128;M-AXI ID Width:2;DSP Slice Count:78;Ultra-RAM Count:0.0;Block-RAM Count:89.5} CONFIG.CONV_DSP_NUM {64} CONFIG.SUM_DSP_NUM {78}] [get_bd_cells DPUCZDX8G_0]
endgroup
save_bd_design
reset_run synth_1
reset_run system_DPUCZDX8G_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.ARCH_IMG_BKGRP {2} CONFIG.DNNDK_PRINT {Number of DPU Cores:1;Arch of DPU:B512;RAM Usage:Low;Channel Augmentation:Enabled;DepthWiseConv:Enabled;AveragePool:Enabled;ReLU Type:ReLU + ReLU6;Number of SFM cores:0;S-AXI Clock Mode:Independent;dpu_2x Clock Gating:Disabled;DSP48 Maximal Cascade Length:1;DSP48 Usage:Low;Ultra-RAM Use per DPU:0;Enable timestamp auto-update:Enabled;Target Version:1.4.1;AXI Protocol:AXI3;S-AXI Data Width:32;M-AXI GP Data Width:32;M-AXI HP Data Width (DPU):64;M-AXI HP Data Width (SFM):128;M-AXI ID Width:2;DSP Slice Count:78;Ultra-RAM Count:0.0;Block-RAM Count:73.5} CONFIG.BANK_IMG_N {8} CONFIG.BBANK_IMG_N {8} CONFIG.SUM_BRAM_N {73.5}] [get_bd_cells DPUCZDX8G_0]
endgroup
save_bd_design
reset_run synth_1
reset_run system_DPUCZDX8G_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.LOAD_AUGM {0} CONFIG.POOL_AVERAGE {0} CONFIG.DWCV_RELU6 {0} CONFIG.DWCV_PARALLEL {0} CONFIG.DNNDK_PRINT {Number of DPU Cores:1;Arch of DPU:B512;RAM Usage:Low;Channel Augmentation:Disabled;DepthWiseConv:Disabled;AveragePool:Disabled;ReLU Type:ReLU + ReLU6;Number of SFM cores:0;S-AXI Clock Mode:Independent;dpu_2x Clock Gating:Disabled;DSP48 Maximal Cascade Length:1;DSP48 Usage:Low;Ultra-RAM Use per DPU:0;Enable timestamp auto-update:Enabled;Target Version:1.4.1;AXI Protocol:AXI3;S-AXI Data Width:32;M-AXI GP Data Width:32;M-AXI HP Data Width (DPU):64;M-AXI HP Data Width (SFM):128;M-AXI ID Width:2;DSP Slice Count:66;Ultra-RAM Count:0.0;Block-RAM Count:69.5} CONFIG.DWCV_DSP_NUM {0} CONFIG.DWCV_ENA {0} CONFIG.BANK_WGT_N {8} CONFIG.BBANK_WGT_N {8} CONFIG.SUM_DSP_NUM {66} CONFIG.SUM_BRAM_N {69.5}] [get_bd_cells DPUCZDX8G_0]
endgroup
save_bd_design
reset_run synth_1
reset_run system_DPUCZDX8G_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
open_bd_design {/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ {100} CONFIG.CLKOUT3_USED {false} CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_CLKFBOUT_MULT_F {12} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.PLL_CLKIN_PERIOD {10.000} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {90.074} CONFIG.CLKOUT1_PHASE_ERROR {87.180} CONFIG.CLKOUT2_JITTER {102.086} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {115.831} CONFIG.CLKOUT3_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets proc_sys_reset_2_peripheral_aresetn]
connect_bd_net [get_bd_pins DPUCZDX8G_0/s_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out100]
connect_bd_net [get_bd_pins DPUCZDX8G_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
disconnect_bd_net /processing_system7_0_FCLK_RESET0_N [get_bd_pins proc_sys_reset_2/ext_reset_in]
delete_bd_objs [get_bd_cells proc_sys_reset_2]
connect_bd_net [get_bd_pins clk_wiz_0/resetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
regenerate_bd_layout -routing
validate_bd_design
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {25} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
set_property location {1527 367} [get_bd_ports eth0_clk]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_ports eth0_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins DPUCZDX8G_0/s_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
set_property location {1419 422} [get_bd_ports eth0_clk]
set_property location {1427 392} [get_bd_ports eth0_clk]
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
reset_run synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.S_AXI_CLK_INDEPENDENT {0} CONFIG.DNNDK_PRINT {Number of DPU Cores:1;Arch of DPU:B512;RAM Usage:Low;Channel Augmentation:Disabled;DepthWiseConv:Disabled;AveragePool:Disabled;ReLU Type:ReLU + ReLU6;Number of SFM cores:0;S-AXI Clock Mode:Common with M-AXI Clock;dpu_2x Clock Gating:Disabled;DSP48 Maximal Cascade Length:1;DSP48 Usage:Low;Ultra-RAM Use per DPU:0;Enable timestamp auto-update:Enabled;Target Version:1.4.1;AXI Protocol:AXI3;S-AXI Data Width:32;M-AXI GP Data Width:32;M-AXI HP Data Width (DPU):64;M-AXI HP Data Width (SFM):128;M-AXI ID Width:2;DSP Slice Count:66;Ultra-RAM Count:0.0;Block-RAM Count:69.5}] [get_bd_cells DPUCZDX8G_0]
endgroup
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins clk_wiz_0/clk_out200]
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
reset_run synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_DPUCZDX8G_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.CONV_DSP_ACCU_ENA {1} CONFIG.DNNDK_PRINT {Number of DPU Cores:1;Arch of DPU:B512;RAM Usage:Low;Channel Augmentation:Disabled;DepthWiseConv:Disabled;AveragePool:Disabled;ReLU Type:ReLU + ReLU6;Number of SFM cores:0;S-AXI Clock Mode:Common with M-AXI Clock;dpu_2x Clock Gating:Disabled;DSP48 Maximal Cascade Length:1;DSP48 Usage:High;Ultra-RAM Use per DPU:0;Enable timestamp auto-update:Enabled;Target Version:1.4.1;AXI Protocol:AXI3;S-AXI Data Width:32;M-AXI GP Data Width:32;M-AXI HP Data Width (DPU):64;M-AXI HP Data Width (SFM):128;M-AXI ID Width:2;DSP Slice Count:98;Ultra-RAM Count:0.0;Block-RAM Count:69.5} CONFIG.CONV_DSP_NUM {96} CONFIG.SUM_DSP_NUM {98}] [get_bd_cells DPUCZDX8G_0]
endgroup
regenerate_bd_layout -routing
save_bd_design
reset_run synth_1
reset_run system_DPUCZDX8G_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_utilization -name utilization_1
open_bd_design {/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd}
