
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//sulogin_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004022c8 <.init>:
  4022c8:	stp	x29, x30, [sp, #-16]!
  4022cc:	mov	x29, sp
  4022d0:	bl	402a90 <ferror@plt+0x60>
  4022d4:	ldp	x29, x30, [sp], #16
  4022d8:	ret

Disassembly of section .plt:

00000000004022e0 <memcpy@plt-0x20>:
  4022e0:	stp	x16, x30, [sp, #-16]!
  4022e4:	adrp	x16, 419000 <ferror@plt+0x165d0>
  4022e8:	ldr	x17, [x16, #4088]
  4022ec:	add	x16, x16, #0xff8
  4022f0:	br	x17
  4022f4:	nop
  4022f8:	nop
  4022fc:	nop

0000000000402300 <memcpy@plt>:
  402300:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402304:	ldr	x17, [x16]
  402308:	add	x16, x16, #0x0
  40230c:	br	x17

0000000000402310 <tcflush@plt>:
  402310:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402314:	ldr	x17, [x16, #8]
  402318:	add	x16, x16, #0x8
  40231c:	br	x17

0000000000402320 <_exit@plt>:
  402320:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402324:	ldr	x17, [x16, #16]
  402328:	add	x16, x16, #0x10
  40232c:	br	x17

0000000000402330 <getcwd@plt>:
  402330:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402334:	ldr	x17, [x16, #24]
  402338:	add	x16, x16, #0x18
  40233c:	br	x17

0000000000402340 <strtoul@plt>:
  402340:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402344:	ldr	x17, [x16, #32]
  402348:	add	x16, x16, #0x20
  40234c:	br	x17

0000000000402350 <strlen@plt>:
  402350:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402354:	ldr	x17, [x16, #40]
  402358:	add	x16, x16, #0x28
  40235c:	br	x17

0000000000402360 <getsid@plt>:
  402360:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402364:	ldr	x17, [x16, #48]
  402368:	add	x16, x16, #0x30
  40236c:	br	x17

0000000000402370 <fputs@plt>:
  402370:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402374:	ldr	x17, [x16, #56]
  402378:	add	x16, x16, #0x38
  40237c:	br	x17

0000000000402380 <exit@plt>:
  402380:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402384:	ldr	x17, [x16, #64]
  402388:	add	x16, x16, #0x40
  40238c:	br	x17

0000000000402390 <dup@plt>:
  402390:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402394:	ldr	x17, [x16, #72]
  402398:	add	x16, x16, #0x48
  40239c:	br	x17

00000000004023a0 <tcsetpgrp@plt>:
  4023a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023a4:	ldr	x17, [x16, #80]
  4023a8:	add	x16, x16, #0x50
  4023ac:	br	x17

00000000004023b0 <execl@plt>:
  4023b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023b4:	ldr	x17, [x16, #88]
  4023b8:	add	x16, x16, #0x58
  4023bc:	br	x17

00000000004023c0 <getpgid@plt>:
  4023c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023c4:	ldr	x17, [x16, #96]
  4023c8:	add	x16, x16, #0x60
  4023cc:	br	x17

00000000004023d0 <strtod@plt>:
  4023d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023d4:	ldr	x17, [x16, #104]
  4023d8:	add	x16, x16, #0x68
  4023dc:	br	x17

00000000004023e0 <cfgetospeed@plt>:
  4023e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023e4:	ldr	x17, [x16, #112]
  4023e8:	add	x16, x16, #0x70
  4023ec:	br	x17

00000000004023f0 <geteuid@plt>:
  4023f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023f4:	ldr	x17, [x16, #120]
  4023f8:	add	x16, x16, #0x78
  4023fc:	br	x17

0000000000402400 <ttyname@plt>:
  402400:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402404:	ldr	x17, [x16, #128]
  402408:	add	x16, x16, #0x80
  40240c:	br	x17

0000000000402410 <sigtimedwait@plt>:
  402410:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402414:	ldr	x17, [x16, #136]
  402418:	add	x16, x16, #0x88
  40241c:	br	x17

0000000000402420 <setenv@plt>:
  402420:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402424:	ldr	x17, [x16, #144]
  402428:	add	x16, x16, #0x90
  40242c:	br	x17

0000000000402430 <opendir@plt>:
  402430:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402434:	ldr	x17, [x16, #152]
  402438:	add	x16, x16, #0x98
  40243c:	br	x17

0000000000402440 <__cxa_atexit@plt>:
  402440:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402444:	ldr	x17, [x16, #160]
  402448:	add	x16, x16, #0xa0
  40244c:	br	x17

0000000000402450 <fputc@plt>:
  402450:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402454:	ldr	x17, [x16, #168]
  402458:	add	x16, x16, #0xa8
  40245c:	br	x17

0000000000402460 <kill@plt>:
  402460:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402464:	ldr	x17, [x16, #176]
  402468:	add	x16, x16, #0xb0
  40246c:	br	x17

0000000000402470 <asprintf@plt>:
  402470:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402474:	ldr	x17, [x16, #184]
  402478:	add	x16, x16, #0xb8
  40247c:	br	x17

0000000000402480 <fork@plt>:
  402480:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402484:	ldr	x17, [x16, #192]
  402488:	add	x16, x16, #0xc0
  40248c:	br	x17

0000000000402490 <snprintf@plt>:
  402490:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402494:	ldr	x17, [x16, #200]
  402498:	add	x16, x16, #0xc8
  40249c:	br	x17

00000000004024a0 <cfsetospeed@plt>:
  4024a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024a4:	ldr	x17, [x16, #208]
  4024a8:	add	x16, x16, #0xd0
  4024ac:	br	x17

00000000004024b0 <localeconv@plt>:
  4024b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024b4:	ldr	x17, [x16, #216]
  4024b8:	add	x16, x16, #0xd8
  4024bc:	br	x17

00000000004024c0 <tcgetattr@plt>:
  4024c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024c4:	ldr	x17, [x16, #224]
  4024c8:	add	x16, x16, #0xe0
  4024cc:	br	x17

00000000004024d0 <fileno@plt>:
  4024d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024d4:	ldr	x17, [x16, #232]
  4024d8:	add	x16, x16, #0xe8
  4024dc:	br	x17

00000000004024e0 <fclose@plt>:
  4024e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024e4:	ldr	x17, [x16, #240]
  4024e8:	add	x16, x16, #0xf0
  4024ec:	br	x17

00000000004024f0 <getpid@plt>:
  4024f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024f4:	ldr	x17, [x16, #248]
  4024f8:	add	x16, x16, #0xf8
  4024fc:	br	x17

0000000000402500 <fopen@plt>:
  402500:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402504:	ldr	x17, [x16, #256]
  402508:	add	x16, x16, #0x100
  40250c:	br	x17

0000000000402510 <malloc@plt>:
  402510:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402514:	ldr	x17, [x16, #264]
  402518:	add	x16, x16, #0x108
  40251c:	br	x17

0000000000402520 <setsockopt@plt>:
  402520:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402524:	ldr	x17, [x16, #272]
  402528:	add	x16, x16, #0x110
  40252c:	br	x17

0000000000402530 <open@plt>:
  402530:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402534:	ldr	x17, [x16, #280]
  402538:	add	x16, x16, #0x118
  40253c:	br	x17

0000000000402540 <poll@plt>:
  402540:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402544:	ldr	x17, [x16, #288]
  402548:	add	x16, x16, #0x120
  40254c:	br	x17

0000000000402550 <__isoc99_fscanf@plt>:
  402550:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402554:	ldr	x17, [x16, #296]
  402558:	add	x16, x16, #0x128
  40255c:	br	x17

0000000000402560 <getppid@plt>:
  402560:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402564:	ldr	x17, [x16, #304]
  402568:	add	x16, x16, #0x130
  40256c:	br	x17

0000000000402570 <__strtol_internal@plt>:
  402570:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402574:	ldr	x17, [x16, #312]
  402578:	add	x16, x16, #0x138
  40257c:	br	x17

0000000000402580 <sigemptyset@plt>:
  402580:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402584:	ldr	x17, [x16, #320]
  402588:	add	x16, x16, #0x140
  40258c:	br	x17

0000000000402590 <strncmp@plt>:
  402590:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402594:	ldr	x17, [x16, #328]
  402598:	add	x16, x16, #0x148
  40259c:	br	x17

00000000004025a0 <bindtextdomain@plt>:
  4025a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025a4:	ldr	x17, [x16, #336]
  4025a8:	add	x16, x16, #0x150
  4025ac:	br	x17

00000000004025b0 <__libc_start_main@plt>:
  4025b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025b4:	ldr	x17, [x16, #344]
  4025b8:	add	x16, x16, #0x158
  4025bc:	br	x17

00000000004025c0 <fgetc@plt>:
  4025c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025c4:	ldr	x17, [x16, #352]
  4025c8:	add	x16, x16, #0x160
  4025cc:	br	x17

00000000004025d0 <fdopen@plt>:
  4025d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025d4:	ldr	x17, [x16, #360]
  4025d8:	add	x16, x16, #0x168
  4025dc:	br	x17

00000000004025e0 <getpwnam@plt>:
  4025e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025e4:	ldr	x17, [x16, #368]
  4025e8:	add	x16, x16, #0x170
  4025ec:	br	x17

00000000004025f0 <sleep@plt>:
  4025f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025f4:	ldr	x17, [x16, #376]
  4025f8:	add	x16, x16, #0x178
  4025fc:	br	x17

0000000000402600 <posix_memalign@plt>:
  402600:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402604:	ldr	x17, [x16, #384]
  402608:	add	x16, x16, #0x180
  40260c:	br	x17

0000000000402610 <__strtoul_internal@plt>:
  402610:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402614:	ldr	x17, [x16, #392]
  402618:	add	x16, x16, #0x188
  40261c:	br	x17

0000000000402620 <getspnam@plt>:
  402620:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402624:	ldr	x17, [x16, #400]
  402628:	add	x16, x16, #0x190
  40262c:	br	x17

0000000000402630 <waitid@plt>:
  402630:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402634:	ldr	x17, [x16, #408]
  402638:	add	x16, x16, #0x198
  40263c:	br	x17

0000000000402640 <readdir@plt>:
  402640:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402644:	ldr	x17, [x16, #416]
  402648:	add	x16, x16, #0x1a0
  40264c:	br	x17

0000000000402650 <strdup@plt>:
  402650:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402654:	ldr	x17, [x16, #424]
  402658:	add	x16, x16, #0x1a8
  40265c:	br	x17

0000000000402660 <closedir@plt>:
  402660:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402664:	ldr	x17, [x16, #432]
  402668:	add	x16, x16, #0x1b0
  40266c:	br	x17

0000000000402670 <close@plt>:
  402670:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402674:	ldr	x17, [x16, #440]
  402678:	add	x16, x16, #0x1b8
  40267c:	br	x17

0000000000402680 <sigaction@plt>:
  402680:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402684:	ldr	x17, [x16, #448]
  402688:	add	x16, x16, #0x1c0
  40268c:	br	x17

0000000000402690 <strrchr@plt>:
  402690:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402694:	ldr	x17, [x16, #456]
  402698:	add	x16, x16, #0x1c8
  40269c:	br	x17

00000000004026a0 <tcgetpgrp@plt>:
  4026a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026a4:	ldr	x17, [x16, #464]
  4026a8:	add	x16, x16, #0x1d0
  4026ac:	br	x17

00000000004026b0 <__gmon_start__@plt>:
  4026b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026b4:	ldr	x17, [x16, #472]
  4026b8:	add	x16, x16, #0x1d8
  4026bc:	br	x17

00000000004026c0 <write@plt>:
  4026c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026c4:	ldr	x17, [x16, #480]
  4026c8:	add	x16, x16, #0x1e0
  4026cc:	br	x17

00000000004026d0 <abort@plt>:
  4026d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026d4:	ldr	x17, [x16, #488]
  4026d8:	add	x16, x16, #0x1e8
  4026dc:	br	x17

00000000004026e0 <puts@plt>:
  4026e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026e4:	ldr	x17, [x16, #496]
  4026e8:	add	x16, x16, #0x1f0
  4026ec:	br	x17

00000000004026f0 <textdomain@plt>:
  4026f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026f4:	ldr	x17, [x16, #504]
  4026f8:	add	x16, x16, #0x1f8
  4026fc:	br	x17

0000000000402700 <strsep@plt>:
  402700:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402704:	ldr	x17, [x16, #512]
  402708:	add	x16, x16, #0x200
  40270c:	br	x17

0000000000402710 <getopt_long@plt>:
  402710:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402714:	ldr	x17, [x16, #520]
  402718:	add	x16, x16, #0x208
  40271c:	br	x17

0000000000402720 <strcmp@plt>:
  402720:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402724:	ldr	x17, [x16, #528]
  402728:	add	x16, x16, #0x210
  40272c:	br	x17

0000000000402730 <warn@plt>:
  402730:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402734:	ldr	x17, [x16, #536]
  402738:	add	x16, x16, #0x218
  40273c:	br	x17

0000000000402740 <__ctype_b_loc@plt>:
  402740:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402744:	ldr	x17, [x16, #544]
  402748:	add	x16, x16, #0x220
  40274c:	br	x17

0000000000402750 <rewinddir@plt>:
  402750:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402754:	ldr	x17, [x16, #552]
  402758:	add	x16, x16, #0x228
  40275c:	br	x17

0000000000402760 <strtol@plt>:
  402760:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402764:	ldr	x17, [x16, #560]
  402768:	add	x16, x16, #0x230
  40276c:	br	x17

0000000000402770 <setpgid@plt>:
  402770:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402774:	ldr	x17, [x16, #568]
  402778:	add	x16, x16, #0x238
  40277c:	br	x17

0000000000402780 <chdir@plt>:
  402780:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402784:	ldr	x17, [x16, #576]
  402788:	add	x16, x16, #0x240
  40278c:	br	x17

0000000000402790 <free@plt>:
  402790:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402794:	ldr	x17, [x16, #584]
  402798:	add	x16, x16, #0x248
  40279c:	br	x17

00000000004027a0 <nanosleep@plt>:
  4027a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027a4:	ldr	x17, [x16, #592]
  4027a8:	add	x16, x16, #0x250
  4027ac:	br	x17

00000000004027b0 <vasprintf@plt>:
  4027b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027b4:	ldr	x17, [x16, #600]
  4027b8:	add	x16, x16, #0x258
  4027bc:	br	x17

00000000004027c0 <connect@plt>:
  4027c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027c4:	ldr	x17, [x16, #608]
  4027c8:	add	x16, x16, #0x260
  4027cc:	br	x17

00000000004027d0 <strndup@plt>:
  4027d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027d4:	ldr	x17, [x16, #616]
  4027d8:	add	x16, x16, #0x268
  4027dc:	br	x17

00000000004027e0 <strspn@plt>:
  4027e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027e4:	ldr	x17, [x16, #624]
  4027e8:	add	x16, x16, #0x270
  4027ec:	br	x17

00000000004027f0 <strchr@plt>:
  4027f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027f4:	ldr	x17, [x16, #632]
  4027f8:	add	x16, x16, #0x278
  4027fc:	br	x17

0000000000402800 <fwrite@plt>:
  402800:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402804:	ldr	x17, [x16, #640]
  402808:	add	x16, x16, #0x280
  40280c:	br	x17

0000000000402810 <fcntl@plt>:
  402810:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402814:	ldr	x17, [x16, #648]
  402818:	add	x16, x16, #0x288
  40281c:	br	x17

0000000000402820 <socket@plt>:
  402820:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402824:	ldr	x17, [x16, #656]
  402828:	add	x16, x16, #0x290
  40282c:	br	x17

0000000000402830 <fflush@plt>:
  402830:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402834:	ldr	x17, [x16, #664]
  402838:	add	x16, x16, #0x298
  40283c:	br	x17

0000000000402840 <strcpy@plt>:
  402840:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402844:	ldr	x17, [x16, #672]
  402848:	add	x16, x16, #0x2a0
  40284c:	br	x17

0000000000402850 <dirfd@plt>:
  402850:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402854:	ldr	x17, [x16, #680]
  402858:	add	x16, x16, #0x2a8
  40285c:	br	x17

0000000000402860 <crypt@plt>:
  402860:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402864:	ldr	x17, [x16, #688]
  402868:	add	x16, x16, #0x2b0
  40286c:	br	x17

0000000000402870 <warnx@plt>:
  402870:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402874:	ldr	x17, [x16, #696]
  402878:	add	x16, x16, #0x2b8
  40287c:	br	x17

0000000000402880 <read@plt>:
  402880:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402884:	ldr	x17, [x16, #704]
  402888:	add	x16, x16, #0x2c0
  40288c:	br	x17

0000000000402890 <tcsetattr@plt>:
  402890:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402894:	ldr	x17, [x16, #712]
  402898:	add	x16, x16, #0x2c8
  40289c:	br	x17

00000000004028a0 <isatty@plt>:
  4028a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028a4:	ldr	x17, [x16, #720]
  4028a8:	add	x16, x16, #0x2d0
  4028ac:	br	x17

00000000004028b0 <cfgetispeed@plt>:
  4028b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028b4:	ldr	x17, [x16, #728]
  4028b8:	add	x16, x16, #0x2d8
  4028bc:	br	x17

00000000004028c0 <__fxstat@plt>:
  4028c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028c4:	ldr	x17, [x16, #736]
  4028c8:	add	x16, x16, #0x2e0
  4028cc:	br	x17

00000000004028d0 <setsid@plt>:
  4028d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028d4:	ldr	x17, [x16, #744]
  4028d8:	add	x16, x16, #0x2e8
  4028dc:	br	x17

00000000004028e0 <dcgettext@plt>:
  4028e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028e4:	ldr	x17, [x16, #752]
  4028e8:	add	x16, x16, #0x2f0
  4028ec:	br	x17

00000000004028f0 <realpath@plt>:
  4028f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028f4:	ldr	x17, [x16, #760]
  4028f8:	add	x16, x16, #0x2f8
  4028fc:	br	x17

0000000000402900 <__isoc99_sscanf@plt>:
  402900:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402904:	ldr	x17, [x16, #768]
  402908:	add	x16, x16, #0x300
  40290c:	br	x17

0000000000402910 <cfsetispeed@plt>:
  402910:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402914:	ldr	x17, [x16, #776]
  402918:	add	x16, x16, #0x308
  40291c:	br	x17

0000000000402920 <dup2@plt>:
  402920:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402924:	ldr	x17, [x16, #784]
  402928:	add	x16, x16, #0x310
  40292c:	br	x17

0000000000402930 <strncpy@plt>:
  402930:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402934:	ldr	x17, [x16, #792]
  402938:	add	x16, x16, #0x318
  40293c:	br	x17

0000000000402940 <errx@plt>:
  402940:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402944:	ldr	x17, [x16, #800]
  402948:	add	x16, x16, #0x320
  40294c:	br	x17

0000000000402950 <sigaddset@plt>:
  402950:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402954:	ldr	x17, [x16, #808]
  402958:	add	x16, x16, #0x328
  40295c:	br	x17

0000000000402960 <strcspn@plt>:
  402960:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402964:	ldr	x17, [x16, #816]
  402968:	add	x16, x16, #0x330
  40296c:	br	x17

0000000000402970 <vfprintf@plt>:
  402970:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402974:	ldr	x17, [x16, #824]
  402978:	add	x16, x16, #0x338
  40297c:	br	x17

0000000000402980 <printf@plt>:
  402980:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402984:	ldr	x17, [x16, #832]
  402988:	add	x16, x16, #0x340
  40298c:	br	x17

0000000000402990 <__errno_location@plt>:
  402990:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402994:	ldr	x17, [x16, #840]
  402998:	add	x16, x16, #0x348
  40299c:	br	x17

00000000004029a0 <getenv@plt>:
  4029a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029a4:	ldr	x17, [x16, #848]
  4029a8:	add	x16, x16, #0x350
  4029ac:	br	x17

00000000004029b0 <alarm@plt>:
  4029b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029b4:	ldr	x17, [x16, #856]
  4029b8:	add	x16, x16, #0x358
  4029bc:	br	x17

00000000004029c0 <__getdelim@plt>:
  4029c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029c4:	ldr	x17, [x16, #864]
  4029c8:	add	x16, x16, #0x360
  4029cc:	br	x17

00000000004029d0 <fprintf@plt>:
  4029d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029d4:	ldr	x17, [x16, #872]
  4029d8:	add	x16, x16, #0x368
  4029dc:	br	x17

00000000004029e0 <fgets@plt>:
  4029e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029e4:	ldr	x17, [x16, #880]
  4029e8:	add	x16, x16, #0x370
  4029ec:	br	x17

00000000004029f0 <err@plt>:
  4029f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029f4:	ldr	x17, [x16, #888]
  4029f8:	add	x16, x16, #0x378
  4029fc:	br	x17

0000000000402a00 <ioctl@plt>:
  402a00:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a04:	ldr	x17, [x16, #896]
  402a08:	add	x16, x16, #0x380
  402a0c:	br	x17

0000000000402a10 <setlocale@plt>:
  402a10:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a14:	ldr	x17, [x16, #904]
  402a18:	add	x16, x16, #0x388
  402a1c:	br	x17

0000000000402a20 <__fxstatat@plt>:
  402a20:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a24:	ldr	x17, [x16, #912]
  402a28:	add	x16, x16, #0x390
  402a2c:	br	x17

0000000000402a30 <ferror@plt>:
  402a30:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a34:	ldr	x17, [x16, #920]
  402a38:	add	x16, x16, #0x398
  402a3c:	br	x17

Disassembly of section .text:

0000000000402a40 <.text>:
  402a40:	mov	x29, #0x0                   	// #0
  402a44:	mov	x30, #0x0                   	// #0
  402a48:	mov	x5, x0
  402a4c:	ldr	x1, [sp]
  402a50:	add	x2, sp, #0x8
  402a54:	mov	x6, sp
  402a58:	movz	x0, #0x0, lsl #48
  402a5c:	movk	x0, #0x0, lsl #32
  402a60:	movk	x0, #0x40, lsl #16
  402a64:	movk	x0, #0x37b4
  402a68:	movz	x3, #0x0, lsl #48
  402a6c:	movk	x3, #0x0, lsl #32
  402a70:	movk	x3, #0x40, lsl #16
  402a74:	movk	x3, #0x7b08
  402a78:	movz	x4, #0x0, lsl #48
  402a7c:	movk	x4, #0x0, lsl #32
  402a80:	movk	x4, #0x40, lsl #16
  402a84:	movk	x4, #0x7b88
  402a88:	bl	4025b0 <__libc_start_main@plt>
  402a8c:	bl	4026d0 <abort@plt>
  402a90:	adrp	x0, 419000 <ferror@plt+0x165d0>
  402a94:	ldr	x0, [x0, #4064]
  402a98:	cbz	x0, 402aa0 <ferror@plt+0x70>
  402a9c:	b	4026b0 <__gmon_start__@plt>
  402aa0:	ret
  402aa4:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  402aa8:	add	x0, x0, #0x3b8
  402aac:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  402ab0:	add	x1, x1, #0x3b8
  402ab4:	cmp	x0, x1
  402ab8:	b.eq	402aec <ferror@plt+0xbc>  // b.none
  402abc:	stp	x29, x30, [sp, #-32]!
  402ac0:	mov	x29, sp
  402ac4:	adrp	x0, 407000 <ferror@plt+0x45d0>
  402ac8:	ldr	x0, [x0, #3000]
  402acc:	str	x0, [sp, #24]
  402ad0:	mov	x1, x0
  402ad4:	cbz	x1, 402ae4 <ferror@plt+0xb4>
  402ad8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  402adc:	add	x0, x0, #0x3b8
  402ae0:	blr	x1
  402ae4:	ldp	x29, x30, [sp], #32
  402ae8:	ret
  402aec:	ret
  402af0:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  402af4:	add	x0, x0, #0x3b8
  402af8:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  402afc:	add	x1, x1, #0x3b8
  402b00:	sub	x0, x0, x1
  402b04:	lsr	x1, x0, #63
  402b08:	add	x0, x1, x0, asr #3
  402b0c:	cmp	xzr, x0, asr #1
  402b10:	b.eq	402b48 <ferror@plt+0x118>  // b.none
  402b14:	stp	x29, x30, [sp, #-32]!
  402b18:	mov	x29, sp
  402b1c:	asr	x1, x0, #1
  402b20:	adrp	x0, 407000 <ferror@plt+0x45d0>
  402b24:	ldr	x0, [x0, #3008]
  402b28:	str	x0, [sp, #24]
  402b2c:	mov	x2, x0
  402b30:	cbz	x2, 402b40 <ferror@plt+0x110>
  402b34:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  402b38:	add	x0, x0, #0x3b8
  402b3c:	blr	x2
  402b40:	ldp	x29, x30, [sp], #32
  402b44:	ret
  402b48:	ret
  402b4c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  402b50:	ldrb	w0, [x0, #992]
  402b54:	cbnz	w0, 402b78 <ferror@plt+0x148>
  402b58:	stp	x29, x30, [sp, #-16]!
  402b5c:	mov	x29, sp
  402b60:	bl	402aa4 <ferror@plt+0x74>
  402b64:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  402b68:	mov	w1, #0x1                   	// #1
  402b6c:	strb	w1, [x0, #992]
  402b70:	ldp	x29, x30, [sp], #16
  402b74:	ret
  402b78:	ret
  402b7c:	stp	x29, x30, [sp, #-16]!
  402b80:	mov	x29, sp
  402b84:	bl	402af0 <ferror@plt+0xc0>
  402b88:	ldp	x29, x30, [sp], #16
  402b8c:	ret
  402b90:	cbz	x0, 402bac <ferror@plt+0x17c>
  402b94:	ldrsb	w0, [x0]
  402b98:	cmp	w0, #0x2a
  402b9c:	mov	w1, #0x21                  	// #33
  402ba0:	ccmp	w0, w1, #0x4, ne  // ne = any
  402ba4:	cset	w0, eq  // eq = none
  402ba8:	ret
  402bac:	mov	w0, #0x0                   	// #0
  402bb0:	b	402ba8 <ferror@plt+0x178>
  402bb4:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  402bb8:	ldr	w0, [x1, #1000]
  402bbc:	add	w0, w0, #0x1
  402bc0:	str	w0, [x1, #1000]
  402bc4:	ret
  402bc8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  402bcc:	add	x0, x0, #0x3e8
  402bd0:	ldr	w1, [x0, #4]
  402bd4:	add	w1, w1, #0x1
  402bd8:	str	w1, [x0, #4]
  402bdc:	ret
  402be0:	stp	x29, x30, [sp, #-48]!
  402be4:	mov	x29, sp
  402be8:	stp	x19, x20, [sp, #16]
  402bec:	ldrsb	w19, [x0]
  402bf0:	cbz	w19, 402d38 <ferror@plt+0x308>
  402bf4:	mov	x20, x0
  402bf8:	cmp	w19, #0x24
  402bfc:	b.eq	402c40 <ferror@plt+0x210>  // b.none
  402c00:	bl	402350 <strlen@plt>
  402c04:	cmp	x0, #0xd
  402c08:	b.ne	402d48 <ferror@plt+0x318>  // b.any
  402c0c:	and	w19, w19, #0xff
  402c10:	and	w1, w19, #0xffffffdf
  402c14:	sub	w1, w1, #0x41
  402c18:	and	w1, w1, #0xff
  402c1c:	sub	w19, w19, #0x2e
  402c20:	and	w19, w19, #0xff
  402c24:	cmp	w1, #0x19
  402c28:	ccmp	w19, #0xb, #0x0, hi  // hi = pmore
  402c2c:	b.hi	402d70 <ferror@plt+0x340>  // b.pmore
  402c30:	ldrsb	w19, [x20, #1]!
  402c34:	cbnz	w19, 402c0c <ferror@plt+0x1dc>
  402c38:	mov	w0, #0x1                   	// #1
  402c3c:	b	402d3c <ferror@plt+0x30c>
  402c40:	add	x1, x0, #0x1
  402c44:	ldrsb	w0, [x0, #1]
  402c48:	cmp	w0, #0x24
  402c4c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402c50:	b.eq	402c64 <ferror@plt+0x234>  // b.none
  402c54:	ldrsb	w0, [x1, #1]!
  402c58:	cmp	w0, #0x24
  402c5c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402c60:	b.ne	402c54 <ferror@plt+0x224>  // b.any
  402c64:	cmp	w0, #0x24
  402c68:	b.ne	402d50 <ferror@plt+0x320>  // b.any
  402c6c:	add	x19, x1, #0x1
  402c70:	sub	x2, x19, x20
  402c74:	sub	x0, x2, #0x3
  402c78:	cmp	x0, #0x1
  402c7c:	b.ls	402c88 <ferror@plt+0x258>  // b.plast
  402c80:	mov	w0, #0x0                   	// #0
  402c84:	b	402d3c <ferror@plt+0x30c>
  402c88:	str	wzr, [sp, #40]
  402c8c:	strb	wzr, [sp, #44]
  402c90:	mov	x1, x20
  402c94:	add	x0, sp, #0x28
  402c98:	bl	402930 <strncpy@plt>
  402c9c:	b	402ca4 <ferror@plt+0x274>
  402ca0:	add	x19, x19, #0x1
  402ca4:	ldrsb	w0, [x19]
  402ca8:	cmp	w0, #0x24
  402cac:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402cb0:	b.ne	402ca0 <ferror@plt+0x270>  // b.any
  402cb4:	cmp	w0, #0x24
  402cb8:	b.ne	402d58 <ferror@plt+0x328>  // b.any
  402cbc:	add	x0, x19, #0x1
  402cc0:	sub	x20, x0, x20
  402cc4:	cmp	x20, #0x10
  402cc8:	b.gt	402d60 <ferror@plt+0x330>
  402ccc:	bl	402350 <strlen@plt>
  402cd0:	mov	x19, x0
  402cd4:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402cd8:	add	x1, x1, #0xbc8
  402cdc:	add	x0, sp, #0x28
  402ce0:	bl	402720 <strcmp@plt>
  402ce4:	cbnz	w0, 402cf4 <ferror@plt+0x2c4>
  402ce8:	sub	x1, x19, #0x16
  402cec:	cmp	x1, #0x2
  402cf0:	b.hi	402d3c <ferror@plt+0x30c>  // b.pmore
  402cf4:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402cf8:	add	x1, x1, #0xbd0
  402cfc:	add	x0, sp, #0x28
  402d00:	bl	402720 <strcmp@plt>
  402d04:	cbnz	w0, 402d14 <ferror@plt+0x2e4>
  402d08:	sub	x1, x19, #0x2a
  402d0c:	cmp	x1, #0x2
  402d10:	b.hi	402d3c <ferror@plt+0x30c>  // b.pmore
  402d14:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402d18:	add	x1, x1, #0xbd8
  402d1c:	add	x0, sp, #0x28
  402d20:	bl	402720 <strcmp@plt>
  402d24:	cbnz	w0, 402d68 <ferror@plt+0x338>
  402d28:	sub	x19, x19, #0x55
  402d2c:	cmp	x19, #0x2
  402d30:	cset	w0, ls  // ls = plast
  402d34:	b	402d3c <ferror@plt+0x30c>
  402d38:	mov	w0, #0x1                   	// #1
  402d3c:	ldp	x19, x20, [sp, #16]
  402d40:	ldp	x29, x30, [sp], #48
  402d44:	ret
  402d48:	mov	w0, #0x0                   	// #0
  402d4c:	b	402d3c <ferror@plt+0x30c>
  402d50:	mov	w0, #0x0                   	// #0
  402d54:	b	402d3c <ferror@plt+0x30c>
  402d58:	mov	w0, #0x0                   	// #0
  402d5c:	b	402d3c <ferror@plt+0x30c>
  402d60:	mov	w0, #0x0                   	// #0
  402d64:	b	402d3c <ferror@plt+0x30c>
  402d68:	mov	w0, #0x1                   	// #1
  402d6c:	b	402d3c <ferror@plt+0x30c>
  402d70:	mov	w0, #0x0                   	// #0
  402d74:	b	402d3c <ferror@plt+0x30c>
  402d78:	stp	x29, x30, [sp, #-144]!
  402d7c:	mov	x29, sp
  402d80:	stp	x19, x20, [sp, #16]
  402d84:	stp	x21, x22, [sp, #32]
  402d88:	stp	x23, x24, [sp, #48]
  402d8c:	mov	x23, x0
  402d90:	str	wzr, [sp, #140]
  402d94:	add	x24, x0, #0x44
  402d98:	ldr	w20, [x0, #36]
  402d9c:	mov	w0, #0x50                  	// #80
  402da0:	bl	4077f8 <ferror@plt+0x4dc8>
  402da4:	cbnz	w0, 402f30 <ferror@plt+0x500>
  402da8:	stp	xzr, xzr, [sp, #80]
  402dac:	stp	xzr, xzr, [sp, #96]
  402db0:	stp	xzr, xzr, [sp, #112]
  402db4:	str	xzr, [sp, #128]
  402db8:	str	wzr, [sp, #136]
  402dbc:	add	x2, sp, #0x50
  402dc0:	mov	x1, #0x5457                	// #21591
  402dc4:	mov	w0, w20
  402dc8:	bl	402a00 <ioctl@plt>
  402dcc:	bl	402990 <__errno_location@plt>
  402dd0:	mov	x19, x0
  402dd4:	str	wzr, [x0]
  402dd8:	mov	x1, x24
  402ddc:	mov	w0, w20
  402de0:	bl	4024c0 <tcgetattr@plt>
  402de4:	tbnz	w0, #31, 402fa0 <ferror@plt+0x570>
  402de8:	add	x2, sp, #0x8c
  402dec:	mov	x1, #0x4b44                	// #19268
  402df0:	mov	w0, w20
  402df4:	bl	402a00 <ioctl@plt>
  402df8:	tbnz	w0, #31, 402fc8 <ferror@plt+0x598>
  402dfc:	ldr	w0, [sp, #140]
  402e00:	cmp	w0, #0x3
  402e04:	b.eq	4030ac <ferror@plt+0x67c>  // b.none
  402e08:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402e0c:	add	x1, x1, #0xbf8
  402e10:	mov	w0, #0x0                   	// #0
  402e14:	bl	402a10 <setlocale@plt>
  402e18:	ldr	w1, [x23, #68]
  402e1c:	ldr	w3, [x23, #72]
  402e20:	ldr	w2, [x23, #80]
  402e24:	ldr	w4, [x23, #76]
  402e28:	and	w4, w4, #0xfffffcff
  402e2c:	mov	w5, #0x4bf                 	// #1215
  402e30:	orr	w4, w4, w5
  402e34:	str	w4, [x23, #76]
  402e38:	mov	w4, #0xffff0005            	// #-65531
  402e3c:	and	w3, w3, w4
  402e40:	mov	w4, #0x5                   	// #5
  402e44:	orr	w3, w3, w4
  402e48:	str	w3, [x23, #72]
  402e4c:	mov	w3, #0xffffea30            	// #-5584
  402e50:	and	w2, w2, w3
  402e54:	mov	w3, #0x8a3b                	// #35387
  402e58:	orr	w2, w2, w3
  402e5c:	str	w2, [x23, #80]
  402e60:	mov	w0, #0xffffa51e            	// #-23266
  402e64:	and	w1, w1, w0
  402e68:	mov	w0, #0x2502                	// #9474
  402e6c:	orr	w1, w1, w0
  402e70:	add	x0, x23, #0x44
  402e74:	str	w1, [x23, #68]
  402e78:	strb	wzr, [x0, #22]
  402e7c:	mov	w1, #0x1                   	// #1
  402e80:	strb	w1, [x0, #23]
  402e84:	mov	w1, #0x3                   	// #3
  402e88:	strb	w1, [x0, #17]
  402e8c:	mov	w1, #0x1c                  	// #28
  402e90:	strb	w1, [x0, #18]
  402e94:	mov	w1, #0x7f                  	// #127
  402e98:	strb	w1, [x0, #19]
  402e9c:	mov	w1, #0x15                  	// #21
  402ea0:	strb	w1, [x0, #20]
  402ea4:	mov	w1, #0x4                   	// #4
  402ea8:	strb	w1, [x0, #21]
  402eac:	strb	wzr, [x0, #24]
  402eb0:	mov	w1, #0x11                  	// #17
  402eb4:	strb	w1, [x0, #25]
  402eb8:	mov	w1, #0x13                  	// #19
  402ebc:	strb	w1, [x0, #26]
  402ec0:	mov	w1, #0x1a                  	// #26
  402ec4:	strb	w1, [x0, #27]
  402ec8:	strb	wzr, [x0, #28]
  402ecc:	mov	w1, #0x12                  	// #18
  402ed0:	strb	w1, [x0, #29]
  402ed4:	mov	w1, #0xf                   	// #15
  402ed8:	strb	w1, [x0, #30]
  402edc:	mov	w1, #0x17                  	// #23
  402ee0:	strb	w1, [x0, #31]
  402ee4:	mov	w1, #0x16                  	// #22
  402ee8:	strb	w1, [x0, #32]
  402eec:	strb	wzr, [x0, #33]
  402ef0:	mov	x2, x24
  402ef4:	mov	w1, #0x0                   	// #0
  402ef8:	mov	w0, w20
  402efc:	bl	402890 <tcsetattr@plt>
  402f00:	cbnz	w0, 403118 <ferror@plt+0x6e8>
  402f04:	mov	w2, #0x0                   	// #0
  402f08:	mov	w1, #0x3                   	// #3
  402f0c:	mov	w0, w20
  402f10:	bl	402810 <fcntl@plt>
  402f14:	cmn	w0, #0x1
  402f18:	b.ne	403134 <ferror@plt+0x704>  // b.any
  402f1c:	ldp	x19, x20, [sp, #16]
  402f20:	ldp	x21, x22, [sp, #32]
  402f24:	ldp	x23, x24, [sp, #48]
  402f28:	ldp	x29, x30, [sp], #144
  402f2c:	ret
  402f30:	mov	w0, #0x51                  	// #81
  402f34:	bl	4077f8 <ferror@plt+0x4dc8>
  402f38:	mov	w19, #0x1e                  	// #30
  402f3c:	mov	x21, #0x5456                	// #21590
  402f40:	mov	w22, #0x1                   	// #1
  402f44:	stp	xzr, xzr, [sp, #80]
  402f48:	stp	xzr, xzr, [sp, #96]
  402f4c:	stp	xzr, xzr, [sp, #112]
  402f50:	str	xzr, [sp, #128]
  402f54:	str	wzr, [sp, #136]
  402f58:	add	x2, sp, #0x50
  402f5c:	mov	x1, x21
  402f60:	mov	w0, w20
  402f64:	bl	402a00 <ioctl@plt>
  402f68:	tbnz	w0, #31, 402da8 <ferror@plt+0x378>
  402f6c:	ldr	w1, [sp, #80]
  402f70:	ldr	w0, [sp, #84]
  402f74:	orr	w1, w1, w0
  402f78:	ldr	w2, [sp, #88]
  402f7c:	ldr	w0, [sp, #92]
  402f80:	orr	w2, w2, w0
  402f84:	orr	w1, w1, w2
  402f88:	cbz	w1, 402da8 <ferror@plt+0x378>
  402f8c:	mov	w0, w22
  402f90:	bl	4025f0 <sleep@plt>
  402f94:	subs	w19, w19, #0x1
  402f98:	b.ne	402f44 <ferror@plt+0x514>  // b.any
  402f9c:	b	402da8 <ferror@plt+0x378>
  402fa0:	mov	w2, #0x5                   	// #5
  402fa4:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402fa8:	add	x1, x1, #0xbe0
  402fac:	mov	x0, #0x0                   	// #0
  402fb0:	bl	4028e0 <dcgettext@plt>
  402fb4:	bl	402730 <warn@plt>
  402fb8:	ldr	w0, [x23, #32]
  402fbc:	orr	w0, w0, #0x2
  402fc0:	str	w0, [x23, #32]
  402fc4:	b	402f1c <ferror@plt+0x4ec>
  402fc8:	str	wzr, [x19]
  402fcc:	ldr	w0, [x23, #32]
  402fd0:	orr	w0, w0, #0x1
  402fd4:	str	w0, [x23, #32]
  402fd8:	mov	w1, #0x2                   	// #2
  402fdc:	mov	w0, w20
  402fe0:	bl	402310 <tcflush@plt>
  402fe4:	mov	x0, x24
  402fe8:	bl	4028b0 <cfgetispeed@plt>
  402fec:	mov	w22, w0
  402ff0:	mov	x0, x24
  402ff4:	bl	4023e0 <cfgetospeed@plt>
  402ff8:	mov	w21, w0
  402ffc:	cmp	w22, #0x0
  403000:	mov	w0, #0xd                   	// #13
  403004:	csel	w22, w22, w0, ne  // ne = any
  403008:	cmp	w21, #0x0
  40300c:	csel	w21, w21, w0, ne  // ne = any
  403010:	ldr	w0, [x23, #76]
  403014:	and	w0, w0, #0x800
  403018:	mov	w1, #0x4b0                 	// #1200
  40301c:	orr	w0, w0, w1
  403020:	str	w0, [x23, #76]
  403024:	str	wzr, [x23, #68]
  403028:	str	wzr, [x23, #80]
  40302c:	ldr	w0, [x23, #72]
  403030:	mov	w1, #0x5                   	// #5
  403034:	and	w0, w0, w1
  403038:	str	w0, [x23, #72]
  40303c:	mov	w1, w22
  403040:	mov	x0, x24
  403044:	bl	402910 <cfsetispeed@plt>
  403048:	mov	w1, w21
  40304c:	mov	x0, x24
  403050:	bl	4024a0 <cfsetospeed@plt>
  403054:	strb	wzr, [x23, #84]
  403058:	strb	wzr, [x23, #90]
  40305c:	mov	w0, #0x1                   	// #1
  403060:	strb	w0, [x23, #91]
  403064:	add	x2, sp, #0x48
  403068:	mov	x1, #0x5413                	// #21523
  40306c:	mov	w0, w20
  403070:	bl	402a00 <ioctl@plt>
  403074:	cbnz	w0, 403150 <ferror@plt+0x720>
  403078:	ldrh	w0, [sp, #72]
  40307c:	cbnz	w0, 403148 <ferror@plt+0x718>
  403080:	mov	w0, #0x18                  	// #24
  403084:	strh	w0, [sp, #72]
  403088:	ldrh	w0, [sp, #74]
  40308c:	cbnz	w0, 403098 <ferror@plt+0x668>
  403090:	mov	w0, #0x50                  	// #80
  403094:	strh	w0, [sp, #74]
  403098:	add	x2, sp, #0x48
  40309c:	mov	x1, #0x5414                	// #21524
  4030a0:	mov	w0, w20
  4030a4:	bl	402a00 <ioctl@plt>
  4030a8:	b	403150 <ferror@plt+0x720>
  4030ac:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4030b0:	add	x1, x1, #0xc00
  4030b4:	mov	w0, #0x0                   	// #0
  4030b8:	bl	402a10 <setlocale@plt>
  4030bc:	ldr	w1, [x23, #68]
  4030c0:	ldr	w3, [x23, #72]
  4030c4:	ldr	w2, [x23, #80]
  4030c8:	ldr	w4, [x23, #76]
  4030cc:	and	w4, w4, #0xfffffcff
  4030d0:	mov	w5, #0x4bf                 	// #1215
  4030d4:	orr	w4, w4, w5
  4030d8:	str	w4, [x23, #76]
  4030dc:	mov	w4, #0xffff0005            	// #-65531
  4030e0:	and	w3, w3, w4
  4030e4:	mov	w4, #0x5                   	// #5
  4030e8:	orr	w3, w3, w4
  4030ec:	str	w3, [x23, #72]
  4030f0:	mov	w3, #0xffffea30            	// #-5584
  4030f4:	and	w2, w2, w3
  4030f8:	mov	w3, #0x8a3b                	// #35387
  4030fc:	orr	w2, w2, w3
  403100:	str	w2, [x23, #80]
  403104:	mov	w0, #0xffffe51e            	// #-6882
  403108:	and	w1, w1, w0
  40310c:	mov	w0, #0x6502                	// #25858
  403110:	orr	w1, w1, w0
  403114:	b	402e70 <ferror@plt+0x440>
  403118:	mov	w2, #0x5                   	// #5
  40311c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403120:	add	x1, x1, #0xc08
  403124:	mov	x0, #0x0                   	// #0
  403128:	bl	4028e0 <dcgettext@plt>
  40312c:	bl	402730 <warn@plt>
  403130:	b	402f04 <ferror@plt+0x4d4>
  403134:	and	w2, w0, #0xfffff7ff
  403138:	mov	w1, #0x4                   	// #4
  40313c:	mov	w0, w20
  403140:	bl	402810 <fcntl@plt>
  403144:	b	402f1c <ferror@plt+0x4ec>
  403148:	ldrh	w0, [sp, #74]
  40314c:	cbz	w0, 403090 <ferror@plt+0x660>
  403150:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403154:	add	x1, x1, #0xbf8
  403158:	mov	w0, #0x0                   	// #0
  40315c:	bl	402a10 <setlocale@plt>
  403160:	b	402ef0 <ferror@plt+0x4c0>
  403164:	stp	x29, x30, [sp, #-192]!
  403168:	mov	x29, sp
  40316c:	stp	x19, x20, [sp, #16]
  403170:	mov	w19, w0
  403174:	mov	x20, x2
  403178:	str	x1, [sp, #40]
  40317c:	add	x0, sp, #0x30
  403180:	bl	402580 <sigemptyset@plt>
  403184:	str	wzr, [sp, #176]
  403188:	mov	x2, x20
  40318c:	add	x1, sp, #0x28
  403190:	mov	w0, w19
  403194:	bl	402680 <sigaction@plt>
  403198:	ldp	x19, x20, [sp, #16]
  40319c:	ldp	x29, x30, [sp], #192
  4031a0:	ret
  4031a4:	stp	x29, x30, [sp, #-32]!
  4031a8:	mov	x29, sp
  4031ac:	str	x19, [sp, #16]
  4031b0:	mov	x19, x0
  4031b4:	bl	402420 <setenv@plt>
  4031b8:	cbnz	w0, 4031c8 <ferror@plt+0x798>
  4031bc:	ldr	x19, [sp, #16]
  4031c0:	ldp	x29, x30, [sp], #32
  4031c4:	ret
  4031c8:	mov	w2, #0x5                   	// #5
  4031cc:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4031d0:	add	x1, x1, #0xc20
  4031d4:	mov	x0, #0x0                   	// #0
  4031d8:	bl	4028e0 <dcgettext@plt>
  4031dc:	mov	x2, x19
  4031e0:	mov	x1, x0
  4031e4:	mov	w0, #0x1                   	// #1
  4031e8:	bl	4029f0 <err@plt>
  4031ec:	stp	x29, x30, [sp, #-32]!
  4031f0:	mov	x29, sp
  4031f4:	stp	x19, x20, [sp, #16]
  4031f8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4031fc:	ldr	x20, [x0, #976]
  403200:	bl	402990 <__errno_location@plt>
  403204:	mov	x19, x0
  403208:	str	wzr, [x0]
  40320c:	mov	x0, x20
  403210:	bl	402a30 <ferror@plt>
  403214:	cbz	w0, 40325c <ferror@plt+0x82c>
  403218:	ldr	w0, [x19]
  40321c:	cmp	w0, #0x9
  403220:	b.eq	40322c <ferror@plt+0x7fc>  // b.none
  403224:	cmp	w0, #0x20
  403228:	b.ne	403288 <ferror@plt+0x858>  // b.any
  40322c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  403230:	ldr	x20, [x0, #952]
  403234:	str	wzr, [x19]
  403238:	mov	x0, x20
  40323c:	bl	402a30 <ferror@plt>
  403240:	cbz	w0, 4032c8 <ferror@plt+0x898>
  403244:	ldr	w0, [x19]
  403248:	cmp	w0, #0x9
  40324c:	b.ne	4032f4 <ferror@plt+0x8c4>  // b.any
  403250:	ldp	x19, x20, [sp, #16]
  403254:	ldp	x29, x30, [sp], #32
  403258:	ret
  40325c:	mov	x0, x20
  403260:	bl	402830 <fflush@plt>
  403264:	cbnz	w0, 403218 <ferror@plt+0x7e8>
  403268:	mov	x0, x20
  40326c:	bl	4024d0 <fileno@plt>
  403270:	tbnz	w0, #31, 403218 <ferror@plt+0x7e8>
  403274:	bl	402390 <dup@plt>
  403278:	tbnz	w0, #31, 403218 <ferror@plt+0x7e8>
  40327c:	bl	402670 <close@plt>
  403280:	cbz	w0, 40322c <ferror@plt+0x7fc>
  403284:	b	403218 <ferror@plt+0x7e8>
  403288:	cbz	w0, 4032ac <ferror@plt+0x87c>
  40328c:	mov	w2, #0x5                   	// #5
  403290:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403294:	add	x1, x1, #0xc50
  403298:	mov	x0, #0x0                   	// #0
  40329c:	bl	4028e0 <dcgettext@plt>
  4032a0:	bl	402730 <warn@plt>
  4032a4:	mov	w0, #0x1                   	// #1
  4032a8:	bl	402320 <_exit@plt>
  4032ac:	mov	w2, #0x5                   	// #5
  4032b0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4032b4:	add	x1, x1, #0xc50
  4032b8:	mov	x0, #0x0                   	// #0
  4032bc:	bl	4028e0 <dcgettext@plt>
  4032c0:	bl	402870 <warnx@plt>
  4032c4:	b	4032a4 <ferror@plt+0x874>
  4032c8:	mov	x0, x20
  4032cc:	bl	402830 <fflush@plt>
  4032d0:	cbnz	w0, 403244 <ferror@plt+0x814>
  4032d4:	mov	x0, x20
  4032d8:	bl	4024d0 <fileno@plt>
  4032dc:	tbnz	w0, #31, 403244 <ferror@plt+0x814>
  4032e0:	bl	402390 <dup@plt>
  4032e4:	tbnz	w0, #31, 403244 <ferror@plt+0x814>
  4032e8:	bl	402670 <close@plt>
  4032ec:	cbz	w0, 403250 <ferror@plt+0x820>
  4032f0:	b	403244 <ferror@plt+0x814>
  4032f4:	mov	w0, #0x1                   	// #1
  4032f8:	bl	402320 <_exit@plt>
  4032fc:	stp	x29, x30, [sp, #-32]!
  403300:	mov	x29, sp
  403304:	stp	x19, x20, [sp, #16]
  403308:	mov	x19, x0
  40330c:	ldr	w0, [x0, #32]
  403310:	tbz	w0, #0, 4033f0 <ferror@plt+0x9c0>
  403314:	tbnz	w0, #1, 403434 <ferror@plt+0xa04>
  403318:	ldr	w20, [x19, #36]
  40331c:	mov	w2, #0x1                   	// #1
  403320:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403324:	add	x1, x1, #0xc78
  403328:	adrp	x0, 407000 <ferror@plt+0x45d0>
  40332c:	add	x0, x0, #0xc68
  403330:	bl	402420 <setenv@plt>
  403334:	cbnz	w0, 403478 <ferror@plt+0xa48>
  403338:	ldr	w2, [x19, #68]
  40333c:	mov	w1, #0x1400                	// #5120
  403340:	orr	w1, w2, w1
  403344:	str	w1, [x19, #68]
  403348:	ldr	w1, [x19, #80]
  40334c:	mov	w3, #0x83b                 	// #2107
  403350:	orr	w1, w1, w3
  403354:	str	w1, [x19, #80]
  403358:	ldr	w1, [x19, #72]
  40335c:	orr	w3, w1, #0x1
  403360:	str	w3, [x19, #72]
  403364:	mov	w3, #0x3                   	// #3
  403368:	strb	w3, [x19, #85]
  40336c:	mov	w3, #0x1c                  	// #28
  403370:	strb	w3, [x19, #86]
  403374:	ldr	w3, [x19, #48]
  403378:	strb	w3, [x19, #87]
  40337c:	ldr	w3, [x19, #52]
  403380:	strb	w3, [x19, #88]
  403384:	mov	w3, #0x4                   	// #4
  403388:	strb	w3, [x19, #89]
  40338c:	strb	wzr, [x19, #92]
  403390:	mov	w3, #0x11                  	// #17
  403394:	strb	w3, [x19, #93]
  403398:	mov	w3, #0x13                  	// #19
  40339c:	strb	w3, [x19, #94]
  4033a0:	mov	w3, #0x1a                  	// #26
  4033a4:	strb	w3, [x19, #95]
  4033a8:	strb	wzr, [x19, #96]
  4033ac:	ldr	w0, [x19, #56]
  4033b0:	cmp	w0, #0xd
  4033b4:	b.eq	4034a0 <ferror@plt+0xa70>  // b.none
  4033b8:	ldr	w0, [x19, #60]
  4033bc:	cmp	w0, #0x2
  4033c0:	b.eq	4034d4 <ferror@plt+0xaa4>  // b.none
  4033c4:	cmp	w0, #0x3
  4033c8:	b.eq	4034ec <ferror@plt+0xabc>  // b.none
  4033cc:	cmp	w0, #0x1
  4033d0:	b.eq	4034c8 <ferror@plt+0xa98>  // b.none
  4033d4:	ldr	w0, [x19, #76]
  4033d8:	and	w0, w0, #0xfffffcff
  4033dc:	str	w0, [x19, #76]
  4033e0:	ldr	w0, [x19, #68]
  4033e4:	and	w0, w0, #0xffffffcf
  4033e8:	str	w0, [x19, #68]
  4033ec:	b	4034fc <ferror@plt+0xacc>
  4033f0:	mov	w2, #0x1                   	// #1
  4033f4:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4033f8:	add	x1, x1, #0xc60
  4033fc:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403400:	add	x0, x0, #0xc68
  403404:	bl	402420 <setenv@plt>
  403408:	cbz	w0, 40350c <ferror@plt+0xadc>
  40340c:	mov	w2, #0x5                   	// #5
  403410:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403414:	add	x1, x1, #0xc20
  403418:	mov	x0, #0x0                   	// #0
  40341c:	bl	4028e0 <dcgettext@plt>
  403420:	adrp	x2, 407000 <ferror@plt+0x45d0>
  403424:	add	x2, x2, #0xc68
  403428:	mov	x1, x0
  40342c:	mov	w0, #0x1                   	// #1
  403430:	bl	4029f0 <err@plt>
  403434:	mov	w2, #0x1                   	// #1
  403438:	adrp	x1, 407000 <ferror@plt+0x45d0>
  40343c:	add	x1, x1, #0xc70
  403440:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403444:	add	x0, x0, #0xc68
  403448:	bl	402420 <setenv@plt>
  40344c:	cbz	w0, 40350c <ferror@plt+0xadc>
  403450:	mov	w2, #0x5                   	// #5
  403454:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403458:	add	x1, x1, #0xc20
  40345c:	mov	x0, #0x0                   	// #0
  403460:	bl	4028e0 <dcgettext@plt>
  403464:	adrp	x2, 407000 <ferror@plt+0x45d0>
  403468:	add	x2, x2, #0xc68
  40346c:	mov	x1, x0
  403470:	mov	w0, #0x1                   	// #1
  403474:	bl	4029f0 <err@plt>
  403478:	mov	w2, #0x5                   	// #5
  40347c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403480:	add	x1, x1, #0xc20
  403484:	mov	x0, #0x0                   	// #0
  403488:	bl	4028e0 <dcgettext@plt>
  40348c:	adrp	x2, 407000 <ferror@plt+0x45d0>
  403490:	add	x2, x2, #0xc68
  403494:	mov	x1, x0
  403498:	mov	w0, #0x1                   	// #1
  40349c:	bl	4029f0 <err@plt>
  4034a0:	and	w2, w2, #0xffffff3f
  4034a4:	mov	w0, #0x1500                	// #5376
  4034a8:	orr	w2, w2, w0
  4034ac:	str	w2, [x19, #68]
  4034b0:	mov	w0, #0xffffffd7            	// #-41
  4034b4:	and	w1, w1, w0
  4034b8:	mov	w0, #0x5                   	// #5
  4034bc:	orr	w1, w1, w0
  4034c0:	str	w1, [x19, #72]
  4034c4:	b	4033b8 <ferror@plt+0x988>
  4034c8:	ldr	w0, [x19, #76]
  4034cc:	orr	w0, w0, #0x200
  4034d0:	str	w0, [x19, #76]
  4034d4:	ldr	w0, [x19, #76]
  4034d8:	orr	w0, w0, #0x100
  4034dc:	str	w0, [x19, #76]
  4034e0:	ldr	w0, [x19, #68]
  4034e4:	orr	w0, w0, #0x30
  4034e8:	str	w0, [x19, #68]
  4034ec:	ldr	w0, [x19, #76]
  4034f0:	and	w0, w0, #0xffffffcf
  4034f4:	orr	w0, w0, #0x20
  4034f8:	str	w0, [x19, #76]
  4034fc:	add	x2, x19, #0x44
  403500:	mov	w1, #0x0                   	// #0
  403504:	mov	w0, w20
  403508:	bl	402890 <tcsetattr@plt>
  40350c:	ldp	x19, x20, [sp, #16]
  403510:	ldp	x29, x30, [sp], #32
  403514:	ret
  403518:	mov	x12, #0x2030                	// #8240
  40351c:	sub	sp, sp, x12
  403520:	stp	x29, x30, [sp]
  403524:	mov	x29, sp
  403528:	stp	x19, x20, [sp, #16]
  40352c:	str	x21, [sp, #32]
  403530:	mov	x20, x0
  403534:	ldr	x0, [x0, #32]
  403538:	bl	402780 <chdir@plt>
  40353c:	cbnz	w0, 403700 <ferror@plt+0xcd0>
  403540:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403544:	add	x0, x0, #0xd10
  403548:	bl	4029a0 <getenv@plt>
  40354c:	mov	x19, x0
  403550:	cbz	x0, 403760 <ferror@plt+0xd30>
  403554:	mov	w1, #0x2f                  	// #47
  403558:	mov	x0, x19
  40355c:	bl	402690 <strrchr@plt>
  403560:	cmp	x0, #0x0
  403564:	csinc	x3, x19, x0, eq  // eq = none
  403568:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  40356c:	ldr	w1, [x0, #1008]
  403570:	adrp	x0, 408000 <ferror@plt+0x55d0>
  403574:	add	x0, x0, #0x3b0
  403578:	adrp	x2, 407000 <ferror@plt+0x45d0>
  40357c:	add	x2, x2, #0xc88
  403580:	cmp	w1, #0x0
  403584:	csel	x2, x2, x0, ne  // ne = any
  403588:	mov	x1, #0x1000                	// #4096
  40358c:	add	x0, sp, #0x1, lsl #12
  403590:	add	x0, x0, #0x30
  403594:	bl	402490 <snprintf@plt>
  403598:	mov	x1, #0x1000                	// #4096
  40359c:	add	x0, sp, #0x30
  4035a0:	bl	402330 <getcwd@plt>
  4035a4:	cbz	x0, 40378c <ferror@plt+0xd5c>
  4035a8:	mov	w2, #0x1                   	// #1
  4035ac:	add	x1, sp, #0x30
  4035b0:	adrp	x0, 407000 <ferror@plt+0x45d0>
  4035b4:	add	x0, x0, #0xd20
  4035b8:	bl	4031a4 <ferror@plt+0x774>
  4035bc:	adrp	x20, 407000 <ferror@plt+0x45d0>
  4035c0:	add	x20, x20, #0xd28
  4035c4:	mov	w2, #0x1                   	// #1
  4035c8:	mov	x1, x20
  4035cc:	adrp	x0, 407000 <ferror@plt+0x45d0>
  4035d0:	add	x0, x0, #0xd30
  4035d4:	bl	4031a4 <ferror@plt+0x774>
  4035d8:	mov	w2, #0x1                   	// #1
  4035dc:	mov	x1, x20
  4035e0:	adrp	x0, 407000 <ferror@plt+0x45d0>
  4035e4:	add	x0, x0, #0xd38
  4035e8:	bl	4031a4 <ferror@plt+0x774>
  4035ec:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4035f0:	ldr	w0, [x0, #1008]
  4035f4:	cbz	w0, 403798 <ferror@plt+0xd68>
  4035f8:	adrp	x21, 407000 <ferror@plt+0x45d0>
  4035fc:	add	x21, x21, #0xd50
  403600:	mov	w2, #0x1                   	// #1
  403604:	mov	x1, x19
  403608:	mov	x0, x21
  40360c:	bl	4031a4 <ferror@plt+0x774>
  403610:	adrp	x20, 41a000 <ferror@plt+0x175d0>
  403614:	add	x20, x20, #0x3e8
  403618:	mov	x2, #0x0                   	// #0
  40361c:	add	x1, x20, #0x10
  403620:	mov	w0, #0x2                   	// #2
  403624:	bl	402680 <sigaction@plt>
  403628:	mov	x2, #0x0                   	// #0
  40362c:	add	x1, x20, #0xa8
  403630:	mov	w0, #0x14                  	// #20
  403634:	bl	402680 <sigaction@plt>
  403638:	mov	x2, #0x0                   	// #0
  40363c:	add	x1, x20, #0x140
  403640:	mov	w0, #0x3                   	// #3
  403644:	bl	402680 <sigaction@plt>
  403648:	mov	x2, #0x0                   	// #0
  40364c:	mov	x1, #0x0                   	// #0
  403650:	mov	w0, #0x1                   	// #1
  403654:	bl	403164 <ferror@plt+0x734>
  403658:	mov	x2, #0x0                   	// #0
  40365c:	add	x1, sp, #0x1, lsl #12
  403660:	add	x1, x1, #0x30
  403664:	mov	x0, x19
  403668:	bl	4023b0 <execl@plt>
  40366c:	mov	w2, #0x5                   	// #5
  403670:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403674:	add	x1, x1, #0xd58
  403678:	mov	x0, #0x0                   	// #0
  40367c:	bl	4028e0 <dcgettext@plt>
  403680:	mov	x1, x19
  403684:	bl	402730 <warn@plt>
  403688:	mov	w2, #0x1                   	// #1
  40368c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403690:	add	x1, x1, #0xc80
  403694:	mov	x0, x21
  403698:	bl	4031a4 <ferror@plt+0x774>
  40369c:	ldr	w2, [x20, #8]
  4036a0:	adrp	x0, 407000 <ferror@plt+0x45d0>
  4036a4:	add	x0, x0, #0xc98
  4036a8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4036ac:	add	x1, x1, #0xc90
  4036b0:	cmp	w2, #0x0
  4036b4:	adrp	x19, 407000 <ferror@plt+0x45d0>
  4036b8:	add	x19, x19, #0xc80
  4036bc:	mov	x2, #0x0                   	// #0
  4036c0:	csel	x1, x1, x0, ne  // ne = any
  4036c4:	mov	x0, x19
  4036c8:	bl	4023b0 <execl@plt>
  4036cc:	mov	w2, #0x5                   	// #5
  4036d0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4036d4:	add	x1, x1, #0xd58
  4036d8:	mov	x0, #0x0                   	// #0
  4036dc:	bl	4028e0 <dcgettext@plt>
  4036e0:	mov	x1, x19
  4036e4:	bl	402730 <warn@plt>
  4036e8:	ldp	x19, x20, [sp, #16]
  4036ec:	ldr	x21, [sp, #32]
  4036f0:	ldp	x29, x30, [sp]
  4036f4:	mov	x12, #0x2030                	// #8240
  4036f8:	add	sp, sp, x12
  4036fc:	ret
  403700:	mov	w2, #0x5                   	// #5
  403704:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403708:	add	x1, x1, #0xca0
  40370c:	mov	x0, #0x0                   	// #0
  403710:	bl	4028e0 <dcgettext@plt>
  403714:	ldr	x1, [x20, #32]
  403718:	bl	402730 <warn@plt>
  40371c:	mov	w2, #0x5                   	// #5
  403720:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403724:	add	x1, x1, #0xcc0
  403728:	mov	x0, #0x0                   	// #0
  40372c:	bl	4028e0 <dcgettext@plt>
  403730:	bl	402980 <printf@plt>
  403734:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403738:	add	x0, x0, #0xce0
  40373c:	bl	402780 <chdir@plt>
  403740:	cbz	w0, 403540 <ferror@plt+0xb10>
  403744:	mov	w2, #0x5                   	// #5
  403748:	adrp	x1, 407000 <ferror@plt+0x45d0>
  40374c:	add	x1, x1, #0xce8
  403750:	mov	x0, #0x0                   	// #0
  403754:	bl	4028e0 <dcgettext@plt>
  403758:	bl	402730 <warn@plt>
  40375c:	b	403540 <ferror@plt+0xb10>
  403760:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403764:	add	x0, x0, #0xd18
  403768:	bl	4029a0 <getenv@plt>
  40376c:	mov	x19, x0
  403770:	cbnz	x0, 403554 <ferror@plt+0xb24>
  403774:	ldr	x19, [x20, #40]
  403778:	ldrsb	w0, [x19]
  40377c:	cbnz	w0, 403554 <ferror@plt+0xb24>
  403780:	adrp	x19, 407000 <ferror@plt+0x45d0>
  403784:	add	x19, x19, #0xc80
  403788:	b	403554 <ferror@plt+0xb24>
  40378c:	mov	w0, #0x2f                  	// #47
  403790:	strh	w0, [sp, #48]
  403794:	b	4035a8 <ferror@plt+0xb78>
  403798:	mov	w2, #0x1                   	// #1
  40379c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4037a0:	add	x1, x1, #0xd40
  4037a4:	adrp	x0, 407000 <ferror@plt+0x45d0>
  4037a8:	add	x0, x0, #0xd48
  4037ac:	bl	4031a4 <ferror@plt+0x774>
  4037b0:	b	4035f8 <ferror@plt+0xbc8>
  4037b4:	sub	sp, sp, #0x270
  4037b8:	stp	x29, x30, [sp]
  4037bc:	mov	x29, sp
  4037c0:	stp	x19, x20, [sp, #16]
  4037c4:	stp	x21, x22, [sp, #32]
  4037c8:	stp	x23, x24, [sp, #48]
  4037cc:	stp	x25, x26, [sp, #64]
  4037d0:	stp	x27, x28, [sp, #80]
  4037d4:	mov	w20, w0
  4037d8:	mov	x21, x1
  4037dc:	str	xzr, [sp, #592]
  4037e0:	mov	x0, #0xf080                	// #61568
  4037e4:	movk	x0, #0x2fa, lsl #16
  4037e8:	str	x0, [sp, #600]
  4037ec:	stp	xzr, xzr, [sp, #464]
  4037f0:	stp	xzr, xzr, [sp, #480]
  4037f4:	stp	xzr, xzr, [sp, #496]
  4037f8:	add	x0, sp, #0x200
  4037fc:	stp	xzr, xzr, [x0]
  403800:	stp	xzr, xzr, [x0, #16]
  403804:	stp	xzr, xzr, [x0, #32]
  403808:	stp	xzr, xzr, [x0, #48]
  40380c:	stp	xzr, xzr, [x0, #64]
  403810:	add	x0, sp, #0x260
  403814:	str	x0, [sp, #608]
  403818:	str	x0, [sp, #616]
  40381c:	bl	4024f0 <getpid@plt>
  403820:	cmp	w0, #0x1
  403824:	b.eq	403888 <ferror@plt+0xe58>  // b.none
  403828:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40382c:	add	x1, x1, #0x120
  403830:	mov	w0, #0x6                   	// #6
  403834:	bl	402a10 <setlocale@plt>
  403838:	adrp	x19, 407000 <ferror@plt+0x45d0>
  40383c:	add	x19, x19, #0xd88
  403840:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403844:	add	x1, x1, #0xd70
  403848:	mov	x0, x19
  40384c:	bl	4025a0 <bindtextdomain@plt>
  403850:	mov	x0, x19
  403854:	bl	4026f0 <textdomain@plt>
  403858:	adrp	x0, 403000 <ferror@plt+0x5d0>
  40385c:	add	x0, x0, #0x1ec
  403860:	bl	407b90 <ferror@plt+0x5160>
  403864:	mov	w19, #0x0                   	// #0
  403868:	adrp	x23, 408000 <ferror@plt+0x55d0>
  40386c:	add	x23, x23, #0x2a0
  403870:	adrp	x22, 407000 <ferror@plt+0x45d0>
  403874:	add	x22, x22, #0xf98
  403878:	adrp	x25, 41a000 <ferror@plt+0x175d0>
  40387c:	add	x25, x25, #0x3e8
  403880:	mov	w24, #0x1                   	// #1
  403884:	b	4038b0 <ferror@plt+0xe80>
  403888:	bl	4028d0 <setsid@plt>
  40388c:	mov	x2, #0x1                   	// #1
  403890:	mov	x1, #0x540e                	// #21518
  403894:	mov	w0, #0x0                   	// #0
  403898:	bl	402a00 <ioctl@plt>
  40389c:	b	403828 <ferror@plt+0xdf8>
  4038a0:	cmp	w0, #0x56
  4038a4:	b.eq	403924 <ferror@plt+0xef4>  // b.none
  4038a8:	cmp	w0, #0x65
  4038ac:	csel	w19, w19, w24, ne  // ne = any
  4038b0:	mov	x4, #0x0                   	// #0
  4038b4:	mov	x3, x23
  4038b8:	mov	x2, x22
  4038bc:	mov	x1, x21
  4038c0:	mov	w0, w20
  4038c4:	bl	402710 <getopt_long@plt>
  4038c8:	cmn	w0, #0x1
  4038cc:	b.eq	403a84 <ferror@plt+0x1054>  // b.none
  4038d0:	cmp	w0, #0x68
  4038d4:	b.eq	403954 <ferror@plt+0xf24>  // b.none
  4038d8:	b.le	4038a0 <ferror@plt+0xe70>
  4038dc:	cmp	w0, #0x70
  4038e0:	b.eq	40391c <ferror@plt+0xeec>  // b.none
  4038e4:	cmp	w0, #0x74
  4038e8:	b.ne	4038b0 <ferror@plt+0xe80>  // b.any
  4038ec:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4038f0:	ldr	x26, [x0, #960]
  4038f4:	mov	w2, #0x5                   	// #5
  4038f8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4038fc:	add	x1, x1, #0xd98
  403900:	mov	x0, #0x0                   	// #0
  403904:	bl	4028e0 <dcgettext@plt>
  403908:	mov	x1, x0
  40390c:	mov	x0, x26
  403910:	bl	406444 <ferror@plt+0x3a14>
  403914:	str	w0, [x25, #648]
  403918:	b	4038b0 <ferror@plt+0xe80>
  40391c:	str	w24, [x25, #8]
  403920:	b	4038b0 <ferror@plt+0xe80>
  403924:	mov	w2, #0x5                   	// #5
  403928:	adrp	x1, 407000 <ferror@plt+0x45d0>
  40392c:	add	x1, x1, #0xdb8
  403930:	mov	x0, #0x0                   	// #0
  403934:	bl	4028e0 <dcgettext@plt>
  403938:	adrp	x2, 407000 <ferror@plt+0x45d0>
  40393c:	add	x2, x2, #0xdc8
  403940:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  403944:	ldr	x1, [x1, #984]
  403948:	bl	402980 <printf@plt>
  40394c:	mov	w0, #0x0                   	// #0
  403950:	bl	402380 <exit@plt>
  403954:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  403958:	ldr	x19, [x0, #976]
  40395c:	mov	w2, #0x5                   	// #5
  403960:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403964:	add	x1, x1, #0xde0
  403968:	mov	x0, #0x0                   	// #0
  40396c:	bl	4028e0 <dcgettext@plt>
  403970:	mov	x1, x19
  403974:	bl	402370 <fputs@plt>
  403978:	mov	w2, #0x5                   	// #5
  40397c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403980:	add	x1, x1, #0xdf0
  403984:	mov	x0, #0x0                   	// #0
  403988:	bl	4028e0 <dcgettext@plt>
  40398c:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  403990:	ldr	x2, [x1, #984]
  403994:	mov	x1, x0
  403998:	mov	x0, x19
  40399c:	bl	4029d0 <fprintf@plt>
  4039a0:	mov	x1, x19
  4039a4:	mov	w0, #0xa                   	// #10
  4039a8:	bl	402450 <fputc@plt>
  4039ac:	mov	w2, #0x5                   	// #5
  4039b0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4039b4:	add	x1, x1, #0xe10
  4039b8:	mov	x0, #0x0                   	// #0
  4039bc:	bl	4028e0 <dcgettext@plt>
  4039c0:	mov	x1, x19
  4039c4:	bl	402370 <fputs@plt>
  4039c8:	mov	w2, #0x5                   	// #5
  4039cc:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4039d0:	add	x1, x1, #0xe28
  4039d4:	mov	x0, #0x0                   	// #0
  4039d8:	bl	4028e0 <dcgettext@plt>
  4039dc:	mov	x1, x19
  4039e0:	bl	402370 <fputs@plt>
  4039e4:	mov	w2, #0x5                   	// #5
  4039e8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4039ec:	add	x1, x1, #0xe38
  4039f0:	mov	x0, #0x0                   	// #0
  4039f4:	bl	4028e0 <dcgettext@plt>
  4039f8:	mov	x1, x19
  4039fc:	bl	402370 <fputs@plt>
  403a00:	mov	x1, x19
  403a04:	mov	w0, #0xa                   	// #10
  403a08:	bl	402450 <fputc@plt>
  403a0c:	mov	w2, #0x5                   	// #5
  403a10:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403a14:	add	x1, x1, #0xf08
  403a18:	mov	x0, #0x0                   	// #0
  403a1c:	bl	4028e0 <dcgettext@plt>
  403a20:	mov	x19, x0
  403a24:	mov	w2, #0x5                   	// #5
  403a28:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403a2c:	add	x1, x1, #0xf20
  403a30:	mov	x0, #0x0                   	// #0
  403a34:	bl	4028e0 <dcgettext@plt>
  403a38:	mov	x4, x0
  403a3c:	adrp	x3, 407000 <ferror@plt+0x45d0>
  403a40:	add	x3, x3, #0xf30
  403a44:	mov	x2, x19
  403a48:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403a4c:	add	x1, x1, #0xf40
  403a50:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403a54:	add	x0, x0, #0xf50
  403a58:	bl	402980 <printf@plt>
  403a5c:	mov	w2, #0x5                   	// #5
  403a60:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403a64:	add	x1, x1, #0xf68
  403a68:	mov	x0, #0x0                   	// #0
  403a6c:	bl	4028e0 <dcgettext@plt>
  403a70:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403a74:	add	x1, x1, #0xf88
  403a78:	bl	402980 <printf@plt>
  403a7c:	mov	w0, #0x0                   	// #0
  403a80:	bl	402380 <exit@plt>
  403a84:	bl	4023f0 <geteuid@plt>
  403a88:	cbnz	w0, 403b88 <ferror@plt+0x1158>
  403a8c:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  403a90:	add	x22, x22, #0x3e8
  403a94:	add	x2, x22, #0x140
  403a98:	mov	x1, #0x1                   	// #1
  403a9c:	mov	w0, #0x3                   	// #3
  403aa0:	bl	403164 <ferror@plt+0x734>
  403aa4:	add	x2, x22, #0xa8
  403aa8:	mov	x1, #0x1                   	// #1
  403aac:	mov	w0, #0x14                  	// #20
  403ab0:	bl	403164 <ferror@plt+0x734>
  403ab4:	add	x2, x22, #0x10
  403ab8:	mov	x1, #0x1                   	// #1
  403abc:	mov	w0, #0x2                   	// #2
  403ac0:	bl	403164 <ferror@plt+0x734>
  403ac4:	add	x2, x22, #0x290
  403ac8:	mov	x1, #0x1                   	// #1
  403acc:	mov	w0, w1
  403ad0:	bl	403164 <ferror@plt+0x734>
  403ad4:	bl	404ea4 <ferror@plt+0x2474>
  403ad8:	adrp	x0, 404000 <ferror@plt+0x15d0>
  403adc:	add	x0, x0, #0xea0
  403ae0:	bl	407b90 <ferror@plt+0x5160>
  403ae4:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  403ae8:	ldr	w0, [x0, #968]
  403aec:	cmp	w0, w20
  403af0:	b.ge	403b04 <ferror@plt+0x10d4>  // b.tcont
  403af4:	ldr	x0, [x21, w0, sxtw #3]
  403af8:	cbz	x0, 403b04 <ferror@plt+0x10d4>
  403afc:	ldrsb	w1, [x0]
  403b00:	cbnz	w1, 403b10 <ferror@plt+0x10e0>
  403b04:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403b08:	add	x0, x0, #0xfc8
  403b0c:	bl	4029a0 <getenv@plt>
  403b10:	add	x2, sp, #0x260
  403b14:	mov	w1, #0x0                   	// #0
  403b18:	bl	404ea8 <ferror@plt+0x2478>
  403b1c:	cbnz	w0, 403ba8 <ferror@plt+0x1178>
  403b20:	add	x0, sp, #0x260
  403b24:	ldr	x1, [sp, #608]
  403b28:	cmp	x1, x0
  403b2c:	b.eq	403be0 <ferror@plt+0x11b0>  // b.none
  403b30:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403b34:	add	x0, x0, #0xd28
  403b38:	bl	4025e0 <getpwnam@plt>
  403b3c:	mov	x24, x0
  403b40:	cbz	x0, 4047c0 <ferror@plt+0x1d90>
  403b44:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403b48:	add	x1, x1, #0xfe8
  403b4c:	ldr	x0, [x0, #8]
  403b50:	bl	402720 <strcmp@plt>
  403b54:	cbz	w0, 403c14 <ferror@plt+0x11e4>
  403b58:	cmp	w19, #0x0
  403b5c:	cset	w28, eq  // eq = none
  403b60:	ldr	x19, [sp, #608]
  403b64:	add	x0, sp, #0x260
  403b68:	cmp	x19, x0
  403b6c:	b.eq	403e64 <ferror@plt+0x1434>  // b.none
  403b70:	mov	w23, #0x902                 	// #2306
  403b74:	adrp	x20, 41a000 <ferror@plt+0x175d0>
  403b78:	add	x20, x20, #0x3e8
  403b7c:	mov	w22, #0x1                   	// #1
  403b80:	mov	x21, x0
  403b84:	b	403ddc <ferror@plt+0x13ac>
  403b88:	mov	w2, #0x5                   	// #5
  403b8c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403b90:	add	x1, x1, #0xfa0
  403b94:	mov	x0, #0x0                   	// #0
  403b98:	bl	4028e0 <dcgettext@plt>
  403b9c:	mov	x1, x0
  403ba0:	mov	w0, #0x1                   	// #1
  403ba4:	bl	402940 <errx@plt>
  403ba8:	mov	w0, #0x1                   	// #1
  403bac:	bl	4028a0 <isatty@plt>
  403bb0:	cbz	w0, 403bd0 <ferror@plt+0x11a0>
  403bb4:	mov	w0, #0x2                   	// #2
  403bb8:	bl	4028a0 <isatty@plt>
  403bbc:	cbnz	w0, 403b20 <ferror@plt+0x10f0>
  403bc0:	mov	w1, #0x2                   	// #2
  403bc4:	mov	w0, #0x1                   	// #1
  403bc8:	bl	402920 <dup2@plt>
  403bcc:	b	403b20 <ferror@plt+0x10f0>
  403bd0:	mov	w1, #0x0                   	// #0
  403bd4:	mov	w0, #0x1                   	// #1
  403bd8:	bl	402920 <dup2@plt>
  403bdc:	b	403bb4 <ferror@plt+0x1184>
  403be0:	bl	402990 <__errno_location@plt>
  403be4:	ldr	w1, [x0]
  403be8:	cbnz	w1, 403bf4 <ferror@plt+0x11c4>
  403bec:	mov	w1, #0x2                   	// #2
  403bf0:	str	w1, [x0]
  403bf4:	mov	w2, #0x5                   	// #5
  403bf8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403bfc:	add	x1, x1, #0xfd0
  403c00:	mov	x0, #0x0                   	// #0
  403c04:	bl	4028e0 <dcgettext@plt>
  403c08:	mov	x1, x0
  403c0c:	mov	w0, #0x1                   	// #1
  403c10:	bl	4029f0 <err@plt>
  403c14:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403c18:	add	x0, x0, #0xd28
  403c1c:	bl	402620 <getspnam@plt>
  403c20:	cbz	x0, 403b58 <ferror@plt+0x1128>
  403c24:	ldr	x0, [x0, #8]
  403c28:	str	x0, [x24, #8]
  403c2c:	b	403b58 <ferror@plt+0x1128>
  403c30:	mov	w2, #0x5                   	// #5
  403c34:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403c38:	add	x1, x1, #0x18
  403c3c:	mov	x0, #0x0                   	// #0
  403c40:	bl	4028e0 <dcgettext@plt>
  403c44:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403c48:	add	x1, x1, #0x8
  403c4c:	bl	402730 <warn@plt>
  403c50:	b	404930 <ferror@plt+0x1f00>
  403c54:	mov	w2, #0x5                   	// #5
  403c58:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403c5c:	add	x1, x1, #0x38
  403c60:	bl	4028e0 <dcgettext@plt>
  403c64:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403c68:	add	x1, x1, #0x8
  403c6c:	bl	402870 <warnx@plt>
  403c70:	b	404930 <ferror@plt+0x1f00>
  403c74:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  403c78:	ldr	x0, [x0, #1480]
  403c7c:	strb	wzr, [x0]
  403c80:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403c84:	add	x1, x1, #0x0
  403c88:	adrp	x0, 408000 <ferror@plt+0x55d0>
  403c8c:	add	x0, x0, #0x50
  403c90:	bl	402500 <fopen@plt>
  403c94:	mov	x20, x0
  403c98:	cbz	x0, 403d68 <ferror@plt+0x1338>
  403c9c:	adrp	x21, 41a000 <ferror@plt+0x175d0>
  403ca0:	add	x21, x21, #0x7b8
  403ca4:	mov	w23, #0x4000                	// #16384
  403ca8:	adrp	x22, 408000 <ferror@plt+0x55d0>
  403cac:	add	x22, x22, #0x28
  403cb0:	mov	x24, #0x5                   	// #5
  403cb4:	mov	x2, x20
  403cb8:	mov	w1, w23
  403cbc:	mov	x0, x21
  403cc0:	bl	4029e0 <fgets@plt>
  403cc4:	mov	x19, x0
  403cc8:	str	x0, [sp, #184]
  403ccc:	cbz	x0, 403d08 <ferror@plt+0x12d8>
  403cd0:	mov	x2, x24
  403cd4:	mov	x1, x22
  403cd8:	mov	x0, x21
  403cdc:	bl	402590 <strncmp@plt>
  403ce0:	cbnz	w0, 403cb4 <ferror@plt+0x1284>
  403ce4:	add	x19, x19, #0x5
  403ce8:	str	x19, [sp, #184]
  403cec:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403cf0:	add	x1, x1, #0x30
  403cf4:	add	x0, sp, #0xb8
  403cf8:	bl	402700 <strsep@plt>
  403cfc:	cbz	x0, 403d08 <ferror@plt+0x12d8>
  403d00:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  403d04:	str	x0, [x1, #1480]
  403d08:	mov	x0, x20
  403d0c:	bl	4024e0 <fclose@plt>
  403d10:	ldr	x0, [sp, #184]
  403d14:	cbz	x0, 403d8c <ferror@plt+0x135c>
  403d18:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  403d1c:	ldr	x19, [x0, #1480]
  403d20:	mov	x0, x19
  403d24:	bl	402b90 <ferror@plt+0x160>
  403d28:	cbnz	w0, 404930 <ferror@plt+0x1f00>
  403d2c:	mov	x0, x19
  403d30:	bl	402be0 <ferror@plt+0x1b0>
  403d34:	cbnz	w0, 404930 <ferror@plt+0x1f00>
  403d38:	mov	w2, #0x5                   	// #5
  403d3c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403d40:	add	x1, x1, #0x78
  403d44:	mov	x0, #0x0                   	// #0
  403d48:	bl	4028e0 <dcgettext@plt>
  403d4c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403d50:	add	x1, x1, #0x50
  403d54:	bl	402870 <warnx@plt>
  403d58:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  403d5c:	ldr	x0, [x0, #1480]
  403d60:	strb	wzr, [x0]
  403d64:	b	404930 <ferror@plt+0x1f00>
  403d68:	mov	w2, #0x5                   	// #5
  403d6c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403d70:	add	x1, x1, #0x18
  403d74:	mov	x0, #0x0                   	// #0
  403d78:	bl	4028e0 <dcgettext@plt>
  403d7c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403d80:	add	x1, x1, #0x8
  403d84:	bl	402730 <warn@plt>
  403d88:	b	404930 <ferror@plt+0x1f00>
  403d8c:	mov	w2, #0x5                   	// #5
  403d90:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403d94:	add	x1, x1, #0x60
  403d98:	bl	4028e0 <dcgettext@plt>
  403d9c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403da0:	add	x1, x1, #0x50
  403da4:	bl	402870 <warnx@plt>
  403da8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  403dac:	ldr	x0, [x0, #1480]
  403db0:	strb	wzr, [x0]
  403db4:	b	403d18 <ferror@plt+0x12e8>
  403db8:	ldr	w1, [x20, #808]
  403dbc:	lsl	w0, w22, w0
  403dc0:	orr	w0, w0, w1
  403dc4:	str	w0, [x20, #808]
  403dc8:	mov	x0, x19
  403dcc:	bl	402d78 <ferror@plt+0x348>
  403dd0:	ldr	x19, [x19]
  403dd4:	cmp	x19, x21
  403dd8:	b.eq	403e20 <ferror@plt+0x13f0>  // b.none
  403ddc:	ldr	w0, [x19, #40]
  403de0:	cmp	w0, #0xf
  403de4:	b.gt	403e20 <ferror@plt+0x13f0>
  403de8:	ldr	w0, [x19, #36]
  403dec:	tbz	w0, #31, 403db8 <ferror@plt+0x1388>
  403df0:	mov	w1, w23
  403df4:	ldr	x0, [x19, #16]
  403df8:	bl	402530 <open@plt>
  403dfc:	str	w0, [x19, #36]
  403e00:	tbnz	w0, #31, 403dd0 <ferror@plt+0x13a0>
  403e04:	ldr	w1, [x20, #808]
  403e08:	lsl	w0, w22, w0
  403e0c:	orr	w0, w0, w1
  403e10:	str	w0, [x20, #808]
  403e14:	mov	x0, x19
  403e18:	bl	402d78 <ferror@plt+0x348>
  403e1c:	b	403dd0 <ferror@plt+0x13a0>
  403e20:	ldr	x19, [sp, #608]
  403e24:	ldr	x1, [x19]
  403e28:	add	x0, sp, #0x260
  403e2c:	cmp	x1, x0
  403e30:	b.eq	40456c <ferror@plt+0x1b3c>  // b.none
  403e34:	adrp	x2, 41a000 <ferror@plt+0x175d0>
  403e38:	add	x2, x2, #0x3e8
  403e3c:	add	x2, x2, #0x330
  403e40:	adrp	x1, 402000 <memcpy@plt-0x300>
  403e44:	add	x1, x1, #0xbc8
  403e48:	mov	w0, #0x11                  	// #17
  403e4c:	bl	403164 <ferror@plt+0x734>
  403e50:	adrp	x0, 408000 <ferror@plt+0x55d0>
  403e54:	add	x20, x0, #0x228
  403e58:	mov	w22, #0x5                   	// #5
  403e5c:	add	x21, sp, #0x260
  403e60:	b	40453c <ferror@plt+0x1b0c>
  403e64:	add	x19, sp, #0x260
  403e68:	b	40456c <ferror@plt+0x1b3c>
  403e6c:	mov	w0, #0x0                   	// #0
  403e70:	bl	402360 <getsid@plt>
  403e74:	cmp	w23, w0
  403e78:	b.ne	403eec <ferror@plt+0x14bc>  // b.any
  403e7c:	adrp	x2, 41a000 <ferror@plt+0x175d0>
  403e80:	add	x2, x2, #0x3e8
  403e84:	add	x2, x2, #0x290
  403e88:	mov	x1, #0x1                   	// #1
  403e8c:	mov	w0, w1
  403e90:	bl	403164 <ferror@plt+0x734>
  403e94:	cmp	w21, #0x0
  403e98:	b.gt	403f1c <ferror@plt+0x14ec>
  403e9c:	mov	x2, #0x0                   	// #0
  403ea0:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  403ea4:	add	x1, x1, #0x3e8
  403ea8:	add	x1, x1, #0x290
  403eac:	mov	w0, #0x1                   	// #1
  403eb0:	bl	402680 <sigaction@plt>
  403eb4:	cmp	w20, #0x0
  403eb8:	b.gt	403f30 <ferror@plt+0x1500>
  403ebc:	cmp	w20, #0x1
  403ec0:	b.gt	403f3c <ferror@plt+0x150c>
  403ec4:	cmp	w20, #0x2
  403ec8:	b.gt	403f48 <ferror@plt+0x1518>
  403ecc:	mov	x2, #0x1                   	// #1
  403ed0:	mov	x1, #0x540e                	// #21518
  403ed4:	mov	w0, w20
  403ed8:	bl	402a00 <ioctl@plt>
  403edc:	mov	w1, w25
  403ee0:	mov	w0, w20
  403ee4:	bl	4023a0 <tcsetpgrp@plt>
  403ee8:	b	4045b0 <ferror@plt+0x1b80>
  403eec:	mov	w0, #0x0                   	// #0
  403ef0:	bl	4023c0 <getpgid@plt>
  403ef4:	cmp	w23, w0
  403ef8:	b.eq	403f04 <ferror@plt+0x14d4>  // b.none
  403efc:	bl	4028d0 <setsid@plt>
  403f00:	b	403e7c <ferror@plt+0x144c>
  403f04:	bl	402560 <getppid@plt>
  403f08:	bl	4023c0 <getpgid@plt>
  403f0c:	mov	w1, w0
  403f10:	mov	w0, #0x0                   	// #0
  403f14:	bl	402770 <setpgid@plt>
  403f18:	b	403efc <ferror@plt+0x14cc>
  403f1c:	mov	x2, #0x1                   	// #1
  403f20:	mov	x1, #0x5422                	// #21538
  403f24:	mov	w0, #0x0                   	// #0
  403f28:	bl	402a00 <ioctl@plt>
  403f2c:	b	403e9c <ferror@plt+0x146c>
  403f30:	mov	w0, #0x0                   	// #0
  403f34:	bl	402670 <close@plt>
  403f38:	b	403ebc <ferror@plt+0x148c>
  403f3c:	mov	w0, #0x1                   	// #1
  403f40:	bl	402670 <close@plt>
  403f44:	b	403ec4 <ferror@plt+0x1494>
  403f48:	mov	w0, #0x2                   	// #2
  403f4c:	bl	402670 <close@plt>
  403f50:	b	403ecc <ferror@plt+0x149c>
  403f54:	mov	w0, w20
  403f58:	bl	402670 <close@plt>
  403f5c:	ldr	w0, [x22, #808]
  403f60:	bic	w21, w0, w21
  403f64:	str	w21, [x22, #808]
  403f68:	add	w20, w20, #0x1
  403f6c:	cmp	w20, #0x20
  403f70:	b.eq	403f88 <ferror@plt+0x1558>  // b.none
  403f74:	lsl	w21, w23, w20
  403f78:	ldr	w0, [x22, #808]
  403f7c:	tst	w21, w0
  403f80:	b.eq	403f68 <ferror@plt+0x1538>  // b.none
  403f84:	b	403f54 <ferror@plt+0x1524>
  403f88:	adrp	x25, 41a000 <ferror@plt+0x175d0>
  403f8c:	add	x25, x25, #0x3e8
  403f90:	add	x23, x25, #0x208
  403f94:	b	4040ec <ferror@plt+0x16bc>
  403f98:	add	x0, x19, #0x44
  403f9c:	ldp	x2, x3, [x0]
  403fa0:	stp	x2, x3, [sp, #184]
  403fa4:	ldp	x2, x3, [x0, #16]
  403fa8:	stp	x2, x3, [sp, #200]
  403fac:	ldp	x2, x3, [x0, #32]
  403fb0:	stp	x2, x3, [sp, #216]
  403fb4:	ldur	x1, [x19, #116]
  403fb8:	str	x1, [sp, #232]
  403fbc:	ldr	w0, [x19, #124]
  403fc0:	str	w0, [sp, #240]
  403fc4:	ldr	w0, [sp, #188]
  403fc8:	mov	w1, #0x5                   	// #5
  403fcc:	orr	w0, w0, w1
  403fd0:	str	w0, [sp, #188]
  403fd4:	add	x2, sp, #0xb8
  403fd8:	mov	w1, #0x1                   	// #1
  403fdc:	ldr	w0, [x19, #36]
  403fe0:	bl	402890 <tcsetattr@plt>
  403fe4:	b	404110 <ferror@plt+0x16e0>
  403fe8:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403fec:	add	x1, x1, #0x98
  403ff0:	ldr	w0, [x19, #36]
  403ff4:	bl	4025d0 <fdopen@plt>
  403ff8:	str	x0, [x19, #24]
  403ffc:	cbnz	x0, 404118 <ferror@plt+0x16e8>
  404000:	b	40407c <ferror@plt+0x164c>
  404004:	ldr	x21, [x19, #24]
  404008:	mov	w2, #0x5                   	// #5
  40400c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404010:	add	x1, x1, #0xa0
  404014:	mov	x0, #0x0                   	// #0
  404018:	bl	4028e0 <dcgettext@plt>
  40401c:	mov	x1, x0
  404020:	mov	x0, x21
  404024:	bl	4029d0 <fprintf@plt>
  404028:	b	404074 <ferror@plt+0x1644>
  40402c:	ldr	x21, [x19, #24]
  404030:	mov	w2, #0x5                   	// #5
  404034:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404038:	add	x1, x1, #0x150
  40403c:	mov	x0, #0x0                   	// #0
  404040:	bl	4028e0 <dcgettext@plt>
  404044:	mov	x1, x0
  404048:	mov	x0, x21
  40404c:	bl	4029d0 <fprintf@plt>
  404050:	ldr	x21, [x19, #24]
  404054:	mov	w2, #0x5                   	// #5
  404058:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40405c:	add	x1, x1, #0x170
  404060:	mov	x0, #0x0                   	// #0
  404064:	bl	4028e0 <dcgettext@plt>
  404068:	mov	x1, x0
  40406c:	mov	x0, x21
  404070:	bl	4029d0 <fprintf@plt>
  404074:	ldr	x0, [x19, #24]
  404078:	bl	402830 <fflush@plt>
  40407c:	ldr	w0, [x19, #32]
  404080:	tbnz	w0, #0, 404158 <ferror@plt+0x1728>
  404084:	ldr	w0, [x19, #32]
  404088:	mov	x21, x23
  40408c:	tbz	w0, #1, 40416c <ferror@plt+0x173c>
  404090:	cbnz	w22, 40445c <ferror@plt+0x1a2c>
  404094:	ldrsb	w0, [x20]
  404098:	cbz	w0, 40447c <ferror@plt+0x1a4c>
  40409c:	mov	x0, x20
  4040a0:	bl	402b90 <ferror@plt+0x160>
  4040a4:	cbnz	w0, 40447c <ferror@plt+0x1a4c>
  4040a8:	mov	x1, x20
  4040ac:	mov	x0, x21
  4040b0:	bl	402860 <crypt@plt>
  4040b4:	cbz	x0, 404464 <ferror@plt+0x1a34>
  4040b8:	ldr	x1, [x24, #8]
  4040bc:	bl	402720 <strcmp@plt>
  4040c0:	cbz	w0, 40447c <ferror@plt+0x1a4c>
  4040c4:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4040c8:	ldr	x20, [x0, #952]
  4040cc:	mov	w2, #0x5                   	// #5
  4040d0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4040d4:	add	x1, x1, #0x200
  4040d8:	mov	x0, #0x0                   	// #0
  4040dc:	bl	4028e0 <dcgettext@plt>
  4040e0:	mov	x1, x0
  4040e4:	mov	x0, x20
  4040e8:	bl	4029d0 <fprintf@plt>
  4040ec:	ldr	x20, [x24, #8]
  4040f0:	mov	w22, #0x0                   	// #0
  4040f4:	cbz	w28, 404108 <ferror@plt+0x16d8>
  4040f8:	mov	x0, x20
  4040fc:	bl	402b90 <ferror@plt+0x160>
  404100:	cmp	w0, #0x0
  404104:	cset	w22, ne  // ne = any
  404108:	ldr	w0, [x19, #32]
  40410c:	tbnz	w0, #0, 403f98 <ferror@plt+0x1568>
  404110:	ldr	x0, [x19, #24]
  404114:	cbz	x0, 403fe8 <ferror@plt+0x15b8>
  404118:	cbnz	w22, 404004 <ferror@plt+0x15d4>
  40411c:	ldrsb	w0, [x20]
  404120:	cbz	w0, 40402c <ferror@plt+0x15fc>
  404124:	mov	x0, x20
  404128:	bl	402b90 <ferror@plt+0x160>
  40412c:	cbnz	w0, 40402c <ferror@plt+0x15fc>
  404130:	ldr	x21, [x19, #24]
  404134:	mov	w2, #0x5                   	// #5
  404138:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40413c:	add	x1, x1, #0x128
  404140:	mov	x0, #0x0                   	// #0
  404144:	bl	4028e0 <dcgettext@plt>
  404148:	mov	x1, x0
  40414c:	mov	x0, x21
  404150:	bl	4029d0 <fprintf@plt>
  404154:	b	404050 <ferror@plt+0x1620>
  404158:	add	x2, x19, #0x44
  40415c:	mov	w1, #0x1                   	// #1
  404160:	ldr	w0, [x19, #36]
  404164:	bl	402890 <tcsetattr@plt>
  404168:	b	404084 <ferror@plt+0x1654>
  40416c:	ldr	w26, [x19, #36]
  404170:	add	x0, x19, #0x44
  404174:	ldur	x1, [x19, #68]
  404178:	ldur	x2, [x19, #76]
  40417c:	str	x1, [sp, #120]
  404180:	str	x2, [sp, #128]
  404184:	ldp	x2, x3, [x0, #16]
  404188:	stp	x2, x3, [sp, #136]
  40418c:	ldp	x2, x3, [x0, #32]
  404190:	stp	x2, x3, [sp, #152]
  404194:	ldur	x2, [x19, #116]
  404198:	str	x2, [sp, #168]
  40419c:	ldr	w0, [x19, #124]
  4041a0:	str	w0, [sp, #176]
  4041a4:	and	w1, w1, #0xffffe1ff
  4041a8:	str	w1, [sp, #120]
  4041ac:	ldr	w0, [sp, #132]
  4041b0:	mov	w1, #0xfffffe86            	// #-378
  4041b4:	and	w0, w0, w1
  4041b8:	str	w0, [sp, #132]
  4041bc:	add	x2, sp, #0x78
  4041c0:	mov	w1, #0x2                   	// #2
  4041c4:	mov	w0, w26
  4041c8:	bl	402890 <tcsetattr@plt>
  4041cc:	mov	w21, w0
  4041d0:	add	x0, sp, #0xc0
  4041d4:	bl	402580 <sigemptyset@plt>
  4041d8:	adrp	x0, 402000 <memcpy@plt-0x300>
  4041dc:	add	x0, x0, #0xbb4
  4041e0:	str	x0, [sp, #184]
  4041e4:	str	wzr, [sp, #320]
  4041e8:	mov	x2, #0x0                   	// #0
  4041ec:	add	x1, sp, #0xb8
  4041f0:	mov	w0, #0xe                   	// #14
  4041f4:	bl	402680 <sigaction@plt>
  4041f8:	ldr	w0, [x25, #648]
  4041fc:	cbnz	w0, 404228 <ferror@plt+0x17f8>
  404200:	str	x23, [x25, #968]
  404204:	strb	wzr, [x23]
  404208:	str	wzr, [x19, #56]
  40420c:	ldr	w0, [x19, #32]
  404210:	mov	w27, #0x1                   	// #1
  404214:	tbz	w0, #0, 404284 <ferror@plt+0x1854>
  404218:	ldr	w0, [sp, #128]
  40421c:	tst	w0, #0x300
  404220:	cset	w27, eq  // eq = none
  404224:	b	404284 <ferror@plt+0x1854>
  404228:	bl	4029b0 <alarm@plt>
  40422c:	b	404200 <ferror@plt+0x17d0>
  404230:	bl	402990 <__errno_location@plt>
  404234:	ldr	w1, [x0]
  404238:	cmp	w1, #0x4
  40423c:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  404240:	b.ne	404308 <ferror@plt+0x18d8>  // b.any
  404244:	ldr	w0, [x25]
  404248:	cbz	w0, 404260 <ferror@plt+0x1830>
  40424c:	mov	w0, #0x0                   	// #0
  404250:	bl	4029b0 <alarm@plt>
  404254:	cbnz	w21, 404944 <ferror@plt+0x1f14>
  404258:	mov	x21, #0x0                   	// #0
  40425c:	b	404430 <ferror@plt+0x1a00>
  404260:	str	xzr, [sp, #104]
  404264:	mov	x0, #0xb280                	// #45696
  404268:	movk	x0, #0xee6, lsl #16
  40426c:	str	x0, [sp, #112]
  404270:	mov	x1, #0x0                   	// #0
  404274:	add	x0, sp, #0x68
  404278:	bl	4027a0 <nanosleep@plt>
  40427c:	ldr	w0, [x19, #56]
  404280:	cbnz	w0, 4042e0 <ferror@plt+0x18b0>
  404284:	mov	x2, #0x1                   	// #1
  404288:	add	x1, sp, #0x67
  40428c:	mov	w0, w26
  404290:	bl	402880 <read@plt>
  404294:	cmp	x0, #0x0
  404298:	b.le	404230 <ferror@plt+0x1800>
  40429c:	ldrsb	w0, [sp, #103]
  4042a0:	cbnz	w27, 4042b4 <ferror@plt+0x1884>
  4042a4:	ldrsb	w1, [sp, #103]
  4042a8:	and	w0, w1, #0x7f
  4042ac:	tst	w1, #0xffffff80
  4042b0:	b.ne	404348 <ferror@plt+0x1918>  // b.any
  4042b4:	mov	w1, w0
  4042b8:	cmp	w0, #0xa
  4042bc:	b.eq	4043b8 <ferror@plt+0x1988>  // b.none
  4042c0:	b.gt	404384 <ferror@plt+0x1954>
  4042c4:	cmp	w0, #0x4
  4042c8:	b.eq	40424c <ferror@plt+0x181c>  // b.none
  4042cc:	cmp	w0, #0x8
  4042d0:	b.eq	404394 <ferror@plt+0x1964>  // b.none
  4042d4:	cbnz	w0, 4043f0 <ferror@plt+0x19c0>
  4042d8:	ldr	x0, [x25, #968]
  4042dc:	strb	wzr, [x0]
  4042e0:	mov	w0, #0x0                   	// #0
  4042e4:	bl	4029b0 <alarm@plt>
  4042e8:	cbz	w21, 40442c <ferror@plt+0x19fc>
  4042ec:	mov	x0, x19
  4042f0:	bl	4032fc <ferror@plt+0x8cc>
  4042f4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4042f8:	add	x0, x0, #0x1c8
  4042fc:	bl	4026e0 <puts@plt>
  404300:	mov	x21, x23
  404304:	b	404090 <ferror@plt+0x1660>
  404308:	cmp	w1, #0x16
  40430c:	b.hi	404328 <ferror@plt+0x18f8>  // b.pmore
  404310:	mov	x0, #0x1                   	// #1
  404314:	lsl	x0, x0, x1
  404318:	mov	x1, #0x2d                  	// #45
  40431c:	movk	x1, #0x40, lsl #16
  404320:	tst	x0, x1
  404324:	b.ne	40424c <ferror@plt+0x181c>  // b.any
  404328:	mov	w2, #0x5                   	// #5
  40432c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404330:	add	x1, x1, #0x198
  404334:	mov	x0, #0x0                   	// #0
  404338:	bl	4028e0 <dcgettext@plt>
  40433c:	ldr	x1, [x19, #16]
  404340:	bl	402730 <warn@plt>
  404344:	b	40424c <ferror@plt+0x181c>
  404348:	mov	w2, #0x7                   	// #7
  40434c:	mov	w3, #0x1                   	// #1
  404350:	mov	w1, w3
  404354:	tst	w0, w1
  404358:	cinc	w3, w3, ne  // ne = any
  40435c:	lsl	w1, w1, #1
  404360:	subs	w2, w2, #0x1
  404364:	b.ne	404354 <ferror@plt+0x1924>  // b.any
  404368:	and	w3, w3, #0x1
  40436c:	mov	w1, #0x2                   	// #2
  404370:	sub	w3, w1, w3
  404374:	ldr	w1, [x19, #60]
  404378:	orr	w3, w3, w1
  40437c:	str	w3, [x19, #60]
  404380:	b	4042b4 <ferror@plt+0x1884>
  404384:	cmp	w0, #0x15
  404388:	b.eq	4043c8 <ferror@plt+0x1998>  // b.none
  40438c:	cmp	w0, #0x7f
  404390:	b.ne	4043b0 <ferror@plt+0x1980>  // b.any
  404394:	str	w1, [x19, #48]
  404398:	ldr	x0, [x25, #968]
  40439c:	cmp	x0, x23
  4043a0:	b.ls	40427c <ferror@plt+0x184c>  // b.plast
  4043a4:	sub	x0, x0, #0x1
  4043a8:	str	x0, [x25, #968]
  4043ac:	b	40427c <ferror@plt+0x184c>
  4043b0:	cmp	w0, #0xd
  4043b4:	b.ne	4043f0 <ferror@plt+0x19c0>  // b.any
  4043b8:	ldr	x0, [x25, #968]
  4043bc:	strb	wzr, [x0]
  4043c0:	str	w1, [x19, #56]
  4043c4:	b	40427c <ferror@plt+0x184c>
  4043c8:	mov	w0, #0x15                  	// #21
  4043cc:	str	w0, [x19, #52]
  4043d0:	ldr	x0, [x25, #968]
  4043d4:	cmp	x0, x23
  4043d8:	b.ls	40427c <ferror@plt+0x184c>  // b.plast
  4043dc:	sub	x0, x0, #0x1
  4043e0:	cmp	x23, x0
  4043e4:	b.ne	4043dc <ferror@plt+0x19ac>  // b.any
  4043e8:	str	x23, [x25, #968]
  4043ec:	b	40427c <ferror@plt+0x184c>
  4043f0:	ldr	x1, [x25, #968]
  4043f4:	sub	x2, x1, x23
  4043f8:	cmp	x2, #0x7e
  4043fc:	b.hi	404410 <ferror@plt+0x19e0>  // b.pmore
  404400:	add	x2, x1, #0x1
  404404:	str	x2, [x25, #968]
  404408:	strb	w0, [x1]
  40440c:	b	40427c <ferror@plt+0x184c>
  404410:	ldr	x2, [x19, #16]
  404414:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404418:	add	x1, x1, #0x1a8
  40441c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  404420:	ldr	x0, [x0, #952]
  404424:	bl	4029d0 <fprintf@plt>
  404428:	b	40424c <ferror@plt+0x181c>
  40442c:	mov	x21, x23
  404430:	add	x2, x19, #0x44
  404434:	mov	w1, #0x2                   	// #2
  404438:	mov	w0, w26
  40443c:	bl	402890 <tcsetattr@plt>
  404440:	mov	x0, x19
  404444:	bl	4032fc <ferror@plt+0x8cc>
  404448:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40444c:	add	x0, x0, #0x1c8
  404450:	bl	4026e0 <puts@plt>
  404454:	cbnz	x21, 404090 <ferror@plt+0x1660>
  404458:	b	4044e4 <ferror@plt+0x1ab4>
  40445c:	mov	w0, #0x1                   	// #1
  404460:	bl	402380 <exit@plt>
  404464:	mov	w2, #0x5                   	// #5
  404468:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40446c:	add	x1, x1, #0x1d0
  404470:	bl	4028e0 <dcgettext@plt>
  404474:	bl	402730 <warn@plt>
  404478:	b	4040c4 <ferror@plt+0x1694>
  40447c:	mov	x0, x24
  404480:	bl	403518 <ferror@plt+0xae8>
  404484:	adrp	x20, 41a000 <ferror@plt+0x175d0>
  404488:	add	x20, x20, #0x3e8
  40448c:	add	x2, x20, #0x140
  404490:	mov	x1, #0x1                   	// #1
  404494:	mov	w0, #0x3                   	// #3
  404498:	bl	403164 <ferror@plt+0x734>
  40449c:	add	x2, x20, #0xa8
  4044a0:	mov	x1, #0x1                   	// #1
  4044a4:	mov	w0, #0x14                  	// #20
  4044a8:	bl	403164 <ferror@plt+0x734>
  4044ac:	add	x2, x20, #0x10
  4044b0:	mov	x1, #0x1                   	// #1
  4044b4:	mov	w0, #0x2                   	// #2
  4044b8:	bl	403164 <ferror@plt+0x734>
  4044bc:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4044c0:	ldr	x20, [x0, #952]
  4044c4:	mov	w2, #0x5                   	// #5
  4044c8:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4044cc:	add	x1, x1, #0x1e0
  4044d0:	mov	x0, #0x0                   	// #0
  4044d4:	bl	4028e0 <dcgettext@plt>
  4044d8:	mov	x1, x0
  4044dc:	mov	x0, x20
  4044e0:	bl	4029d0 <fprintf@plt>
  4044e4:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4044e8:	ldr	w0, [x0, #1000]
  4044ec:	cbnz	w0, 4044f8 <ferror@plt+0x1ac8>
  4044f0:	mov	w0, #0x0                   	// #0
  4044f4:	bl	402380 <exit@plt>
  4044f8:	mov	x0, x19
  4044fc:	bl	4032fc <ferror@plt+0x8cc>
  404500:	mov	w2, #0x5                   	// #5
  404504:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404508:	add	x1, x1, #0x218
  40450c:	mov	x0, #0x0                   	// #0
  404510:	bl	4028e0 <dcgettext@plt>
  404514:	bl	402870 <warnx@plt>
  404518:	b	4044f0 <ferror@plt+0x1ac0>
  40451c:	mov	w2, w22
  404520:	mov	x1, x20
  404524:	mov	x0, #0x0                   	// #0
  404528:	bl	4028e0 <dcgettext@plt>
  40452c:	bl	402730 <warn@plt>
  404530:	ldr	x19, [x19]
  404534:	cmp	x19, x21
  404538:	b.eq	4045ec <ferror@plt+0x1bbc>  // b.none
  40453c:	ldr	w0, [x19, #40]
  404540:	cmp	w0, #0xf
  404544:	b.gt	4045ec <ferror@plt+0x1bbc>
  404548:	bl	402480 <fork@plt>
  40454c:	str	w0, [x19, #44]
  404550:	cmn	w0, #0x1
  404554:	b.eq	40451c <ferror@plt+0x1aec>  // b.none
  404558:	cbnz	w0, 404530 <ferror@plt+0x1b00>
  40455c:	mov	x2, #0x0                   	// #0
  404560:	mov	x1, #0x0                   	// #0
  404564:	mov	w0, #0x11                  	// #17
  404568:	bl	403164 <ferror@plt+0x734>
  40456c:	ldr	w20, [x19, #36]
  404570:	bl	4024f0 <getpid@plt>
  404574:	mov	w23, w0
  404578:	mov	w0, #0x0                   	// #0
  40457c:	bl	4023c0 <getpgid@plt>
  404580:	mov	w22, w0
  404584:	bl	402560 <getppid@plt>
  404588:	bl	4023c0 <getpgid@plt>
  40458c:	mov	w25, w0
  404590:	mov	w0, w20
  404594:	bl	4026a0 <tcgetpgrp@plt>
  404598:	mov	w21, w0
  40459c:	ldr	w1, [x19, #32]
  4045a0:	tbnz	w1, #1, 403f88 <ferror@plt+0x1558>
  4045a4:	cmp	w22, w0
  4045a8:	ccmp	w25, w0, #0x4, ne  // ne = any
  4045ac:	b.ne	403e6c <ferror@plt+0x143c>  // b.any
  4045b0:	mov	w1, #0x0                   	// #0
  4045b4:	mov	w0, w20
  4045b8:	bl	402920 <dup2@plt>
  4045bc:	mov	w1, #0x1                   	// #1
  4045c0:	mov	w0, w20
  4045c4:	bl	402920 <dup2@plt>
  4045c8:	mov	w1, #0x2                   	// #2
  4045cc:	mov	w0, w20
  4045d0:	bl	402920 <dup2@plt>
  4045d4:	str	wzr, [x19, #36]
  4045d8:	mov	w20, #0x3                   	// #3
  4045dc:	mov	w23, #0x1                   	// #1
  4045e0:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4045e4:	add	x22, x22, #0x3e8
  4045e8:	b	403f74 <ferror@plt+0x1544>
  4045ec:	mov	w19, #0x4                   	// #4
  4045f0:	str	wzr, [sp, #480]
  4045f4:	mov	w3, w19
  4045f8:	add	x2, sp, #0x1d0
  4045fc:	mov	w1, #0x0                   	// #0
  404600:	mov	w0, #0x0                   	// #0
  404604:	bl	402630 <waitid@plt>
  404608:	cbz	w0, 404648 <ferror@plt+0x1c18>
  40460c:	tbz	w0, #31, 404628 <ferror@plt+0x1bf8>
  404610:	bl	402990 <__errno_location@plt>
  404614:	ldr	w0, [x0]
  404618:	cmp	w0, #0xa
  40461c:	b.eq	404648 <ferror@plt+0x1c18>  // b.none
  404620:	cmp	w0, #0x4
  404624:	b.eq	4045f0 <ferror@plt+0x1bc0>  // b.none
  404628:	mov	w2, #0x5                   	// #5
  40462c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404630:	add	x1, x1, #0x238
  404634:	mov	x0, #0x0                   	// #0
  404638:	bl	4028e0 <dcgettext@plt>
  40463c:	mov	x1, x0
  404640:	mov	w0, #0x1                   	// #1
  404644:	bl	402940 <errx@plt>
  404648:	ldr	x19, [sp, #608]
  40464c:	mov	w20, #0x0                   	// #0
  404650:	add	x21, sp, #0x260
  404654:	mov	w23, #0xf                   	// #15
  404658:	mov	w22, #0xffffffff            	// #-1
  40465c:	b	404670 <ferror@plt+0x1c40>
  404660:	mov	w1, w23
  404664:	bl	402460 <kill@plt>
  404668:	add	w20, w20, #0x1
  40466c:	ldr	x19, [x19]
  404670:	cmp	x19, x21
  404674:	b.eq	40469c <ferror@plt+0x1c6c>  // b.none
  404678:	ldr	w0, [x19, #36]
  40467c:	tbnz	w0, #31, 40466c <ferror@plt+0x1c3c>
  404680:	ldr	w0, [x19, #44]
  404684:	tbnz	w0, #31, 40466c <ferror@plt+0x1c3c>
  404688:	ldr	w1, [sp, #480]
  40468c:	cmp	w0, w1
  404690:	b.ne	404660 <ferror@plt+0x1c30>  // b.any
  404694:	str	w22, [x19, #44]
  404698:	b	40466c <ferror@plt+0x1c3c>
  40469c:	add	x0, sp, #0x150
  4046a0:	bl	402580 <sigemptyset@plt>
  4046a4:	mov	w1, #0x11                  	// #17
  4046a8:	add	x0, sp, #0x150
  4046ac:	bl	402950 <sigaddset@plt>
  4046b0:	mov	w21, #0x5                   	// #5
  4046b4:	add	x19, sp, #0x260
  4046b8:	b	4046d4 <ferror@plt+0x1ca4>
  4046bc:	bl	402990 <__errno_location@plt>
  4046c0:	ldr	w0, [x0]
  4046c4:	cmp	w0, #0xa
  4046c8:	b.eq	404728 <ferror@plt+0x1cf8>  // b.none
  4046cc:	cmp	w0, #0x4
  4046d0:	b.ne	404704 <ferror@plt+0x1cd4>  // b.any
  4046d4:	cbz	w20, 404728 <ferror@plt+0x1cf8>
  4046d8:	str	wzr, [sp, #480]
  4046dc:	mov	w3, w21
  4046e0:	add	x2, sp, #0x1d0
  4046e4:	mov	w1, #0x0                   	// #0
  4046e8:	mov	w0, #0x0                   	// #0
  4046ec:	bl	402630 <waitid@plt>
  4046f0:	tbnz	w0, #31, 4046bc <ferror@plt+0x1c8c>
  4046f4:	cbnz	w0, 404704 <ferror@plt+0x1cd4>
  4046f8:	ldr	w2, [sp, #480]
  4046fc:	cmp	w2, #0x0
  404700:	b.gt	404740 <ferror@plt+0x1d10>
  404704:	add	x2, sp, #0x250
  404708:	mov	x1, #0x0                   	// #0
  40470c:	add	x0, sp, #0x150
  404710:	bl	402410 <sigtimedwait@plt>
  404714:	tbz	w0, #31, 4046d4 <ferror@plt+0x1ca4>
  404718:	bl	402990 <__errno_location@plt>
  40471c:	ldr	w0, [x0]
  404720:	cmp	w0, #0xb
  404724:	b.ne	4046d4 <ferror@plt+0x1ca4>  // b.any
  404728:	mov	x2, #0x0                   	// #0
  40472c:	mov	x1, #0x0                   	// #0
  404730:	mov	w0, #0x11                  	// #17
  404734:	bl	403164 <ferror@plt+0x734>
  404738:	mov	w0, #0x0                   	// #0
  40473c:	b	4047a0 <ferror@plt+0x1d70>
  404740:	ldr	x0, [sp, #608]
  404744:	mov	w3, #0xffffffff            	// #-1
  404748:	b	404750 <ferror@plt+0x1d20>
  40474c:	ldr	x0, [x0]
  404750:	cmp	x0, x19
  404754:	b.eq	4046d4 <ferror@plt+0x1ca4>  // b.none
  404758:	ldr	w1, [x0, #36]
  40475c:	tbnz	w1, #31, 40474c <ferror@plt+0x1d1c>
  404760:	ldr	w1, [x0, #44]
  404764:	cmp	w1, #0x0
  404768:	ccmp	w2, w1, #0x0, ge  // ge = tcont
  40476c:	b.ne	40474c <ferror@plt+0x1d1c>  // b.any
  404770:	str	w3, [x0, #44]
  404774:	sub	w20, w20, #0x1
  404778:	b	40474c <ferror@plt+0x1d1c>
  40477c:	mov	w2, #0x5                   	// #5
  404780:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404784:	add	x1, x1, #0x258
  404788:	mov	x0, #0x0                   	// #0
  40478c:	bl	4028e0 <dcgettext@plt>
  404790:	bl	402870 <warnx@plt>
  404794:	mov	w0, #0x2                   	// #2
  404798:	bl	4025f0 <sleep@plt>
  40479c:	mov	w0, #0x1                   	// #1
  4047a0:	ldp	x19, x20, [sp, #16]
  4047a4:	ldp	x21, x22, [sp, #32]
  4047a8:	ldp	x23, x24, [sp, #48]
  4047ac:	ldp	x25, x26, [sp, #64]
  4047b0:	ldp	x27, x28, [sp, #80]
  4047b4:	ldp	x29, x30, [sp]
  4047b8:	add	sp, sp, #0x270
  4047bc:	ret
  4047c0:	cbz	w19, 40477c <ferror@plt+0x1d4c>
  4047c4:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  4047c8:	add	x1, x1, #0x3e8
  4047cc:	add	x0, x1, #0x1d8
  4047d0:	adrp	x2, 407000 <ferror@plt+0x45d0>
  4047d4:	add	x2, x2, #0xd28
  4047d8:	str	x2, [x1, #472]
  4047dc:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4047e0:	add	x1, x1, #0x120
  4047e4:	str	x1, [x0, #8]
  4047e8:	adrp	x2, 407000 <ferror@plt+0x45d0>
  4047ec:	add	x2, x2, #0xff0
  4047f0:	str	x2, [x0, #24]
  4047f4:	adrp	x2, 407000 <ferror@plt+0x45d0>
  4047f8:	add	x2, x2, #0xce0
  4047fc:	str	x2, [x0, #32]
  404800:	str	x1, [x0, #40]
  404804:	str	wzr, [x0, #16]
  404808:	str	wzr, [x0, #20]
  40480c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404810:	add	x1, x1, #0x0
  404814:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404818:	add	x0, x0, #0x8
  40481c:	bl	402500 <fopen@plt>
  404820:	mov	x20, x0
  404824:	cbz	x0, 403c30 <ferror@plt+0x1200>
  404828:	adrp	x21, 41e000 <__progname@@GLIBC_2.17+0x3c28>
  40482c:	add	x21, x21, #0x7b8
  404830:	mov	w23, #0x4000                	// #16384
  404834:	adrp	x22, 408000 <ferror@plt+0x55d0>
  404838:	add	x22, x22, #0x28
  40483c:	mov	x24, #0x5                   	// #5
  404840:	mov	x2, x20
  404844:	mov	w1, w23
  404848:	mov	x0, x21
  40484c:	bl	4029e0 <fgets@plt>
  404850:	mov	x19, x0
  404854:	str	x0, [sp, #184]
  404858:	cbz	x0, 404910 <ferror@plt+0x1ee0>
  40485c:	mov	x2, x24
  404860:	mov	x1, x22
  404864:	mov	x0, x21
  404868:	bl	402590 <strncmp@plt>
  40486c:	cbnz	w0, 404840 <ferror@plt+0x1e10>
  404870:	add	x19, x19, #0x5
  404874:	str	x19, [sp, #184]
  404878:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40487c:	add	x1, x1, #0x30
  404880:	add	x0, sp, #0xb8
  404884:	bl	402700 <strsep@plt>
  404888:	cbz	x0, 404894 <ferror@plt+0x1e64>
  40488c:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  404890:	str	x0, [x1, #1480]
  404894:	adrp	x19, 408000 <ferror@plt+0x55d0>
  404898:	add	x19, x19, #0x30
  40489c:	mov	x1, x19
  4048a0:	add	x0, sp, #0xb8
  4048a4:	bl	402700 <strsep@plt>
  4048a8:	mov	x1, x19
  4048ac:	add	x0, sp, #0xb8
  4048b0:	bl	402700 <strsep@plt>
  4048b4:	mov	x1, x19
  4048b8:	add	x0, sp, #0xb8
  4048bc:	bl	402700 <strsep@plt>
  4048c0:	cbz	x0, 4048cc <ferror@plt+0x1e9c>
  4048c4:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  4048c8:	str	x0, [x1, #1496]
  4048cc:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4048d0:	add	x1, x1, #0x30
  4048d4:	add	x0, sp, #0xb8
  4048d8:	bl	402700 <strsep@plt>
  4048dc:	cbz	x0, 4048e8 <ferror@plt+0x1eb8>
  4048e0:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  4048e4:	str	x0, [x1, #1504]
  4048e8:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4048ec:	add	x1, x1, #0x1f8
  4048f0:	add	x0, sp, #0xb8
  4048f4:	bl	402700 <strsep@plt>
  4048f8:	cbz	x0, 404904 <ferror@plt+0x1ed4>
  4048fc:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  404900:	str	x0, [x1, #1512]
  404904:	adrp	x0, 41e000 <__progname@@GLIBC_2.17+0x3c28>
  404908:	add	x0, x0, #0x7b8
  40490c:	str	x0, [sp, #184]
  404910:	mov	x0, x20
  404914:	bl	4024e0 <fclose@plt>
  404918:	ldr	x0, [sp, #184]
  40491c:	cbz	x0, 403c54 <ferror@plt+0x1224>
  404920:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  404924:	ldr	x0, [x0, #1480]
  404928:	bl	402be0 <ferror@plt+0x1b0>
  40492c:	cbz	w0, 403c74 <ferror@plt+0x1244>
  404930:	adrp	x24, 41a000 <ferror@plt+0x175d0>
  404934:	add	x24, x24, #0x3e8
  404938:	add	x24, x24, #0x1d8
  40493c:	mov	w28, #0x0                   	// #0
  404940:	b	403b60 <ferror@plt+0x1130>
  404944:	mov	x0, x19
  404948:	bl	4032fc <ferror@plt+0x8cc>
  40494c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404950:	add	x0, x0, #0x1c8
  404954:	bl	4026e0 <puts@plt>
  404958:	b	4044e4 <ferror@plt+0x1ab4>
  40495c:	stp	x29, x30, [sp, #-288]!
  404960:	mov	x29, sp
  404964:	str	x19, [sp, #16]
  404968:	str	x1, [sp, #232]
  40496c:	str	x2, [sp, #240]
  404970:	str	x3, [sp, #248]
  404974:	str	x4, [sp, #256]
  404978:	str	x5, [sp, #264]
  40497c:	str	x6, [sp, #272]
  404980:	str	x7, [sp, #280]
  404984:	str	q0, [sp, #96]
  404988:	str	q1, [sp, #112]
  40498c:	str	q2, [sp, #128]
  404990:	str	q3, [sp, #144]
  404994:	str	q4, [sp, #160]
  404998:	str	q5, [sp, #176]
  40499c:	str	q6, [sp, #192]
  4049a0:	str	q7, [sp, #208]
  4049a4:	add	x1, sp, #0x120
  4049a8:	str	x1, [sp, #64]
  4049ac:	str	x1, [sp, #72]
  4049b0:	add	x1, sp, #0xe0
  4049b4:	str	x1, [sp, #80]
  4049b8:	mov	w1, #0xffffffc8            	// #-56
  4049bc:	str	w1, [sp, #88]
  4049c0:	mov	w1, #0xffffff80            	// #-128
  4049c4:	str	w1, [sp, #92]
  4049c8:	ldp	x2, x3, [sp, #64]
  4049cc:	stp	x2, x3, [sp, #32]
  4049d0:	ldp	x2, x3, [sp, #80]
  4049d4:	stp	x2, x3, [sp, #48]
  4049d8:	adrp	x19, 41a000 <ferror@plt+0x175d0>
  4049dc:	add	x2, sp, #0x20
  4049e0:	mov	x1, x0
  4049e4:	ldr	x0, [x19, #952]
  4049e8:	bl	402970 <vfprintf@plt>
  4049ec:	ldr	x1, [x19, #952]
  4049f0:	mov	w0, #0xa                   	// #10
  4049f4:	bl	402450 <fputc@plt>
  4049f8:	ldr	x19, [sp, #16]
  4049fc:	ldp	x29, x30, [sp], #288
  404a00:	ret
  404a04:	mov	x12, #0x10c0                	// #4288
  404a08:	sub	sp, sp, x12
  404a0c:	stp	x29, x30, [sp]
  404a10:	mov	x29, sp
  404a14:	stp	x19, x20, [sp, #16]
  404a18:	stp	x21, x22, [sp, #32]
  404a1c:	mov	x20, x0
  404a20:	mov	x21, x1
  404a24:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  404a28:	ldr	w0, [x0, #1976]
  404a2c:	cbnz	w0, 404b1c <ferror@plt+0x20ec>
  404a30:	ubfx	w3, w21, #8, #12
  404a34:	lsr	x4, x21, #12
  404a38:	lsr	x0, x21, #32
  404a3c:	and	w0, w0, #0xfffff000
  404a40:	bfxil	w4, w21, #0, #8
  404a44:	orr	w3, w0, w3
  404a48:	adrp	x2, 408000 <ferror@plt+0x55d0>
  404a4c:	add	x2, x2, #0x390
  404a50:	mov	x1, #0x1000                	// #4096
  404a54:	add	x0, sp, #0xc0
  404a58:	bl	402490 <snprintf@plt>
  404a5c:	mov	x1, #0x0                   	// #0
  404a60:	add	x0, sp, #0xc0
  404a64:	bl	4028f0 <realpath@plt>
  404a68:	cbnz	x0, 404b64 <ferror@plt+0x2134>
  404a6c:	stp	x23, x24, [sp, #48]
  404a70:	mov	x0, x20
  404a74:	bl	402850 <dirfd@plt>
  404a78:	mov	w22, w0
  404a7c:	mov	x0, x20
  404a80:	bl	402750 <rewinddir@plt>
  404a84:	adrp	x23, 408000 <ferror@plt+0x55d0>
  404a88:	add	x23, x23, #0x3a0
  404a8c:	mov	x24, #0x1000                	// #4096
  404a90:	mov	x0, x20
  404a94:	bl	402640 <readdir@plt>
  404a98:	cbz	x0, 404b60 <ferror@plt+0x2130>
  404a9c:	ldrb	w2, [x0, #18]
  404aa0:	and	w2, w2, #0xfffffffd
  404aa4:	tst	w2, #0xff
  404aa8:	b.ne	404a90 <ferror@plt+0x2060>  // b.any
  404aac:	add	x19, x0, #0x13
  404ab0:	mov	w4, #0x0                   	// #0
  404ab4:	add	x3, sp, #0x40
  404ab8:	mov	x2, x19
  404abc:	mov	w1, w22
  404ac0:	mov	w0, #0x0                   	// #0
  404ac4:	bl	402a20 <__fxstatat@plt>
  404ac8:	tbnz	w0, #31, 404a90 <ferror@plt+0x2060>
  404acc:	ldr	w0, [sp, #80]
  404ad0:	and	w0, w0, #0xf000
  404ad4:	cmp	w0, #0x2, lsl #12
  404ad8:	b.ne	404a90 <ferror@plt+0x2060>  // b.any
  404adc:	ldr	x0, [sp, #96]
  404ae0:	cmp	x0, x21
  404ae4:	b.ne	404a90 <ferror@plt+0x2060>  // b.any
  404ae8:	mov	x3, x19
  404aec:	mov	x2, x23
  404af0:	mov	x1, x24
  404af4:	add	x0, sp, #0xc0
  404af8:	bl	402490 <snprintf@plt>
  404afc:	cmp	w0, #0xfff
  404b00:	b.hi	404a90 <ferror@plt+0x2060>  // b.pmore
  404b04:	mov	x1, #0x0                   	// #0
  404b08:	add	x0, sp, #0xc0
  404b0c:	bl	4028f0 <realpath@plt>
  404b10:	cbz	x0, 404a90 <ferror@plt+0x2060>
  404b14:	ldp	x23, x24, [sp, #48]
  404b18:	b	404b64 <ferror@plt+0x2134>
  404b1c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  404b20:	ldr	x3, [x0, #952]
  404b24:	mov	x2, #0x10                  	// #16
  404b28:	mov	x1, #0x1                   	// #1
  404b2c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404b30:	add	x0, x0, #0x360
  404b34:	bl	402800 <fwrite@plt>
  404b38:	ubfx	w1, w21, #8, #12
  404b3c:	lsr	x2, x21, #12
  404b40:	lsr	x0, x21, #32
  404b44:	and	w0, w0, #0xfffff000
  404b48:	bfxil	w2, w21, #0, #8
  404b4c:	orr	w1, w0, w1
  404b50:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404b54:	add	x0, x0, #0x378
  404b58:	bl	40495c <ferror@plt+0x1f2c>
  404b5c:	b	404a30 <ferror@plt+0x2000>
  404b60:	ldp	x23, x24, [sp, #48]
  404b64:	ldp	x19, x20, [sp, #16]
  404b68:	ldp	x21, x22, [sp, #32]
  404b6c:	ldp	x29, x30, [sp]
  404b70:	mov	x12, #0x10c0                	// #4288
  404b74:	add	sp, sp, x12
  404b78:	ret
  404b7c:	stp	x29, x30, [sp, #-48]!
  404b80:	mov	x29, sp
  404b84:	str	x19, [sp, #16]
  404b88:	mov	x19, x0
  404b8c:	str	xzr, [sp, #40]
  404b90:	str	xzr, [sp, #32]
  404b94:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  404b98:	ldr	w0, [x0, #1976]
  404b9c:	cbnz	w0, 404c10 <ferror@plt+0x21e0>
  404ba0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404ba4:	add	x1, x1, #0x3b8
  404ba8:	mov	x0, x19
  404bac:	bl	402500 <fopen@plt>
  404bb0:	mov	x19, x0
  404bb4:	cbz	x0, 404c00 <ferror@plt+0x21d0>
  404bb8:	mov	x3, x0
  404bbc:	mov	w2, #0xa                   	// #10
  404bc0:	add	x1, sp, #0x20
  404bc4:	add	x0, sp, #0x28
  404bc8:	bl	4029c0 <__getdelim@plt>
  404bcc:	tbnz	x0, #63, 404bf4 <ferror@plt+0x21c4>
  404bd0:	cbz	x0, 404be0 <ferror@plt+0x21b0>
  404bd4:	ldr	x1, [sp, #40]
  404bd8:	add	x0, x1, x0
  404bdc:	sturb	wzr, [x0, #-1]
  404be0:	mov	w1, #0xa                   	// #10
  404be4:	ldr	x0, [sp, #40]
  404be8:	bl	4027f0 <strchr@plt>
  404bec:	cbz	x0, 404bf4 <ferror@plt+0x21c4>
  404bf0:	strb	wzr, [x0]
  404bf4:	mov	x0, x19
  404bf8:	bl	4024e0 <fclose@plt>
  404bfc:	ldr	x19, [sp, #40]
  404c00:	mov	x0, x19
  404c04:	ldr	x19, [sp, #16]
  404c08:	ldp	x29, x30, [sp], #48
  404c0c:	ret
  404c10:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  404c14:	ldr	x3, [x0, #952]
  404c18:	mov	x2, #0x10                  	// #16
  404c1c:	mov	x1, #0x1                   	// #1
  404c20:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404c24:	add	x0, x0, #0x360
  404c28:	bl	402800 <fwrite@plt>
  404c2c:	mov	x1, x19
  404c30:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404c34:	add	x0, x0, #0x3a8
  404c38:	bl	40495c <ferror@plt+0x1f2c>
  404c3c:	b	404ba0 <ferror@plt+0x2170>
  404c40:	stp	x29, x30, [sp, #-48]!
  404c44:	mov	x29, sp
  404c48:	str	x19, [sp, #16]
  404c4c:	mov	x2, x0
  404c50:	cbz	x0, 404c98 <ferror@plt+0x2268>
  404c54:	ldrsb	w0, [x0]
  404c58:	mov	x19, #0x0                   	// #0
  404c5c:	cbz	w0, 404c88 <ferror@plt+0x2258>
  404c60:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404c64:	add	x1, x1, #0x3c0
  404c68:	add	x0, sp, #0x28
  404c6c:	bl	402470 <asprintf@plt>
  404c70:	tbnz	w0, #31, 404c88 <ferror@plt+0x2258>
  404c74:	ldr	x0, [sp, #40]
  404c78:	bl	404b7c <ferror@plt+0x214c>
  404c7c:	mov	x19, x0
  404c80:	ldr	x0, [sp, #40]
  404c84:	bl	402790 <free@plt>
  404c88:	mov	x0, x19
  404c8c:	ldr	x19, [sp, #16]
  404c90:	ldp	x29, x30, [sp], #48
  404c94:	ret
  404c98:	mov	x19, x0
  404c9c:	b	404c88 <ferror@plt+0x2258>
  404ca0:	stp	x29, x30, [sp, #-48]!
  404ca4:	mov	x29, sp
  404ca8:	stp	x19, x20, [sp, #16]
  404cac:	cbz	x0, 404d54 <ferror@plt+0x2324>
  404cb0:	mov	x2, x0
  404cb4:	ldrsb	w0, [x0]
  404cb8:	mov	x19, #0x0                   	// #0
  404cbc:	cbnz	w0, 404cd0 <ferror@plt+0x22a0>
  404cc0:	mov	x0, x19
  404cc4:	ldp	x19, x20, [sp, #16]
  404cc8:	ldp	x29, x30, [sp], #48
  404ccc:	ret
  404cd0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404cd4:	add	x1, x1, #0x3e0
  404cd8:	add	x0, sp, #0x28
  404cdc:	bl	402470 <asprintf@plt>
  404ce0:	tbnz	w0, #31, 404cc0 <ferror@plt+0x2290>
  404ce4:	ldr	x0, [sp, #40]
  404ce8:	bl	404b7c <ferror@plt+0x214c>
  404cec:	mov	x20, x0
  404cf0:	cbz	x0, 404d18 <ferror@plt+0x22e8>
  404cf4:	add	x3, sp, #0x24
  404cf8:	add	x2, sp, #0x20
  404cfc:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404d00:	add	x1, x1, #0x3f8
  404d04:	bl	402900 <__isoc99_sscanf@plt>
  404d08:	cmp	w0, #0x2
  404d0c:	b.eq	404d24 <ferror@plt+0x22f4>  // b.none
  404d10:	mov	x0, x20
  404d14:	bl	402790 <free@plt>
  404d18:	ldr	x0, [sp, #40]
  404d1c:	bl	402790 <free@plt>
  404d20:	b	404cc0 <ferror@plt+0x2290>
  404d24:	ldr	w1, [sp, #36]
  404d28:	ldr	w0, [sp, #32]
  404d2c:	ubfiz	x19, x0, #8, #12
  404d30:	lsl	x0, x0, #32
  404d34:	and	x0, x0, #0xfffff00000000000
  404d38:	orr	x0, x19, x0
  404d3c:	ubfiz	x19, x1, #12, #32
  404d40:	and	x19, x19, #0xffffff00000
  404d44:	and	x1, x1, #0xff
  404d48:	orr	x19, x19, x1
  404d4c:	orr	x19, x19, x0
  404d50:	b	404d10 <ferror@plt+0x22e0>
  404d54:	mov	x19, #0x0                   	// #0
  404d58:	b	404cc0 <ferror@plt+0x2290>
  404d5c:	stp	x29, x30, [sp, #-80]!
  404d60:	mov	x29, sp
  404d64:	stp	x19, x20, [sp, #16]
  404d68:	stp	x21, x22, [sp, #32]
  404d6c:	str	x23, [sp, #48]
  404d70:	mov	x20, x0
  404d74:	mov	x22, x1
  404d78:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  404d7c:	ldr	w0, [x0, #1976]
  404d80:	cbnz	w0, 404e58 <ferror@plt+0x2428>
  404d84:	ldr	x0, [x20]
  404d88:	mov	x23, #0x0                   	// #0
  404d8c:	cmp	x20, x0
  404d90:	b.ne	404e88 <ferror@plt+0x2458>  // b.any
  404d94:	mov	x0, x22
  404d98:	bl	402350 <strlen@plt>
  404d9c:	add	x2, x0, #0x81
  404da0:	mov	x1, #0x8                   	// #8
  404da4:	add	x0, sp, #0x48
  404da8:	bl	402600 <posix_memalign@plt>
  404dac:	mov	w21, w0
  404db0:	cbnz	w0, 404e98 <ferror@plt+0x2468>
  404db4:	ldr	x19, [sp, #72]
  404db8:	mov	w0, #0x7f                  	// #127
  404dbc:	str	w0, [x19, #48]
  404dc0:	mov	w0, #0x15                  	// #21
  404dc4:	str	w0, [x19, #52]
  404dc8:	mov	w0, #0x12                  	// #18
  404dcc:	str	w0, [x19, #56]
  404dd0:	str	wzr, [x19, #60]
  404dd4:	str	wzr, [x19, #64]
  404dd8:	ldr	x0, [x20, #8]
  404ddc:	str	x19, [x20, #8]
  404de0:	str	x20, [x19]
  404de4:	str	x0, [x19, #8]
  404de8:	str	x19, [x0]
  404dec:	add	x0, x19, #0x80
  404df0:	str	x0, [x19, #16]
  404df4:	mov	x1, x22
  404df8:	bl	402840 <strcpy@plt>
  404dfc:	str	xzr, [x19, #24]
  404e00:	str	wzr, [x19, #32]
  404e04:	mov	w0, #0xffffffff            	// #-1
  404e08:	str	w0, [x19, #36]
  404e0c:	mov	w0, w21
  404e10:	cbz	x23, 404e1c <ferror@plt+0x23ec>
  404e14:	ldr	w0, [x23, #40]
  404e18:	add	w0, w0, #0x1
  404e1c:	str	w0, [x19, #40]
  404e20:	mov	w0, #0xffffffff            	// #-1
  404e24:	str	w0, [x19, #44]
  404e28:	add	x19, x19, #0x44
  404e2c:	stp	xzr, xzr, [x19]
  404e30:	stp	xzr, xzr, [x19, #16]
  404e34:	stp	xzr, xzr, [x19, #32]
  404e38:	str	xzr, [x19, #48]
  404e3c:	str	wzr, [x19, #56]
  404e40:	mov	w0, w21
  404e44:	ldp	x19, x20, [sp, #16]
  404e48:	ldp	x21, x22, [sp, #32]
  404e4c:	ldr	x23, [sp, #48]
  404e50:	ldp	x29, x30, [sp], #80
  404e54:	ret
  404e58:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  404e5c:	ldr	x3, [x0, #952]
  404e60:	mov	x2, #0x10                  	// #16
  404e64:	mov	x1, #0x1                   	// #1
  404e68:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404e6c:	add	x0, x0, #0x360
  404e70:	bl	402800 <fwrite@plt>
  404e74:	mov	x1, x22
  404e78:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404e7c:	add	x0, x0, #0x400
  404e80:	bl	40495c <ferror@plt+0x1f2c>
  404e84:	b	404d84 <ferror@plt+0x2354>
  404e88:	ldr	x23, [x20, #8]
  404e8c:	cmp	x23, x20
  404e90:	csel	x23, x23, xzr, ne  // ne = any
  404e94:	b	404d94 <ferror@plt+0x2364>
  404e98:	mov	w21, #0xfffffff4            	// #-12
  404e9c:	b	404e40 <ferror@plt+0x2410>
  404ea0:	ret
  404ea4:	ret
  404ea8:	stp	x29, x30, [sp, #-240]!
  404eac:	mov	x29, sp
  404eb0:	stp	x19, x20, [sp, #16]
  404eb4:	stp	x21, x22, [sp, #32]
  404eb8:	stp	x23, x24, [sp, #48]
  404ebc:	mov	x19, x0
  404ec0:	mov	w21, w1
  404ec4:	mov	x20, x2
  404ec8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404ecc:	add	x0, x0, #0x430
  404ed0:	bl	4029a0 <getenv@plt>
  404ed4:	cmp	x0, #0x0
  404ed8:	cset	w1, ne  // ne = any
  404edc:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  404ee0:	str	w1, [x0, #1976]
  404ee4:	cbz	x19, 404ef0 <ferror@plt+0x24c0>
  404ee8:	ldrsb	w0, [x19]
  404eec:	cbnz	w0, 405080 <ferror@plt+0x2650>
  404ef0:	tbz	w21, #31, 404ff8 <ferror@plt+0x25c8>
  404ef4:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  404ef8:	ldr	w22, [x0, #1976]
  404efc:	cbnz	w22, 405958 <ferror@plt+0x2f28>
  404f00:	mov	w23, #0xffffffff            	// #-1
  404f04:	tbnz	w23, #31, 4057b4 <ferror@plt+0x2d84>
  404f08:	add	x2, sp, #0x70
  404f0c:	mov	w1, w23
  404f10:	mov	w0, #0x0                   	// #0
  404f14:	bl	4028c0 <__fxstat@plt>
  404f18:	tbnz	w0, #31, 40509c <ferror@plt+0x266c>
  404f1c:	ldr	x24, [sp, #144]
  404f20:	cbnz	w22, 40513c <ferror@plt+0x270c>
  404f24:	cmp	x24, #0x500
  404f28:	b.eq	40516c <ferror@plt+0x273c>  // b.none
  404f2c:	cmp	x24, #0x501
  404f30:	b.eq	405180 <ferror@plt+0x2750>  // b.none
  404f34:	cmp	x24, #0x502
  404f38:	b.eq	405194 <ferror@plt+0x2764>  // b.none
  404f3c:	cmp	x24, #0x400
  404f40:	b.eq	4051a8 <ferror@plt+0x2778>  // b.none
  404f44:	add	x2, sp, #0x68
  404f48:	mov	x1, #0x5432                	// #21554
  404f4c:	movk	x1, #0x8004, lsl #16
  404f50:	mov	w0, w23
  404f54:	bl	402a00 <ioctl@plt>
  404f58:	tbnz	w0, #31, 4051c8 <ferror@plt+0x2798>
  404f5c:	ldr	w24, [sp, #104]
  404f60:	mov	w0, w23
  404f64:	bl	402670 <close@plt>
  404f68:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404f6c:	add	x0, x0, #0x498
  404f70:	bl	402430 <opendir@plt>
  404f74:	mov	x23, x0
  404f78:	cbz	x0, 4050a4 <ferror@plt+0x2674>
  404f7c:	mov	w1, w24
  404f80:	bl	404a04 <ferror@plt+0x1fd4>
  404f84:	mov	x24, x0
  404f88:	mov	x0, x23
  404f8c:	bl	402660 <closedir@plt>
  404f90:	cbz	x24, 404fb0 <ferror@plt+0x2580>
  404f94:	mov	x1, x24
  404f98:	mov	x0, x20
  404f9c:	bl	404d5c <ferror@plt+0x232c>
  404fa0:	mov	w23, w0
  404fa4:	mov	x0, x24
  404fa8:	bl	402790 <free@plt>
  404fac:	tbnz	w23, #31, 4051d4 <ferror@plt+0x27a4>
  404fb0:	ldr	x0, [x20]
  404fb4:	cmp	x20, x0
  404fb8:	b.eq	4050a4 <ferror@plt+0x2674>  // b.none
  404fbc:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  404fc0:	ldr	w0, [x0, #1976]
  404fc4:	cbz	w0, 405124 <ferror@plt+0x26f4>
  404fc8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  404fcc:	ldr	x3, [x0, #952]
  404fd0:	mov	x2, #0x10                  	// #16
  404fd4:	mov	x1, #0x1                   	// #1
  404fd8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404fdc:	add	x0, x0, #0x360
  404fe0:	bl	402800 <fwrite@plt>
  404fe4:	mov	w1, w22
  404fe8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404fec:	add	x0, x0, #0x4a0
  404ff0:	bl	40495c <ferror@plt+0x1f2c>
  404ff4:	b	405124 <ferror@plt+0x26f4>
  404ff8:	mov	w0, w21
  404ffc:	bl	402390 <dup@plt>
  405000:	mov	w23, w0
  405004:	mov	w22, #0x0                   	// #0
  405008:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  40500c:	ldr	w0, [x0, #1976]
  405010:	cbz	w0, 404f04 <ferror@plt+0x24d4>
  405014:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405018:	ldr	x3, [x0, #952]
  40501c:	mov	x2, #0x10                  	// #16
  405020:	mov	x1, #0x1                   	// #1
  405024:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405028:	add	x0, x0, #0x360
  40502c:	bl	402800 <fwrite@plt>
  405030:	mov	w2, w21
  405034:	mov	x1, x19
  405038:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40503c:	add	x0, x0, #0x440
  405040:	bl	40495c <ferror@plt+0x1f2c>
  405044:	tbnz	w23, #31, 4051dc <ferror@plt+0x27ac>
  405048:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  40504c:	ldr	w0, [x0, #1976]
  405050:	cbz	w0, 404f08 <ferror@plt+0x24d8>
  405054:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405058:	ldr	x3, [x0, #952]
  40505c:	mov	x2, #0x10                  	// #16
  405060:	mov	x1, #0x1                   	// #1
  405064:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405068:	add	x0, x0, #0x360
  40506c:	bl	402800 <fwrite@plt>
  405070:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405074:	add	x0, x0, #0x470
  405078:	bl	40495c <ferror@plt+0x1f2c>
  40507c:	b	404f08 <ferror@plt+0x24d8>
  405080:	mov	w1, #0x902                 	// #2306
  405084:	movk	w1, #0x8, lsl #16
  405088:	mov	x0, x19
  40508c:	bl	402530 <open@plt>
  405090:	mov	w23, w0
  405094:	mov	w22, #0x1                   	// #1
  405098:	b	405008 <ferror@plt+0x25d8>
  40509c:	mov	w0, w23
  4050a0:	bl	402670 <close@plt>
  4050a4:	tbnz	w21, #31, 405118 <ferror@plt+0x26e8>
  4050a8:	cbz	x19, 4050b4 <ferror@plt+0x2684>
  4050ac:	ldrsb	w0, [x19]
  4050b0:	cbnz	w0, 4050d0 <ferror@plt+0x26a0>
  4050b4:	mov	w0, w21
  4050b8:	bl	402400 <ttyname@plt>
  4050bc:	mov	x19, x0
  4050c0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4050c4:	add	x0, x0, #0x410
  4050c8:	cmp	x19, #0x0
  4050cc:	csel	x19, x0, x19, eq  // eq = none
  4050d0:	mov	x0, x19
  4050d4:	bl	402650 <strdup@plt>
  4050d8:	mov	x19, x0
  4050dc:	cbz	x0, 405554 <ferror@plt+0x2b24>
  4050e0:	mov	x1, x0
  4050e4:	mov	x0, x20
  4050e8:	bl	404d5c <ferror@plt+0x232c>
  4050ec:	mov	w23, w0
  4050f0:	mov	x0, x19
  4050f4:	bl	402790 <free@plt>
  4050f8:	tbnz	w23, #31, 40555c <ferror@plt+0x2b2c>
  4050fc:	ldr	x0, [x20]
  405100:	cmp	x20, x0
  405104:	b.eq	405564 <ferror@plt+0x2b34>  // b.none
  405108:	ldr	x0, [x20, #8]
  40510c:	cmp	x0, #0x0
  405110:	ccmp	x0, x20, #0x4, ne  // ne = any
  405114:	b.ne	40551c <ferror@plt+0x2aec>  // b.any
  405118:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  40511c:	ldr	w0, [x0, #1976]
  405120:	cbnz	w0, 405524 <ferror@plt+0x2af4>
  405124:	mov	w0, w22
  405128:	ldp	x19, x20, [sp, #16]
  40512c:	ldp	x21, x22, [sp, #32]
  405130:	ldp	x23, x24, [sp, #48]
  405134:	ldp	x29, x30, [sp], #240
  405138:	ret
  40513c:	add	x2, sp, #0x70
  405140:	mov	w1, w21
  405144:	mov	w0, #0x0                   	// #0
  405148:	bl	4028c0 <__fxstat@plt>
  40514c:	tbnz	w0, #31, 40515c <ferror@plt+0x272c>
  405150:	ldr	x0, [sp, #144]
  405154:	cmp	x0, x24
  405158:	b.eq	404f24 <ferror@plt+0x24f4>  // b.none
  40515c:	mov	w1, w21
  405160:	mov	w0, w23
  405164:	bl	402920 <dup2@plt>
  405168:	b	404f24 <ferror@plt+0x24f4>
  40516c:	mov	w0, w23
  405170:	bl	402670 <close@plt>
  405174:	adrp	x19, 408000 <ferror@plt+0x55d0>
  405178:	add	x19, x19, #0x410
  40517c:	b	4050a4 <ferror@plt+0x2674>
  405180:	stp	x25, x26, [sp, #64]
  405184:	stp	x27, x28, [sp, #80]
  405188:	mov	w0, w23
  40518c:	bl	402670 <close@plt>
  405190:	b	405994 <ferror@plt+0x2f64>
  405194:	mov	w0, w23
  405198:	bl	402670 <close@plt>
  40519c:	adrp	x19, 408000 <ferror@plt+0x55d0>
  4051a0:	add	x19, x19, #0x410
  4051a4:	b	4050a4 <ferror@plt+0x2674>
  4051a8:	add	x2, sp, #0x68
  4051ac:	mov	x1, #0x5603                	// #22019
  4051b0:	mov	w0, w23
  4051b4:	bl	402a00 <ioctl@plt>
  4051b8:	tbz	w0, #31, 404f44 <ferror@plt+0x2514>
  4051bc:	mov	w0, w23
  4051c0:	bl	402670 <close@plt>
  4051c4:	b	4050a4 <ferror@plt+0x2674>
  4051c8:	mov	w0, w23
  4051cc:	bl	402670 <close@plt>
  4051d0:	b	4050a4 <ferror@plt+0x2674>
  4051d4:	mov	w22, w23
  4051d8:	b	405124 <ferror@plt+0x26f4>
  4051dc:	stp	x25, x26, [sp, #64]
  4051e0:	stp	x27, x28, [sp, #80]
  4051e4:	b	405994 <ferror@plt+0x2f64>
  4051e8:	ldr	x0, [x20]
  4051ec:	cmp	x0, x20
  4051f0:	cset	w28, eq  // eq = none
  4051f4:	mov	x0, x24
  4051f8:	bl	402660 <closedir@plt>
  4051fc:	mov	x0, x23
  405200:	bl	4024e0 <fclose@plt>
  405204:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  405208:	ldr	w0, [x0, #1976]
  40520c:	cbnz	w0, 40522c <ferror@plt+0x27fc>
  405210:	cbz	w28, 4059cc <ferror@plt+0x2f9c>
  405214:	tbz	w28, #31, 405914 <ferror@plt+0x2ee4>
  405218:	mov	w22, w28
  40521c:	ldp	x25, x26, [sp, #64]
  405220:	ldp	x27, x28, [sp, #80]
  405224:	b	405124 <ferror@plt+0x26f4>
  405228:	mov	w28, #0x2                   	// #2
  40522c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405230:	ldr	x3, [x0, #952]
  405234:	mov	x2, #0x10                  	// #16
  405238:	mov	x1, #0x1                   	// #1
  40523c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405240:	add	x0, x0, #0x360
  405244:	bl	402800 <fwrite@plt>
  405248:	mov	w1, w28
  40524c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405250:	add	x0, x0, #0x4f8
  405254:	bl	40495c <ferror@plt+0x1f2c>
  405258:	b	405210 <ferror@plt+0x27e0>
  40525c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405260:	ldr	x3, [x0, #952]
  405264:	mov	x2, #0x10                  	// #16
  405268:	mov	x1, #0x1                   	// #1
  40526c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405270:	add	x0, x0, #0x360
  405274:	bl	402800 <fwrite@plt>
  405278:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40527c:	add	x0, x0, #0x508
  405280:	bl	40495c <ferror@plt+0x1f2c>
  405284:	b	405920 <ferror@plt+0x2ef0>
  405288:	mov	x1, x24
  40528c:	mov	x0, x26
  405290:	bl	404a04 <ferror@plt+0x1fd4>
  405294:	mov	x23, x0
  405298:	cbz	x0, 4052b8 <ferror@plt+0x2888>
  40529c:	mov	x1, x0
  4052a0:	mov	x0, x20
  4052a4:	bl	404d5c <ferror@plt+0x232c>
  4052a8:	mov	w24, w0
  4052ac:	mov	x0, x23
  4052b0:	bl	402790 <free@plt>
  4052b4:	tbnz	w24, #31, 405318 <ferror@plt+0x28e8>
  4052b8:	mov	x1, x25
  4052bc:	add	x0, sp, #0x70
  4052c0:	bl	402700 <strsep@plt>
  4052c4:	mov	x23, x0
  4052c8:	cbz	x0, 40530c <ferror@plt+0x28dc>
  4052cc:	ldrsb	w0, [x23]
  4052d0:	cbz	w0, 4052b8 <ferror@plt+0x2888>
  4052d4:	mov	x0, x23
  4052d8:	bl	404ca0 <ferror@plt+0x2270>
  4052dc:	mov	x24, x0
  4052e0:	cmp	x0, #0x400
  4052e4:	b.ne	405288 <ferror@plt+0x2858>  // b.any
  4052e8:	mov	x0, x23
  4052ec:	bl	404c40 <ferror@plt+0x2210>
  4052f0:	mov	x23, x0
  4052f4:	cbz	x0, 4052b8 <ferror@plt+0x2888>
  4052f8:	bl	404ca0 <ferror@plt+0x2270>
  4052fc:	mov	x24, x0
  405300:	mov	x0, x23
  405304:	bl	402790 <free@plt>
  405308:	b	405288 <ferror@plt+0x2858>
  40530c:	ldr	x0, [x20]
  405310:	cmp	x0, x20
  405314:	cset	w24, eq  // eq = none
  405318:	mov	x0, x27
  40531c:	bl	402790 <free@plt>
  405320:	mov	x0, x26
  405324:	bl	402660 <closedir@plt>
  405328:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  40532c:	ldr	w0, [x0, #1976]
  405330:	cbnz	w0, 40534c <ferror@plt+0x291c>
  405334:	cbz	w24, 4059d8 <ferror@plt+0x2fa8>
  405338:	tbz	w24, #31, 40566c <ferror@plt+0x2c3c>
  40533c:	mov	w22, w24
  405340:	ldp	x25, x26, [sp, #64]
  405344:	ldp	x27, x28, [sp, #80]
  405348:	b	405124 <ferror@plt+0x26f4>
  40534c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405350:	ldr	x3, [x0, #952]
  405354:	mov	x2, #0x10                  	// #16
  405358:	mov	x1, #0x1                   	// #1
  40535c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405360:	add	x0, x0, #0x360
  405364:	bl	402800 <fwrite@plt>
  405368:	mov	w1, w24
  40536c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405370:	add	x0, x0, #0x528
  405374:	bl	40495c <ferror@plt+0x1f2c>
  405378:	b	405334 <ferror@plt+0x2904>
  40537c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405380:	ldr	x3, [x0, #952]
  405384:	mov	x2, #0x10                  	// #16
  405388:	mov	x1, #0x1                   	// #1
  40538c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405390:	add	x0, x0, #0x360
  405394:	bl	402800 <fwrite@plt>
  405398:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40539c:	add	x0, x0, #0x538
  4053a0:	bl	40495c <ferror@plt+0x1f2c>
  4053a4:	b	405678 <ferror@plt+0x2c48>
  4053a8:	ldr	x0, [sp, #112]
  4053ac:	bl	402790 <free@plt>
  4053b0:	b	4056b4 <ferror@plt+0x2c84>
  4053b4:	mov	w0, w23
  4053b8:	bl	402670 <close@plt>
  4053bc:	b	4056b4 <ferror@plt+0x2c84>
  4053c0:	ldr	x0, [x20]
  4053c4:	cmp	x0, x20
  4053c8:	cset	w23, eq  // eq = none
  4053cc:	mov	x0, x27
  4053d0:	bl	402660 <closedir@plt>
  4053d4:	mov	x0, x26
  4053d8:	bl	402790 <free@plt>
  4053dc:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  4053e0:	ldr	w0, [x0, #1976]
  4053e4:	cbnz	w0, 405404 <ferror@plt+0x29d4>
  4053e8:	cbz	w23, 4059e4 <ferror@plt+0x2fb4>
  4053ec:	tbz	w23, #31, 4058d0 <ferror@plt+0x2ea0>
  4053f0:	mov	w22, w23
  4053f4:	ldp	x25, x26, [sp, #64]
  4053f8:	ldp	x27, x28, [sp, #80]
  4053fc:	b	405124 <ferror@plt+0x26f4>
  405400:	mov	w23, #0x2                   	// #2
  405404:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405408:	ldr	x3, [x0, #952]
  40540c:	mov	x2, #0x10                  	// #16
  405410:	mov	x1, #0x1                   	// #1
  405414:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405418:	add	x0, x0, #0x360
  40541c:	bl	402800 <fwrite@plt>
  405420:	mov	w1, w23
  405424:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405428:	add	x0, x0, #0x578
  40542c:	bl	40495c <ferror@plt+0x1f2c>
  405430:	b	4053e8 <ferror@plt+0x29b8>
  405434:	mov	w23, #0x1                   	// #1
  405438:	b	405404 <ferror@plt+0x29d4>
  40543c:	mov	w1, #0x902                 	// #2306
  405440:	movk	w1, #0x8, lsl #16
  405444:	mov	x0, x19
  405448:	bl	402530 <open@plt>
  40544c:	mov	w23, w0
  405450:	b	405598 <ferror@plt+0x2b68>
  405454:	cbz	x19, 405460 <ferror@plt+0x2a30>
  405458:	ldrsb	w0, [x19]
  40545c:	cbnz	w0, 405478 <ferror@plt+0x2a48>
  405460:	mov	w0, w21
  405464:	bl	402400 <ttyname@plt>
  405468:	cbnz	x0, 40547c <ferror@plt+0x2a4c>
  40546c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405470:	add	x0, x0, #0x420
  405474:	b	40547c <ferror@plt+0x2a4c>
  405478:	mov	x0, x19
  40547c:	bl	402650 <strdup@plt>
  405480:	mov	x26, x0
  405484:	cbnz	x0, 4055e8 <ferror@plt+0x2bb8>
  405488:	mov	w24, #0xfffffff4            	// #-12
  40548c:	b	405620 <ferror@plt+0x2bf0>
  405490:	cbz	x19, 40549c <ferror@plt+0x2a6c>
  405494:	ldrsb	w1, [x19]
  405498:	cbnz	w1, 405620 <ferror@plt+0x2bf0>
  40549c:	str	w21, [x0, #36]
  4054a0:	b	405620 <ferror@plt+0x2bf0>
  4054a4:	mov	w24, #0x1                   	// #1
  4054a8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4054ac:	ldr	x3, [x0, #952]
  4054b0:	mov	x2, #0x10                  	// #16
  4054b4:	mov	x1, #0x1                   	// #1
  4054b8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4054bc:	add	x0, x0, #0x360
  4054c0:	bl	402800 <fwrite@plt>
  4054c4:	mov	w1, w24
  4054c8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4054cc:	add	x0, x0, #0x5a0
  4054d0:	bl	40495c <ferror@plt+0x1f2c>
  4054d4:	b	405634 <ferror@plt+0x2c04>
  4054d8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4054dc:	ldr	x3, [x0, #952]
  4054e0:	mov	x2, #0x10                  	// #16
  4054e4:	mov	x1, #0x1                   	// #1
  4054e8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4054ec:	add	x0, x0, #0x360
  4054f0:	bl	402800 <fwrite@plt>
  4054f4:	mov	w1, w22
  4054f8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4054fc:	add	x0, x0, #0x4a0
  405500:	bl	40495c <ferror@plt+0x1f2c>
  405504:	ldp	x25, x26, [sp, #64]
  405508:	ldp	x27, x28, [sp, #80]
  40550c:	b	405124 <ferror@plt+0x26f4>
  405510:	ldp	x25, x26, [sp, #64]
  405514:	ldp	x27, x28, [sp, #80]
  405518:	b	4050a4 <ferror@plt+0x2674>
  40551c:	str	w21, [x0, #36]
  405520:	b	405118 <ferror@plt+0x26e8>
  405524:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405528:	ldr	x3, [x0, #952]
  40552c:	mov	x2, #0x10                  	// #16
  405530:	mov	x1, #0x1                   	// #1
  405534:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405538:	add	x0, x0, #0x360
  40553c:	bl	402800 <fwrite@plt>
  405540:	mov	w1, w22
  405544:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405548:	add	x0, x0, #0x5b8
  40554c:	bl	40495c <ferror@plt+0x1f2c>
  405550:	b	405124 <ferror@plt+0x26f4>
  405554:	mov	w22, #0xfffffff4            	// #-12
  405558:	b	405124 <ferror@plt+0x26f4>
  40555c:	mov	w22, w23
  405560:	b	405124 <ferror@plt+0x26f4>
  405564:	mov	w22, #0x1                   	// #1
  405568:	b	405124 <ferror@plt+0x26f4>
  40556c:	mov	w24, #0x1                   	// #1
  405570:	b	405620 <ferror@plt+0x2bf0>
  405574:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  405578:	ldr	w0, [x0, #1976]
  40557c:	cbnz	w0, 405400 <ferror@plt+0x29d0>
  405580:	cbz	x19, 40558c <ferror@plt+0x2b5c>
  405584:	ldrsb	w0, [x19]
  405588:	cbnz	w0, 40543c <ferror@plt+0x2a0c>
  40558c:	mov	w0, w21
  405590:	bl	402390 <dup@plt>
  405594:	mov	w23, w0
  405598:	tbnz	w23, #31, 40588c <ferror@plt+0x2e5c>
  40559c:	add	x2, sp, #0x70
  4055a0:	mov	x1, #0x5432                	// #21554
  4055a4:	movk	x1, #0x8004, lsl #16
  4055a8:	mov	w0, w23
  4055ac:	bl	402a00 <ioctl@plt>
  4055b0:	mov	w24, #0x1                   	// #1
  4055b4:	tbnz	w0, #31, 405620 <ferror@plt+0x2bf0>
  4055b8:	ldr	w26, [sp, #112]
  4055bc:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4055c0:	add	x0, x0, #0x498
  4055c4:	bl	402430 <opendir@plt>
  4055c8:	mov	x25, x0
  4055cc:	cbz	x0, 405620 <ferror@plt+0x2bf0>
  4055d0:	mov	w1, w26
  4055d4:	bl	404a04 <ferror@plt+0x1fd4>
  4055d8:	mov	x26, x0
  4055dc:	mov	x0, x25
  4055e0:	bl	402660 <closedir@plt>
  4055e4:	cbz	x26, 405454 <ferror@plt+0x2a24>
  4055e8:	mov	x1, x26
  4055ec:	mov	x0, x20
  4055f0:	bl	404d5c <ferror@plt+0x232c>
  4055f4:	mov	w24, w0
  4055f8:	mov	x0, x26
  4055fc:	bl	402790 <free@plt>
  405600:	tbnz	w24, #31, 405620 <ferror@plt+0x2bf0>
  405604:	ldr	x0, [x20]
  405608:	cmp	x20, x0
  40560c:	b.eq	40556c <ferror@plt+0x2b3c>  // b.none
  405610:	ldr	x0, [x20, #8]
  405614:	cmp	x0, #0x0
  405618:	ccmp	x20, x0, #0x4, ne  // ne = any
  40561c:	b.ne	405490 <ferror@plt+0x2a60>  // b.any
  405620:	mov	w0, w23
  405624:	bl	402670 <close@plt>
  405628:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  40562c:	ldr	w0, [x0, #1976]
  405630:	cbnz	w0, 4054a8 <ferror@plt+0x2a78>
  405634:	cbz	w24, 4059f0 <ferror@plt+0x2fc0>
  405638:	tbz	w24, #31, 405898 <ferror@plt+0x2e68>
  40563c:	mov	w22, w24
  405640:	ldp	x25, x26, [sp, #64]
  405644:	ldp	x27, x28, [sp, #80]
  405648:	b	405124 <ferror@plt+0x26f4>
  40564c:	mov	w24, #0x2                   	// #2
  405650:	b	405658 <ferror@plt+0x2c28>
  405654:	mov	w24, #0x1                   	// #1
  405658:	mov	x0, x27
  40565c:	bl	402790 <free@plt>
  405660:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  405664:	ldr	w0, [x0, #1976]
  405668:	cbnz	w0, 40534c <ferror@plt+0x291c>
  40566c:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  405670:	ldr	w0, [x0, #1976]
  405674:	cbnz	w0, 40537c <ferror@plt+0x294c>
  405678:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40567c:	add	x0, x0, #0x550
  405680:	bl	404b7c <ferror@plt+0x214c>
  405684:	mov	x26, x0
  405688:	cbz	x0, 405574 <ferror@plt+0x2b44>
  40568c:	str	x0, [sp, #104]
  405690:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405694:	add	x0, x0, #0x498
  405698:	bl	402430 <opendir@plt>
  40569c:	mov	x27, x0
  4056a0:	cbz	x0, 4058bc <ferror@plt+0x2e8c>
  4056a4:	adrp	x24, 408000 <ferror@plt+0x55d0>
  4056a8:	add	x24, x24, #0x520
  4056ac:	adrp	x25, 408000 <ferror@plt+0x55d0>
  4056b0:	add	x25, x25, #0x560
  4056b4:	mov	x1, x24
  4056b8:	add	x0, sp, #0x68
  4056bc:	bl	402700 <strsep@plt>
  4056c0:	mov	x23, x0
  4056c4:	cbz	x0, 4053c0 <ferror@plt+0x2990>
  4056c8:	ldrsb	w0, [x23]
  4056cc:	cmp	w0, #0x63
  4056d0:	b.ne	4056b4 <ferror@plt+0x2c84>  // b.any
  4056d4:	mov	x2, #0x8                   	// #8
  4056d8:	mov	x1, x25
  4056dc:	mov	x0, x23
  4056e0:	bl	402590 <strncmp@plt>
  4056e4:	cbnz	w0, 4056b4 <ferror@plt+0x2c84>
  4056e8:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4056ec:	add	x1, x1, #0x570
  4056f0:	add	x0, x23, #0x8
  4056f4:	bl	402720 <strcmp@plt>
  4056f8:	add	x1, x23, #0xc
  4056fc:	add	x23, x23, #0x8
  405700:	cmp	w0, #0x0
  405704:	csel	x23, x23, x1, ne  // ne = any
  405708:	mov	w1, #0x2c                  	// #44
  40570c:	mov	x0, x23
  405710:	bl	4027f0 <strchr@plt>
  405714:	cbz	x0, 40571c <ferror@plt+0x2cec>
  405718:	strb	wzr, [x0]
  40571c:	mov	x2, x23
  405720:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405724:	add	x1, x1, #0x3a0
  405728:	add	x0, sp, #0x70
  40572c:	bl	402470 <asprintf@plt>
  405730:	tbnz	w0, #31, 4056b4 <ferror@plt+0x2c84>
  405734:	mov	w1, #0x902                 	// #2306
  405738:	movk	w1, #0x8, lsl #16
  40573c:	ldr	x0, [sp, #112]
  405740:	bl	402530 <open@plt>
  405744:	mov	w23, w0
  405748:	tbnz	w0, #31, 4053a8 <ferror@plt+0x2978>
  40574c:	ldr	x0, [sp, #112]
  405750:	bl	402790 <free@plt>
  405754:	add	x2, sp, #0x64
  405758:	mov	x1, #0x5432                	// #21554
  40575c:	movk	x1, #0x8004, lsl #16
  405760:	mov	w0, w23
  405764:	bl	402a00 <ioctl@plt>
  405768:	tbnz	w0, #31, 4053b4 <ferror@plt+0x2984>
  40576c:	ldr	w28, [sp, #100]
  405770:	mov	w0, w23
  405774:	bl	402670 <close@plt>
  405778:	mov	x1, x28
  40577c:	mov	x0, x27
  405780:	bl	404a04 <ferror@plt+0x1fd4>
  405784:	mov	x1, x0
  405788:	str	x0, [sp, #112]
  40578c:	cbz	x0, 4056b4 <ferror@plt+0x2c84>
  405790:	mov	x0, x20
  405794:	bl	404d5c <ferror@plt+0x232c>
  405798:	mov	w23, w0
  40579c:	ldr	x0, [sp, #112]
  4057a0:	bl	402790 <free@plt>
  4057a4:	tbz	w23, #31, 4056b4 <ferror@plt+0x2c84>
  4057a8:	b	4053cc <ferror@plt+0x299c>
  4057ac:	mov	w28, #0x1                   	// #1
  4057b0:	b	4051fc <ferror@plt+0x27cc>
  4057b4:	stp	x25, x26, [sp, #64]
  4057b8:	stp	x27, x28, [sp, #80]
  4057bc:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4057c0:	add	x1, x1, #0x3b8
  4057c4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4057c8:	add	x0, x0, #0x4d0
  4057cc:	bl	402500 <fopen@plt>
  4057d0:	mov	x23, x0
  4057d4:	cbz	x0, 405908 <ferror@plt+0x2ed8>
  4057d8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4057dc:	add	x0, x0, #0x498
  4057e0:	bl	402430 <opendir@plt>
  4057e4:	mov	x24, x0
  4057e8:	cbz	x0, 4057ac <ferror@plt+0x2d7c>
  4057ec:	adrp	x25, 408000 <ferror@plt+0x55d0>
  4057f0:	add	x25, x25, #0x4e0
  4057f4:	mov	w26, #0x45                  	// #69
  4057f8:	add	x4, sp, #0x68
  4057fc:	add	x3, sp, #0x64
  405800:	add	x2, sp, #0x70
  405804:	mov	x1, x25
  405808:	mov	x0, x23
  40580c:	bl	402550 <__isoc99_fscanf@plt>
  405810:	cmp	w0, #0x0
  405814:	b.le	4051e8 <ferror@plt+0x27b8>
  405818:	cmp	w0, #0x3
  40581c:	b.ne	4057f8 <ferror@plt+0x2dc8>  // b.any
  405820:	mov	w1, w26
  405824:	add	x0, sp, #0x70
  405828:	bl	4027f0 <strchr@plt>
  40582c:	cbz	x0, 4057f8 <ferror@plt+0x2dc8>
  405830:	ldr	w2, [sp, #104]
  405834:	ldr	w3, [sp, #100]
  405838:	ubfiz	x1, x3, #8, #12
  40583c:	lsl	x3, x3, #32
  405840:	and	x3, x3, #0xfffff00000000000
  405844:	orr	x1, x1, x3
  405848:	ubfiz	x0, x2, #12, #32
  40584c:	and	x0, x0, #0xffffff00000
  405850:	and	x2, x2, #0xff
  405854:	orr	x0, x0, x2
  405858:	orr	x1, x0, x1
  40585c:	mov	x0, x24
  405860:	bl	404a04 <ferror@plt+0x1fd4>
  405864:	mov	x27, x0
  405868:	cbz	x0, 4057f8 <ferror@plt+0x2dc8>
  40586c:	mov	x1, x0
  405870:	mov	x0, x20
  405874:	bl	404d5c <ferror@plt+0x232c>
  405878:	mov	w28, w0
  40587c:	mov	x0, x27
  405880:	bl	402790 <free@plt>
  405884:	tbz	w28, #31, 4057f8 <ferror@plt+0x2dc8>
  405888:	b	4051f4 <ferror@plt+0x27c4>
  40588c:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  405890:	ldr	w0, [x0, #1976]
  405894:	cbnz	w0, 4054a4 <ferror@plt+0x2a74>
  405898:	ldr	x0, [x20]
  40589c:	cmp	x20, x0
  4058a0:	b.eq	405510 <ferror@plt+0x2ae0>  // b.none
  4058a4:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  4058a8:	ldr	w0, [x0, #1976]
  4058ac:	cbnz	w0, 4054d8 <ferror@plt+0x2aa8>
  4058b0:	ldp	x25, x26, [sp, #64]
  4058b4:	ldp	x27, x28, [sp, #80]
  4058b8:	b	405124 <ferror@plt+0x26f4>
  4058bc:	mov	x0, x26
  4058c0:	bl	402790 <free@plt>
  4058c4:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  4058c8:	ldr	w0, [x0, #1976]
  4058cc:	cbnz	w0, 405434 <ferror@plt+0x2a04>
  4058d0:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  4058d4:	ldr	w0, [x0, #1976]
  4058d8:	cbz	w0, 405580 <ferror@plt+0x2b50>
  4058dc:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4058e0:	ldr	x3, [x0, #952]
  4058e4:	mov	x2, #0x10                  	// #16
  4058e8:	mov	x1, #0x1                   	// #1
  4058ec:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4058f0:	add	x0, x0, #0x360
  4058f4:	bl	402800 <fwrite@plt>
  4058f8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4058fc:	add	x0, x0, #0x590
  405900:	bl	40495c <ferror@plt+0x1f2c>
  405904:	b	405580 <ferror@plt+0x2b50>
  405908:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  40590c:	ldr	w0, [x0, #1976]
  405910:	cbnz	w0, 405228 <ferror@plt+0x27f8>
  405914:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  405918:	ldr	w0, [x0, #1976]
  40591c:	cbnz	w0, 40525c <ferror@plt+0x282c>
  405920:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405924:	add	x0, x0, #0x518
  405928:	bl	404c40 <ferror@plt+0x2210>
  40592c:	mov	x27, x0
  405930:	cbz	x0, 40564c <ferror@plt+0x2c1c>
  405934:	str	x0, [sp, #112]
  405938:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40593c:	add	x0, x0, #0x498
  405940:	bl	402430 <opendir@plt>
  405944:	mov	x26, x0
  405948:	cbz	x0, 405654 <ferror@plt+0x2c24>
  40594c:	adrp	x25, 408000 <ferror@plt+0x55d0>
  405950:	add	x25, x25, #0x520
  405954:	b	4052b8 <ferror@plt+0x2888>
  405958:	stp	x25, x26, [sp, #64]
  40595c:	stp	x27, x28, [sp, #80]
  405960:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405964:	ldr	x3, [x0, #952]
  405968:	mov	x2, #0x10                  	// #16
  40596c:	mov	x1, #0x1                   	// #1
  405970:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405974:	add	x0, x0, #0x360
  405978:	bl	402800 <fwrite@plt>
  40597c:	mov	w2, w21
  405980:	mov	x1, x19
  405984:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405988:	add	x0, x0, #0x440
  40598c:	bl	40495c <ferror@plt+0x1f2c>
  405990:	mov	w22, #0x0                   	// #0
  405994:	adrp	x0, 422000 <__progname@@GLIBC_2.17+0x7c28>
  405998:	ldr	w0, [x0, #1976]
  40599c:	cbz	w0, 4057bc <ferror@plt+0x2d8c>
  4059a0:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4059a4:	ldr	x3, [x0, #952]
  4059a8:	mov	x2, #0x10                  	// #16
  4059ac:	mov	x1, #0x1                   	// #1
  4059b0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4059b4:	add	x0, x0, #0x360
  4059b8:	bl	402800 <fwrite@plt>
  4059bc:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4059c0:	add	x0, x0, #0x4c0
  4059c4:	bl	40495c <ferror@plt+0x1f2c>
  4059c8:	b	4057bc <ferror@plt+0x2d8c>
  4059cc:	ldp	x25, x26, [sp, #64]
  4059d0:	ldp	x27, x28, [sp, #80]
  4059d4:	b	405124 <ferror@plt+0x26f4>
  4059d8:	ldp	x25, x26, [sp, #64]
  4059dc:	ldp	x27, x28, [sp, #80]
  4059e0:	b	405124 <ferror@plt+0x26f4>
  4059e4:	ldp	x25, x26, [sp, #64]
  4059e8:	ldp	x27, x28, [sp, #80]
  4059ec:	b	405124 <ferror@plt+0x26f4>
  4059f0:	ldp	x25, x26, [sp, #64]
  4059f4:	ldp	x27, x28, [sp, #80]
  4059f8:	b	405124 <ferror@plt+0x26f4>
  4059fc:	str	xzr, [x1]
  405a00:	cbnz	x0, 405a0c <ferror@plt+0x2fdc>
  405a04:	b	405a64 <ferror@plt+0x3034>
  405a08:	add	x0, x0, #0x1
  405a0c:	ldrsb	w2, [x0]
  405a10:	cmp	w2, #0x2f
  405a14:	b.ne	405a24 <ferror@plt+0x2ff4>  // b.any
  405a18:	ldrsb	w2, [x0, #1]
  405a1c:	cmp	w2, #0x2f
  405a20:	b.eq	405a08 <ferror@plt+0x2fd8>  // b.none
  405a24:	ldrsb	w2, [x0]
  405a28:	cbz	w2, 405a68 <ferror@plt+0x3038>
  405a2c:	mov	x2, #0x1                   	// #1
  405a30:	str	x2, [x1]
  405a34:	add	x3, x0, x2
  405a38:	ldrsb	w2, [x0, #1]
  405a3c:	cmp	w2, #0x2f
  405a40:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  405a44:	b.eq	405a64 <ferror@plt+0x3034>  // b.none
  405a48:	ldr	x2, [x1]
  405a4c:	add	x2, x2, #0x1
  405a50:	str	x2, [x1]
  405a54:	ldrsb	w2, [x3, #1]!
  405a58:	cmp	w2, #0x2f
  405a5c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  405a60:	b.ne	405a48 <ferror@plt+0x3018>  // b.any
  405a64:	ret
  405a68:	mov	x0, #0x0                   	// #0
  405a6c:	b	405a64 <ferror@plt+0x3034>
  405a70:	stp	x29, x30, [sp, #-80]!
  405a74:	mov	x29, sp
  405a78:	stp	x19, x20, [sp, #16]
  405a7c:	stp	x21, x22, [sp, #32]
  405a80:	stp	x23, x24, [sp, #48]
  405a84:	mov	x24, x1
  405a88:	ldrsb	w1, [x0]
  405a8c:	cbz	w1, 405b0c <ferror@plt+0x30dc>
  405a90:	str	x25, [sp, #64]
  405a94:	mov	x19, #0x1                   	// #1
  405a98:	mov	w21, #0x0                   	// #0
  405a9c:	mov	w23, #0x0                   	// #0
  405aa0:	mov	w25, #0x1                   	// #1
  405aa4:	sub	x22, x0, #0x1
  405aa8:	b	405ac0 <ferror@plt+0x3090>
  405aac:	mov	w21, w23
  405ab0:	mov	w20, w19
  405ab4:	add	x19, x19, #0x1
  405ab8:	ldrsb	w1, [x22, x19]
  405abc:	cbz	w1, 405aec <ferror@plt+0x30bc>
  405ac0:	sub	w20, w19, #0x1
  405ac4:	cbnz	w21, 405aac <ferror@plt+0x307c>
  405ac8:	cmp	w1, #0x5c
  405acc:	b.eq	405ae4 <ferror@plt+0x30b4>  // b.none
  405ad0:	mov	x0, x24
  405ad4:	bl	4027f0 <strchr@plt>
  405ad8:	cbz	x0, 405ab0 <ferror@plt+0x3080>
  405adc:	ldr	x25, [sp, #64]
  405ae0:	b	405af0 <ferror@plt+0x30c0>
  405ae4:	mov	w21, w25
  405ae8:	b	405ab0 <ferror@plt+0x3080>
  405aec:	ldr	x25, [sp, #64]
  405af0:	sub	w0, w20, w21
  405af4:	sxtw	x0, w0
  405af8:	ldp	x19, x20, [sp, #16]
  405afc:	ldp	x21, x22, [sp, #32]
  405b00:	ldp	x23, x24, [sp, #48]
  405b04:	ldp	x29, x30, [sp], #80
  405b08:	ret
  405b0c:	mov	w20, #0x0                   	// #0
  405b10:	mov	w21, #0x0                   	// #0
  405b14:	b	405af0 <ferror@plt+0x30c0>
  405b18:	stp	x29, x30, [sp, #-64]!
  405b1c:	mov	x29, sp
  405b20:	stp	x19, x20, [sp, #16]
  405b24:	stp	x21, x22, [sp, #32]
  405b28:	mov	x19, x0
  405b2c:	mov	x22, x1
  405b30:	mov	w21, w2
  405b34:	str	xzr, [sp, #56]
  405b38:	bl	402990 <__errno_location@plt>
  405b3c:	str	wzr, [x0]
  405b40:	cbz	x19, 405b50 <ferror@plt+0x3120>
  405b44:	mov	x20, x0
  405b48:	ldrsb	w0, [x19]
  405b4c:	cbnz	w0, 405b6c <ferror@plt+0x313c>
  405b50:	mov	x3, x19
  405b54:	mov	x2, x22
  405b58:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405b5c:	add	x1, x1, #0x5e0
  405b60:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405b64:	ldr	w0, [x0, #944]
  405b68:	bl	402940 <errx@plt>
  405b6c:	mov	w3, #0x0                   	// #0
  405b70:	mov	w2, w21
  405b74:	add	x1, sp, #0x38
  405b78:	mov	x0, x19
  405b7c:	bl	402610 <__strtoul_internal@plt>
  405b80:	ldr	w1, [x20]
  405b84:	cbnz	w1, 405bb0 <ferror@plt+0x3180>
  405b88:	ldr	x1, [sp, #56]
  405b8c:	cmp	x1, x19
  405b90:	b.eq	405b50 <ferror@plt+0x3120>  // b.none
  405b94:	cbz	x1, 405ba0 <ferror@plt+0x3170>
  405b98:	ldrsb	w1, [x1]
  405b9c:	cbnz	w1, 405b50 <ferror@plt+0x3120>
  405ba0:	ldp	x19, x20, [sp, #16]
  405ba4:	ldp	x21, x22, [sp, #32]
  405ba8:	ldp	x29, x30, [sp], #64
  405bac:	ret
  405bb0:	cmp	w1, #0x22
  405bb4:	b.ne	405b50 <ferror@plt+0x3120>  // b.any
  405bb8:	mov	x3, x19
  405bbc:	mov	x2, x22
  405bc0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405bc4:	add	x1, x1, #0x5e0
  405bc8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405bcc:	ldr	w0, [x0, #944]
  405bd0:	bl	4029f0 <err@plt>
  405bd4:	stp	x29, x30, [sp, #-32]!
  405bd8:	mov	x29, sp
  405bdc:	stp	x19, x20, [sp, #16]
  405be0:	mov	x20, x0
  405be4:	mov	x19, x1
  405be8:	bl	405b18 <ferror@plt+0x30e8>
  405bec:	mov	x1, #0xffffffff            	// #4294967295
  405bf0:	cmp	x0, x1
  405bf4:	b.hi	405c04 <ferror@plt+0x31d4>  // b.pmore
  405bf8:	ldp	x19, x20, [sp, #16]
  405bfc:	ldp	x29, x30, [sp], #32
  405c00:	ret
  405c04:	bl	402990 <__errno_location@plt>
  405c08:	mov	w1, #0x22                  	// #34
  405c0c:	str	w1, [x0]
  405c10:	mov	x3, x20
  405c14:	mov	x2, x19
  405c18:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405c1c:	add	x1, x1, #0x5e0
  405c20:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405c24:	ldr	w0, [x0, #944]
  405c28:	bl	4029f0 <err@plt>
  405c2c:	stp	x29, x30, [sp, #-32]!
  405c30:	mov	x29, sp
  405c34:	stp	x19, x20, [sp, #16]
  405c38:	mov	x20, x0
  405c3c:	mov	x19, x1
  405c40:	bl	405bd4 <ferror@plt+0x31a4>
  405c44:	mov	w1, #0xffff                	// #65535
  405c48:	cmp	w0, w1
  405c4c:	b.hi	405c5c <ferror@plt+0x322c>  // b.pmore
  405c50:	ldp	x19, x20, [sp, #16]
  405c54:	ldp	x29, x30, [sp], #32
  405c58:	ret
  405c5c:	bl	402990 <__errno_location@plt>
  405c60:	mov	w1, #0x22                  	// #34
  405c64:	str	w1, [x0]
  405c68:	mov	x3, x20
  405c6c:	mov	x2, x19
  405c70:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405c74:	add	x1, x1, #0x5e0
  405c78:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405c7c:	ldr	w0, [x0, #944]
  405c80:	bl	4029f0 <err@plt>
  405c84:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  405c88:	str	w0, [x1, #944]
  405c8c:	ret
  405c90:	stp	x29, x30, [sp, #-128]!
  405c94:	mov	x29, sp
  405c98:	stp	x19, x20, [sp, #16]
  405c9c:	str	xzr, [x1]
  405ca0:	cbz	x0, 4060b0 <ferror@plt+0x3680>
  405ca4:	stp	x21, x22, [sp, #32]
  405ca8:	mov	x19, x0
  405cac:	mov	x21, x1
  405cb0:	mov	x22, x2
  405cb4:	ldrsb	w0, [x0]
  405cb8:	cbz	w0, 4060b8 <ferror@plt+0x3688>
  405cbc:	stp	x23, x24, [sp, #48]
  405cc0:	bl	402740 <__ctype_b_loc@plt>
  405cc4:	mov	x24, x0
  405cc8:	ldr	x4, [x0]
  405ccc:	mov	x1, x19
  405cd0:	ldrsb	w2, [x1]
  405cd4:	and	x0, x2, #0xff
  405cd8:	ldrh	w3, [x4, x0, lsl #1]
  405cdc:	tbz	w3, #13, 405ce8 <ferror@plt+0x32b8>
  405ce0:	add	x1, x1, #0x1
  405ce4:	b	405cd0 <ferror@plt+0x32a0>
  405ce8:	cmp	w2, #0x2d
  405cec:	b.eq	4060dc <ferror@plt+0x36ac>  // b.none
  405cf0:	stp	x25, x26, [sp, #64]
  405cf4:	bl	402990 <__errno_location@plt>
  405cf8:	mov	x25, x0
  405cfc:	str	wzr, [x0]
  405d00:	str	xzr, [sp, #120]
  405d04:	mov	w3, #0x0                   	// #0
  405d08:	mov	w2, #0x0                   	// #0
  405d0c:	add	x1, sp, #0x78
  405d10:	mov	x0, x19
  405d14:	bl	402610 <__strtoul_internal@plt>
  405d18:	mov	x26, x0
  405d1c:	ldr	x20, [sp, #120]
  405d20:	cmp	x20, x19
  405d24:	b.eq	405d60 <ferror@plt+0x3330>  // b.none
  405d28:	ldr	w0, [x25]
  405d2c:	cbz	w0, 405d3c <ferror@plt+0x330c>
  405d30:	sub	x1, x26, #0x1
  405d34:	cmn	x1, #0x3
  405d38:	b.hi	405d7c <ferror@plt+0x334c>  // b.pmore
  405d3c:	cbz	x20, 40607c <ferror@plt+0x364c>
  405d40:	ldrsb	w0, [x20]
  405d44:	cbz	w0, 406084 <ferror@plt+0x3654>
  405d48:	stp	x27, x28, [sp, #80]
  405d4c:	mov	w19, #0x0                   	// #0
  405d50:	mov	x27, #0x0                   	// #0
  405d54:	add	x0, sp, #0x78
  405d58:	str	x0, [sp, #104]
  405d5c:	b	405e68 <ferror@plt+0x3438>
  405d60:	ldr	w0, [x25]
  405d64:	mov	w20, #0xffffffea            	// #-22
  405d68:	cbnz	w0, 405d7c <ferror@plt+0x334c>
  405d6c:	ldp	x21, x22, [sp, #32]
  405d70:	ldp	x23, x24, [sp, #48]
  405d74:	ldp	x25, x26, [sp, #64]
  405d78:	b	4060c0 <ferror@plt+0x3690>
  405d7c:	neg	w20, w0
  405d80:	b	40608c <ferror@plt+0x365c>
  405d84:	ldrsb	w0, [x20, #2]
  405d88:	and	w0, w0, #0xffffffdf
  405d8c:	cmp	w0, #0x42
  405d90:	b.ne	405e88 <ferror@plt+0x3458>  // b.any
  405d94:	ldrsb	w0, [x20, #3]
  405d98:	cbnz	w0, 405e88 <ferror@plt+0x3458>
  405d9c:	mov	w23, #0x400                 	// #1024
  405da0:	b	405dac <ferror@plt+0x337c>
  405da4:	cbnz	w0, 405e88 <ferror@plt+0x3458>
  405da8:	mov	w23, #0x400                 	// #1024
  405dac:	ldrsb	w20, [x20]
  405db0:	mov	w1, w20
  405db4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405db8:	add	x0, x0, #0x5f0
  405dbc:	bl	4027f0 <strchr@plt>
  405dc0:	cbz	x0, 405f64 <ferror@plt+0x3534>
  405dc4:	adrp	x2, 408000 <ferror@plt+0x55d0>
  405dc8:	add	x2, x2, #0x5f0
  405dcc:	sub	x0, x0, x2
  405dd0:	add	w2, w0, #0x1
  405dd4:	cbz	w2, 40617c <ferror@plt+0x374c>
  405dd8:	sxtw	x3, w23
  405ddc:	umulh	x0, x26, x3
  405de0:	cbnz	x0, 405fac <ferror@plt+0x357c>
  405de4:	sub	w1, w2, #0x2
  405de8:	mul	x26, x26, x3
  405dec:	cmn	w1, #0x1
  405df0:	b.eq	405f8c <ferror@plt+0x355c>  // b.none
  405df4:	umulh	x0, x26, x3
  405df8:	sub	w1, w1, #0x1
  405dfc:	cbz	x0, 405de8 <ferror@plt+0x33b8>
  405e00:	mov	w20, #0xffffffde            	// #-34
  405e04:	b	405f90 <ferror@plt+0x3560>
  405e08:	ldrsb	w0, [x20]
  405e0c:	cbz	w0, 40611c <ferror@plt+0x36ec>
  405e10:	mov	x2, x23
  405e14:	mov	x1, x20
  405e18:	mov	x0, x28
  405e1c:	bl	402590 <strncmp@plt>
  405e20:	cbnz	w0, 406134 <ferror@plt+0x3704>
  405e24:	add	x1, x20, x23
  405e28:	ldrsb	w0, [x20, x23]
  405e2c:	cmp	w0, #0x30
  405e30:	b.ne	405ec0 <ferror@plt+0x3490>  // b.any
  405e34:	mov	x20, x1
  405e38:	add	w2, w19, #0x1
  405e3c:	sub	w19, w20, w1
  405e40:	add	w19, w19, w2
  405e44:	ldrsb	w0, [x20, #1]!
  405e48:	cmp	w0, #0x30
  405e4c:	b.eq	405e3c <ferror@plt+0x340c>  // b.none
  405e50:	sxtb	x0, w0
  405e54:	ldr	x1, [x24]
  405e58:	ldrh	w0, [x1, x0, lsl #1]
  405e5c:	tbnz	w0, #11, 405ec8 <ferror@plt+0x3498>
  405e60:	str	x20, [sp, #120]
  405e64:	ldr	x20, [sp, #120]
  405e68:	ldrsb	w0, [x20, #1]
  405e6c:	cmp	w0, #0x69
  405e70:	b.eq	405d84 <ferror@plt+0x3354>  // b.none
  405e74:	and	w1, w0, #0xffffffdf
  405e78:	cmp	w1, #0x42
  405e7c:	b.ne	405da4 <ferror@plt+0x3374>  // b.any
  405e80:	ldrsb	w0, [x20, #2]
  405e84:	cbz	w0, 405f5c <ferror@plt+0x352c>
  405e88:	bl	4024b0 <localeconv@plt>
  405e8c:	cbz	x0, 4060ec <ferror@plt+0x36bc>
  405e90:	ldr	x28, [x0]
  405e94:	cbz	x28, 406104 <ferror@plt+0x36d4>
  405e98:	mov	x0, x28
  405e9c:	bl	402350 <strlen@plt>
  405ea0:	mov	x23, x0
  405ea4:	cbz	x27, 405e08 <ferror@plt+0x33d8>
  405ea8:	mov	w20, #0xffffffea            	// #-22
  405eac:	ldp	x21, x22, [sp, #32]
  405eb0:	ldp	x23, x24, [sp, #48]
  405eb4:	ldp	x25, x26, [sp, #64]
  405eb8:	ldp	x27, x28, [sp, #80]
  405ebc:	b	4060c0 <ferror@plt+0x3690>
  405ec0:	mov	x20, x1
  405ec4:	b	405e50 <ferror@plt+0x3420>
  405ec8:	str	wzr, [x25]
  405ecc:	str	xzr, [sp, #120]
  405ed0:	mov	w3, #0x0                   	// #0
  405ed4:	mov	w2, #0x0                   	// #0
  405ed8:	ldr	x1, [sp, #104]
  405edc:	mov	x0, x20
  405ee0:	bl	402610 <__strtoul_internal@plt>
  405ee4:	mov	x27, x0
  405ee8:	ldr	x0, [sp, #120]
  405eec:	cmp	x0, x20
  405ef0:	b.eq	405f30 <ferror@plt+0x3500>  // b.none
  405ef4:	ldr	w1, [x25]
  405ef8:	cbz	w1, 405f08 <ferror@plt+0x34d8>
  405efc:	sub	x2, x27, #0x1
  405f00:	cmn	x2, #0x3
  405f04:	b.hi	405f50 <ferror@plt+0x3520>  // b.pmore
  405f08:	cbz	x27, 405e64 <ferror@plt+0x3434>
  405f0c:	cbz	x0, 40614c <ferror@plt+0x371c>
  405f10:	ldrsb	w0, [x0]
  405f14:	cbnz	w0, 405e64 <ferror@plt+0x3434>
  405f18:	mov	w20, #0xffffffea            	// #-22
  405f1c:	ldp	x21, x22, [sp, #32]
  405f20:	ldp	x23, x24, [sp, #48]
  405f24:	ldp	x25, x26, [sp, #64]
  405f28:	ldp	x27, x28, [sp, #80]
  405f2c:	b	4060c0 <ferror@plt+0x3690>
  405f30:	ldr	w1, [x25]
  405f34:	mov	w20, #0xffffffea            	// #-22
  405f38:	cbnz	w1, 405f50 <ferror@plt+0x3520>
  405f3c:	ldp	x21, x22, [sp, #32]
  405f40:	ldp	x23, x24, [sp, #48]
  405f44:	ldp	x25, x26, [sp, #64]
  405f48:	ldp	x27, x28, [sp, #80]
  405f4c:	b	4060c0 <ferror@plt+0x3690>
  405f50:	neg	w20, w1
  405f54:	ldp	x27, x28, [sp, #80]
  405f58:	b	40608c <ferror@plt+0x365c>
  405f5c:	mov	w23, #0x3e8                 	// #1000
  405f60:	b	405dac <ferror@plt+0x337c>
  405f64:	mov	w1, w20
  405f68:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405f6c:	add	x0, x0, #0x600
  405f70:	bl	4027f0 <strchr@plt>
  405f74:	cbz	x0, 406164 <ferror@plt+0x3734>
  405f78:	adrp	x2, 408000 <ferror@plt+0x55d0>
  405f7c:	add	x2, x2, #0x600
  405f80:	sub	x0, x0, x2
  405f84:	add	w2, w0, #0x1
  405f88:	b	405dd4 <ferror@plt+0x33a4>
  405f8c:	mov	w20, #0x0                   	// #0
  405f90:	cbz	x22, 405f98 <ferror@plt+0x3568>
  405f94:	str	w2, [x22]
  405f98:	cmp	x27, #0x0
  405f9c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  405fa0:	b.ne	405fb4 <ferror@plt+0x3584>  // b.any
  405fa4:	ldp	x27, x28, [sp, #80]
  405fa8:	b	406088 <ferror@plt+0x3658>
  405fac:	mov	w20, #0xffffffde            	// #-34
  405fb0:	b	405f90 <ferror@plt+0x3560>
  405fb4:	sxtw	x23, w23
  405fb8:	sub	w0, w2, #0x2
  405fbc:	mov	x4, #0x1                   	// #1
  405fc0:	mul	x4, x4, x23
  405fc4:	cmn	w0, #0x1
  405fc8:	b.eq	405fd8 <ferror@plt+0x35a8>  // b.none
  405fcc:	umulh	x1, x4, x23
  405fd0:	sub	w0, w0, #0x1
  405fd4:	cbz	x1, 405fc0 <ferror@plt+0x3590>
  405fd8:	cmp	x27, #0xa
  405fdc:	b.ls	406028 <ferror@plt+0x35f8>  // b.plast
  405fe0:	mov	x0, #0xa                   	// #10
  405fe4:	add	x0, x0, x0, lsl #2
  405fe8:	lsl	x1, x0, #1
  405fec:	mov	x0, x1
  405ff0:	cmp	x27, x1
  405ff4:	b.hi	405fe4 <ferror@plt+0x35b4>  // b.pmore
  405ff8:	cmp	w19, #0x0
  405ffc:	b.le	406018 <ferror@plt+0x35e8>
  406000:	mov	w1, #0x0                   	// #0
  406004:	add	x0, x0, x0, lsl #2
  406008:	lsl	x0, x0, #1
  40600c:	add	w1, w1, #0x1
  406010:	cmp	w19, w1
  406014:	b.ne	406004 <ferror@plt+0x35d4>  // b.any
  406018:	mov	x2, #0x1                   	// #1
  40601c:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  406020:	movk	x6, #0xcccd
  406024:	b	406038 <ferror@plt+0x3608>
  406028:	mov	x0, #0xa                   	// #10
  40602c:	b	405ff8 <ferror@plt+0x35c8>
  406030:	cmp	x5, #0x9
  406034:	b.ls	406074 <ferror@plt+0x3644>  // b.plast
  406038:	umulh	x3, x27, x6
  40603c:	lsr	x1, x3, #3
  406040:	add	x1, x1, x1, lsl #2
  406044:	sub	x1, x27, x1, lsl #1
  406048:	mov	x5, x27
  40604c:	lsr	x27, x3, #3
  406050:	mov	x3, x2
  406054:	add	x2, x2, x2, lsl #2
  406058:	lsl	x2, x2, #1
  40605c:	cbz	w1, 406030 <ferror@plt+0x3600>
  406060:	udiv	x3, x0, x3
  406064:	udiv	x1, x3, x1
  406068:	udiv	x1, x4, x1
  40606c:	add	x26, x26, x1
  406070:	b	406030 <ferror@plt+0x3600>
  406074:	ldp	x27, x28, [sp, #80]
  406078:	b	406088 <ferror@plt+0x3658>
  40607c:	mov	w20, #0x0                   	// #0
  406080:	b	406088 <ferror@plt+0x3658>
  406084:	mov	w20, #0x0                   	// #0
  406088:	str	x26, [x21]
  40608c:	tbnz	w20, #31, 4060a0 <ferror@plt+0x3670>
  406090:	ldp	x21, x22, [sp, #32]
  406094:	ldp	x23, x24, [sp, #48]
  406098:	ldp	x25, x26, [sp, #64]
  40609c:	b	4060cc <ferror@plt+0x369c>
  4060a0:	ldp	x21, x22, [sp, #32]
  4060a4:	ldp	x23, x24, [sp, #48]
  4060a8:	ldp	x25, x26, [sp, #64]
  4060ac:	b	4060c0 <ferror@plt+0x3690>
  4060b0:	mov	w20, #0xffffffea            	// #-22
  4060b4:	b	4060c0 <ferror@plt+0x3690>
  4060b8:	mov	w20, #0xffffffea            	// #-22
  4060bc:	ldp	x21, x22, [sp, #32]
  4060c0:	bl	402990 <__errno_location@plt>
  4060c4:	neg	w1, w20
  4060c8:	str	w1, [x0]
  4060cc:	mov	w0, w20
  4060d0:	ldp	x19, x20, [sp, #16]
  4060d4:	ldp	x29, x30, [sp], #128
  4060d8:	ret
  4060dc:	mov	w20, #0xffffffea            	// #-22
  4060e0:	ldp	x21, x22, [sp, #32]
  4060e4:	ldp	x23, x24, [sp, #48]
  4060e8:	b	4060c0 <ferror@plt+0x3690>
  4060ec:	mov	w20, #0xffffffea            	// #-22
  4060f0:	ldp	x21, x22, [sp, #32]
  4060f4:	ldp	x23, x24, [sp, #48]
  4060f8:	ldp	x25, x26, [sp, #64]
  4060fc:	ldp	x27, x28, [sp, #80]
  406100:	b	4060c0 <ferror@plt+0x3690>
  406104:	mov	w20, #0xffffffea            	// #-22
  406108:	ldp	x21, x22, [sp, #32]
  40610c:	ldp	x23, x24, [sp, #48]
  406110:	ldp	x25, x26, [sp, #64]
  406114:	ldp	x27, x28, [sp, #80]
  406118:	b	4060c0 <ferror@plt+0x3690>
  40611c:	mov	w20, #0xffffffea            	// #-22
  406120:	ldp	x21, x22, [sp, #32]
  406124:	ldp	x23, x24, [sp, #48]
  406128:	ldp	x25, x26, [sp, #64]
  40612c:	ldp	x27, x28, [sp, #80]
  406130:	b	4060c0 <ferror@plt+0x3690>
  406134:	mov	w20, #0xffffffea            	// #-22
  406138:	ldp	x21, x22, [sp, #32]
  40613c:	ldp	x23, x24, [sp, #48]
  406140:	ldp	x25, x26, [sp, #64]
  406144:	ldp	x27, x28, [sp, #80]
  406148:	b	4060c0 <ferror@plt+0x3690>
  40614c:	mov	w20, #0xffffffea            	// #-22
  406150:	ldp	x21, x22, [sp, #32]
  406154:	ldp	x23, x24, [sp, #48]
  406158:	ldp	x25, x26, [sp, #64]
  40615c:	ldp	x27, x28, [sp, #80]
  406160:	b	4060c0 <ferror@plt+0x3690>
  406164:	mov	w20, #0xffffffea            	// #-22
  406168:	ldp	x21, x22, [sp, #32]
  40616c:	ldp	x23, x24, [sp, #48]
  406170:	ldp	x25, x26, [sp, #64]
  406174:	ldp	x27, x28, [sp, #80]
  406178:	b	4060c0 <ferror@plt+0x3690>
  40617c:	mov	w20, w2
  406180:	cbnz	x22, 405f94 <ferror@plt+0x3564>
  406184:	ldp	x27, x28, [sp, #80]
  406188:	b	406088 <ferror@plt+0x3658>
  40618c:	stp	x29, x30, [sp, #-16]!
  406190:	mov	x29, sp
  406194:	mov	x2, #0x0                   	// #0
  406198:	bl	405c90 <ferror@plt+0x3260>
  40619c:	ldp	x29, x30, [sp], #16
  4061a0:	ret
  4061a4:	stp	x29, x30, [sp, #-48]!
  4061a8:	mov	x29, sp
  4061ac:	stp	x19, x20, [sp, #16]
  4061b0:	stp	x21, x22, [sp, #32]
  4061b4:	mov	x21, x0
  4061b8:	mov	x22, x1
  4061bc:	mov	x20, x0
  4061c0:	cbnz	x0, 4061d4 <ferror@plt+0x37a4>
  4061c4:	cbnz	x1, 4061f4 <ferror@plt+0x37c4>
  4061c8:	mov	w0, #0x0                   	// #0
  4061cc:	b	406214 <ferror@plt+0x37e4>
  4061d0:	add	x20, x20, #0x1
  4061d4:	ldrsb	w19, [x20]
  4061d8:	cbz	w19, 4061f0 <ferror@plt+0x37c0>
  4061dc:	bl	402740 <__ctype_b_loc@plt>
  4061e0:	and	x19, x19, #0xff
  4061e4:	ldr	x2, [x0]
  4061e8:	ldrh	w2, [x2, x19, lsl #1]
  4061ec:	tbnz	w2, #11, 4061d0 <ferror@plt+0x37a0>
  4061f0:	cbz	x22, 4061f8 <ferror@plt+0x37c8>
  4061f4:	str	x20, [x22]
  4061f8:	cmp	x20, #0x0
  4061fc:	mov	w0, #0x0                   	// #0
  406200:	ccmp	x21, x20, #0x2, ne  // ne = any
  406204:	b.cs	406214 <ferror@plt+0x37e4>  // b.hs, b.nlast
  406208:	ldrsb	w0, [x20]
  40620c:	cmp	w0, #0x0
  406210:	cset	w0, eq  // eq = none
  406214:	ldp	x19, x20, [sp, #16]
  406218:	ldp	x21, x22, [sp, #32]
  40621c:	ldp	x29, x30, [sp], #48
  406220:	ret
  406224:	stp	x29, x30, [sp, #-48]!
  406228:	mov	x29, sp
  40622c:	stp	x19, x20, [sp, #16]
  406230:	stp	x21, x22, [sp, #32]
  406234:	mov	x21, x0
  406238:	mov	x22, x1
  40623c:	mov	x20, x0
  406240:	cbnz	x0, 406254 <ferror@plt+0x3824>
  406244:	cbnz	x1, 406274 <ferror@plt+0x3844>
  406248:	mov	w0, #0x0                   	// #0
  40624c:	b	406294 <ferror@plt+0x3864>
  406250:	add	x20, x20, #0x1
  406254:	ldrsb	w19, [x20]
  406258:	cbz	w19, 406270 <ferror@plt+0x3840>
  40625c:	bl	402740 <__ctype_b_loc@plt>
  406260:	and	x19, x19, #0xff
  406264:	ldr	x2, [x0]
  406268:	ldrh	w2, [x2, x19, lsl #1]
  40626c:	tbnz	w2, #12, 406250 <ferror@plt+0x3820>
  406270:	cbz	x22, 406278 <ferror@plt+0x3848>
  406274:	str	x20, [x22]
  406278:	cmp	x20, #0x0
  40627c:	mov	w0, #0x0                   	// #0
  406280:	ccmp	x21, x20, #0x2, ne  // ne = any
  406284:	b.cs	406294 <ferror@plt+0x3864>  // b.hs, b.nlast
  406288:	ldrsb	w0, [x20]
  40628c:	cmp	w0, #0x0
  406290:	cset	w0, eq  // eq = none
  406294:	ldp	x19, x20, [sp, #16]
  406298:	ldp	x21, x22, [sp, #32]
  40629c:	ldp	x29, x30, [sp], #48
  4062a0:	ret
  4062a4:	stp	x29, x30, [sp, #-128]!
  4062a8:	mov	x29, sp
  4062ac:	stp	x19, x20, [sp, #16]
  4062b0:	stp	x21, x22, [sp, #32]
  4062b4:	mov	x20, x0
  4062b8:	mov	x22, x1
  4062bc:	str	x2, [sp, #80]
  4062c0:	str	x3, [sp, #88]
  4062c4:	str	x4, [sp, #96]
  4062c8:	str	x5, [sp, #104]
  4062cc:	str	x6, [sp, #112]
  4062d0:	str	x7, [sp, #120]
  4062d4:	add	x0, sp, #0x80
  4062d8:	str	x0, [sp, #48]
  4062dc:	str	x0, [sp, #56]
  4062e0:	add	x0, sp, #0x50
  4062e4:	str	x0, [sp, #64]
  4062e8:	mov	w0, #0xffffffd0            	// #-48
  4062ec:	str	w0, [sp, #72]
  4062f0:	str	wzr, [sp, #76]
  4062f4:	add	x21, sp, #0x80
  4062f8:	b	406398 <ferror@plt+0x3968>
  4062fc:	add	w0, w3, #0x8
  406300:	str	w0, [sp, #72]
  406304:	cmp	w0, #0x0
  406308:	b.le	40631c <ferror@plt+0x38ec>
  40630c:	add	x0, x2, #0xf
  406310:	and	x0, x0, #0xfffffffffffffff8
  406314:	str	x0, [sp, #48]
  406318:	b	4063b0 <ferror@plt+0x3980>
  40631c:	ldr	x1, [x21, w3, sxtw]
  406320:	cbz	x1, 4063b8 <ferror@plt+0x3988>
  406324:	cbz	w0, 406368 <ferror@plt+0x3938>
  406328:	add	w3, w3, #0x10
  40632c:	str	w3, [sp, #72]
  406330:	cmp	w3, #0x0
  406334:	b.le	406348 <ferror@plt+0x3918>
  406338:	add	x0, x2, #0xf
  40633c:	and	x0, x0, #0xfffffffffffffff8
  406340:	str	x0, [sp, #48]
  406344:	b	406374 <ferror@plt+0x3944>
  406348:	add	x2, x21, w0, sxtw
  40634c:	b	406374 <ferror@plt+0x3944>
  406350:	mov	w0, #0x1                   	// #1
  406354:	ldp	x19, x20, [sp, #16]
  406358:	ldp	x21, x22, [sp, #32]
  40635c:	ldp	x29, x30, [sp], #128
  406360:	ret
  406364:	ldr	x2, [sp, #48]
  406368:	add	x0, x2, #0xf
  40636c:	and	x0, x0, #0xfffffffffffffff8
  406370:	str	x0, [sp, #48]
  406374:	ldr	x19, [x2]
  406378:	cbz	x19, 4063b8 <ferror@plt+0x3988>
  40637c:	mov	x0, x20
  406380:	bl	402720 <strcmp@plt>
  406384:	cbz	w0, 406350 <ferror@plt+0x3920>
  406388:	mov	x1, x19
  40638c:	mov	x0, x20
  406390:	bl	402720 <strcmp@plt>
  406394:	cbz	w0, 406354 <ferror@plt+0x3924>
  406398:	ldr	w3, [sp, #72]
  40639c:	ldr	x2, [sp, #48]
  4063a0:	tbnz	w3, #31, 4062fc <ferror@plt+0x38cc>
  4063a4:	add	x0, x2, #0xf
  4063a8:	and	x0, x0, #0xfffffffffffffff8
  4063ac:	str	x0, [sp, #48]
  4063b0:	ldr	x1, [x2]
  4063b4:	cbnz	x1, 406364 <ferror@plt+0x3934>
  4063b8:	mov	x3, x20
  4063bc:	mov	x2, x22
  4063c0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4063c4:	add	x1, x1, #0x5e0
  4063c8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4063cc:	ldr	w0, [x0, #944]
  4063d0:	bl	402940 <errx@plt>
  4063d4:	cbz	x1, 40640c <ferror@plt+0x39dc>
  4063d8:	add	x3, x0, x1
  4063dc:	sxtb	w2, w2
  4063e0:	ldrsb	w1, [x0]
  4063e4:	cbz	w1, 406404 <ferror@plt+0x39d4>
  4063e8:	cmp	w2, w1
  4063ec:	b.eq	406408 <ferror@plt+0x39d8>  // b.none
  4063f0:	add	x0, x0, #0x1
  4063f4:	cmp	x3, x0
  4063f8:	b.ne	4063e0 <ferror@plt+0x39b0>  // b.any
  4063fc:	mov	x0, #0x0                   	// #0
  406400:	b	406408 <ferror@plt+0x39d8>
  406404:	mov	x0, #0x0                   	// #0
  406408:	ret
  40640c:	mov	x0, #0x0                   	// #0
  406410:	b	406408 <ferror@plt+0x39d8>
  406414:	stp	x29, x30, [sp, #-16]!
  406418:	mov	x29, sp
  40641c:	mov	w2, #0xa                   	// #10
  406420:	bl	405c2c <ferror@plt+0x31fc>
  406424:	ldp	x29, x30, [sp], #16
  406428:	ret
  40642c:	stp	x29, x30, [sp, #-16]!
  406430:	mov	x29, sp
  406434:	mov	w2, #0x10                  	// #16
  406438:	bl	405c2c <ferror@plt+0x31fc>
  40643c:	ldp	x29, x30, [sp], #16
  406440:	ret
  406444:	stp	x29, x30, [sp, #-16]!
  406448:	mov	x29, sp
  40644c:	mov	w2, #0xa                   	// #10
  406450:	bl	405bd4 <ferror@plt+0x31a4>
  406454:	ldp	x29, x30, [sp], #16
  406458:	ret
  40645c:	stp	x29, x30, [sp, #-16]!
  406460:	mov	x29, sp
  406464:	mov	w2, #0x10                  	// #16
  406468:	bl	405bd4 <ferror@plt+0x31a4>
  40646c:	ldp	x29, x30, [sp], #16
  406470:	ret
  406474:	stp	x29, x30, [sp, #-64]!
  406478:	mov	x29, sp
  40647c:	stp	x19, x20, [sp, #16]
  406480:	str	x21, [sp, #32]
  406484:	mov	x19, x0
  406488:	mov	x21, x1
  40648c:	str	xzr, [sp, #56]
  406490:	bl	402990 <__errno_location@plt>
  406494:	str	wzr, [x0]
  406498:	cbz	x19, 4064a8 <ferror@plt+0x3a78>
  40649c:	mov	x20, x0
  4064a0:	ldrsb	w0, [x19]
  4064a4:	cbnz	w0, 4064c4 <ferror@plt+0x3a94>
  4064a8:	mov	x3, x19
  4064ac:	mov	x2, x21
  4064b0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4064b4:	add	x1, x1, #0x5e0
  4064b8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4064bc:	ldr	w0, [x0, #944]
  4064c0:	bl	402940 <errx@plt>
  4064c4:	mov	w3, #0x0                   	// #0
  4064c8:	mov	w2, #0xa                   	// #10
  4064cc:	add	x1, sp, #0x38
  4064d0:	mov	x0, x19
  4064d4:	bl	402570 <__strtol_internal@plt>
  4064d8:	ldr	w1, [x20]
  4064dc:	cbnz	w1, 406508 <ferror@plt+0x3ad8>
  4064e0:	ldr	x1, [sp, #56]
  4064e4:	cmp	x1, x19
  4064e8:	b.eq	4064a8 <ferror@plt+0x3a78>  // b.none
  4064ec:	cbz	x1, 4064f8 <ferror@plt+0x3ac8>
  4064f0:	ldrsb	w1, [x1]
  4064f4:	cbnz	w1, 4064a8 <ferror@plt+0x3a78>
  4064f8:	ldp	x19, x20, [sp, #16]
  4064fc:	ldr	x21, [sp, #32]
  406500:	ldp	x29, x30, [sp], #64
  406504:	ret
  406508:	cmp	w1, #0x22
  40650c:	b.ne	4064a8 <ferror@plt+0x3a78>  // b.any
  406510:	mov	x3, x19
  406514:	mov	x2, x21
  406518:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40651c:	add	x1, x1, #0x5e0
  406520:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  406524:	ldr	w0, [x0, #944]
  406528:	bl	4029f0 <err@plt>
  40652c:	stp	x29, x30, [sp, #-32]!
  406530:	mov	x29, sp
  406534:	stp	x19, x20, [sp, #16]
  406538:	mov	x20, x0
  40653c:	mov	x19, x1
  406540:	bl	406474 <ferror@plt+0x3a44>
  406544:	mov	x2, #0x80000000            	// #2147483648
  406548:	add	x2, x0, x2
  40654c:	mov	x1, #0xffffffff            	// #4294967295
  406550:	cmp	x2, x1
  406554:	b.hi	406564 <ferror@plt+0x3b34>  // b.pmore
  406558:	ldp	x19, x20, [sp, #16]
  40655c:	ldp	x29, x30, [sp], #32
  406560:	ret
  406564:	bl	402990 <__errno_location@plt>
  406568:	mov	w1, #0x22                  	// #34
  40656c:	str	w1, [x0]
  406570:	mov	x3, x20
  406574:	mov	x2, x19
  406578:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40657c:	add	x1, x1, #0x5e0
  406580:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  406584:	ldr	w0, [x0, #944]
  406588:	bl	4029f0 <err@plt>
  40658c:	stp	x29, x30, [sp, #-32]!
  406590:	mov	x29, sp
  406594:	stp	x19, x20, [sp, #16]
  406598:	mov	x20, x0
  40659c:	mov	x19, x1
  4065a0:	bl	40652c <ferror@plt+0x3afc>
  4065a4:	add	w2, w0, #0x8, lsl #12
  4065a8:	mov	w1, #0xffff                	// #65535
  4065ac:	cmp	w2, w1
  4065b0:	b.hi	4065c0 <ferror@plt+0x3b90>  // b.pmore
  4065b4:	ldp	x19, x20, [sp, #16]
  4065b8:	ldp	x29, x30, [sp], #32
  4065bc:	ret
  4065c0:	bl	402990 <__errno_location@plt>
  4065c4:	mov	w1, #0x22                  	// #34
  4065c8:	str	w1, [x0]
  4065cc:	mov	x3, x20
  4065d0:	mov	x2, x19
  4065d4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4065d8:	add	x1, x1, #0x5e0
  4065dc:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4065e0:	ldr	w0, [x0, #944]
  4065e4:	bl	4029f0 <err@plt>
  4065e8:	stp	x29, x30, [sp, #-16]!
  4065ec:	mov	x29, sp
  4065f0:	mov	w2, #0xa                   	// #10
  4065f4:	bl	405b18 <ferror@plt+0x30e8>
  4065f8:	ldp	x29, x30, [sp], #16
  4065fc:	ret
  406600:	stp	x29, x30, [sp, #-16]!
  406604:	mov	x29, sp
  406608:	mov	w2, #0x10                  	// #16
  40660c:	bl	405b18 <ferror@plt+0x30e8>
  406610:	ldp	x29, x30, [sp], #16
  406614:	ret
  406618:	stp	x29, x30, [sp, #-64]!
  40661c:	mov	x29, sp
  406620:	stp	x19, x20, [sp, #16]
  406624:	str	x21, [sp, #32]
  406628:	mov	x19, x0
  40662c:	mov	x21, x1
  406630:	str	xzr, [sp, #56]
  406634:	bl	402990 <__errno_location@plt>
  406638:	str	wzr, [x0]
  40663c:	cbz	x19, 40664c <ferror@plt+0x3c1c>
  406640:	mov	x20, x0
  406644:	ldrsb	w0, [x19]
  406648:	cbnz	w0, 406668 <ferror@plt+0x3c38>
  40664c:	mov	x3, x19
  406650:	mov	x2, x21
  406654:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406658:	add	x1, x1, #0x5e0
  40665c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  406660:	ldr	w0, [x0, #944]
  406664:	bl	402940 <errx@plt>
  406668:	add	x1, sp, #0x38
  40666c:	mov	x0, x19
  406670:	bl	4023d0 <strtod@plt>
  406674:	ldr	w0, [x20]
  406678:	cbnz	w0, 4066a4 <ferror@plt+0x3c74>
  40667c:	ldr	x0, [sp, #56]
  406680:	cmp	x0, x19
  406684:	b.eq	40664c <ferror@plt+0x3c1c>  // b.none
  406688:	cbz	x0, 406694 <ferror@plt+0x3c64>
  40668c:	ldrsb	w0, [x0]
  406690:	cbnz	w0, 40664c <ferror@plt+0x3c1c>
  406694:	ldp	x19, x20, [sp, #16]
  406698:	ldr	x21, [sp, #32]
  40669c:	ldp	x29, x30, [sp], #64
  4066a0:	ret
  4066a4:	cmp	w0, #0x22
  4066a8:	b.ne	40664c <ferror@plt+0x3c1c>  // b.any
  4066ac:	mov	x3, x19
  4066b0:	mov	x2, x21
  4066b4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4066b8:	add	x1, x1, #0x5e0
  4066bc:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4066c0:	ldr	w0, [x0, #944]
  4066c4:	bl	4029f0 <err@plt>
  4066c8:	stp	x29, x30, [sp, #-64]!
  4066cc:	mov	x29, sp
  4066d0:	stp	x19, x20, [sp, #16]
  4066d4:	str	x21, [sp, #32]
  4066d8:	mov	x19, x0
  4066dc:	mov	x21, x1
  4066e0:	str	xzr, [sp, #56]
  4066e4:	bl	402990 <__errno_location@plt>
  4066e8:	str	wzr, [x0]
  4066ec:	cbz	x19, 4066fc <ferror@plt+0x3ccc>
  4066f0:	mov	x20, x0
  4066f4:	ldrsb	w0, [x19]
  4066f8:	cbnz	w0, 406718 <ferror@plt+0x3ce8>
  4066fc:	mov	x3, x19
  406700:	mov	x2, x21
  406704:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406708:	add	x1, x1, #0x5e0
  40670c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  406710:	ldr	w0, [x0, #944]
  406714:	bl	402940 <errx@plt>
  406718:	mov	w2, #0xa                   	// #10
  40671c:	add	x1, sp, #0x38
  406720:	mov	x0, x19
  406724:	bl	402760 <strtol@plt>
  406728:	ldr	w1, [x20]
  40672c:	cbnz	w1, 406758 <ferror@plt+0x3d28>
  406730:	ldr	x1, [sp, #56]
  406734:	cmp	x1, x19
  406738:	b.eq	4066fc <ferror@plt+0x3ccc>  // b.none
  40673c:	cbz	x1, 406748 <ferror@plt+0x3d18>
  406740:	ldrsb	w1, [x1]
  406744:	cbnz	w1, 4066fc <ferror@plt+0x3ccc>
  406748:	ldp	x19, x20, [sp, #16]
  40674c:	ldr	x21, [sp, #32]
  406750:	ldp	x29, x30, [sp], #64
  406754:	ret
  406758:	cmp	w1, #0x22
  40675c:	b.ne	4066fc <ferror@plt+0x3ccc>  // b.any
  406760:	mov	x3, x19
  406764:	mov	x2, x21
  406768:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40676c:	add	x1, x1, #0x5e0
  406770:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  406774:	ldr	w0, [x0, #944]
  406778:	bl	4029f0 <err@plt>
  40677c:	stp	x29, x30, [sp, #-64]!
  406780:	mov	x29, sp
  406784:	stp	x19, x20, [sp, #16]
  406788:	str	x21, [sp, #32]
  40678c:	mov	x19, x0
  406790:	mov	x21, x1
  406794:	str	xzr, [sp, #56]
  406798:	bl	402990 <__errno_location@plt>
  40679c:	str	wzr, [x0]
  4067a0:	cbz	x19, 4067b0 <ferror@plt+0x3d80>
  4067a4:	mov	x20, x0
  4067a8:	ldrsb	w0, [x19]
  4067ac:	cbnz	w0, 4067cc <ferror@plt+0x3d9c>
  4067b0:	mov	x3, x19
  4067b4:	mov	x2, x21
  4067b8:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4067bc:	add	x1, x1, #0x5e0
  4067c0:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4067c4:	ldr	w0, [x0, #944]
  4067c8:	bl	402940 <errx@plt>
  4067cc:	mov	w2, #0xa                   	// #10
  4067d0:	add	x1, sp, #0x38
  4067d4:	mov	x0, x19
  4067d8:	bl	402340 <strtoul@plt>
  4067dc:	ldr	w1, [x20]
  4067e0:	cbnz	w1, 40680c <ferror@plt+0x3ddc>
  4067e4:	ldr	x1, [sp, #56]
  4067e8:	cmp	x1, x19
  4067ec:	b.eq	4067b0 <ferror@plt+0x3d80>  // b.none
  4067f0:	cbz	x1, 4067fc <ferror@plt+0x3dcc>
  4067f4:	ldrsb	w1, [x1]
  4067f8:	cbnz	w1, 4067b0 <ferror@plt+0x3d80>
  4067fc:	ldp	x19, x20, [sp, #16]
  406800:	ldr	x21, [sp, #32]
  406804:	ldp	x29, x30, [sp], #64
  406808:	ret
  40680c:	cmp	w1, #0x22
  406810:	b.ne	4067b0 <ferror@plt+0x3d80>  // b.any
  406814:	mov	x3, x19
  406818:	mov	x2, x21
  40681c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406820:	add	x1, x1, #0x5e0
  406824:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  406828:	ldr	w0, [x0, #944]
  40682c:	bl	4029f0 <err@plt>
  406830:	stp	x29, x30, [sp, #-48]!
  406834:	mov	x29, sp
  406838:	stp	x19, x20, [sp, #16]
  40683c:	mov	x20, x0
  406840:	mov	x19, x1
  406844:	add	x1, sp, #0x28
  406848:	bl	40618c <ferror@plt+0x375c>
  40684c:	cbz	w0, 406878 <ferror@plt+0x3e48>
  406850:	bl	402990 <__errno_location@plt>
  406854:	ldr	w0, [x0]
  406858:	cbz	w0, 406888 <ferror@plt+0x3e58>
  40685c:	mov	x3, x20
  406860:	mov	x2, x19
  406864:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406868:	add	x1, x1, #0x5e0
  40686c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  406870:	ldr	w0, [x0, #944]
  406874:	bl	4029f0 <err@plt>
  406878:	ldr	x0, [sp, #40]
  40687c:	ldp	x19, x20, [sp, #16]
  406880:	ldp	x29, x30, [sp], #48
  406884:	ret
  406888:	mov	x3, x20
  40688c:	mov	x2, x19
  406890:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406894:	add	x1, x1, #0x5e0
  406898:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  40689c:	ldr	w0, [x0, #944]
  4068a0:	bl	402940 <errx@plt>
  4068a4:	stp	x29, x30, [sp, #-32]!
  4068a8:	mov	x29, sp
  4068ac:	str	x19, [sp, #16]
  4068b0:	mov	x19, x1
  4068b4:	mov	x1, x2
  4068b8:	bl	406618 <ferror@plt+0x3be8>
  4068bc:	fcvtzs	d1, d0
  4068c0:	str	d1, [x19]
  4068c4:	scvtf	d1, d1
  4068c8:	fsub	d0, d0, d1
  4068cc:	mov	x0, #0x848000000000        	// #145685290680320
  4068d0:	movk	x0, #0x412e, lsl #48
  4068d4:	fmov	d1, x0
  4068d8:	fmul	d0, d0, d1
  4068dc:	fcvtzs	d0, d0
  4068e0:	str	d0, [x19, #8]
  4068e4:	ldr	x19, [sp, #16]
  4068e8:	ldp	x29, x30, [sp], #32
  4068ec:	ret
  4068f0:	mov	w2, w0
  4068f4:	mov	x0, x1
  4068f8:	and	w1, w2, #0xf000
  4068fc:	cmp	w1, #0x4, lsl #12
  406900:	b.eq	406948 <ferror@plt+0x3f18>  // b.none
  406904:	cmp	w1, #0xa, lsl #12
  406908:	b.eq	406a74 <ferror@plt+0x4044>  // b.none
  40690c:	cmp	w1, #0x2, lsl #12
  406910:	b.eq	406a84 <ferror@plt+0x4054>  // b.none
  406914:	cmp	w1, #0x6, lsl #12
  406918:	b.eq	406a94 <ferror@plt+0x4064>  // b.none
  40691c:	cmp	w1, #0xc, lsl #12
  406920:	b.eq	406aa4 <ferror@plt+0x4074>  // b.none
  406924:	cmp	w1, #0x1, lsl #12
  406928:	b.eq	406ab4 <ferror@plt+0x4084>  // b.none
  40692c:	mov	w3, #0x0                   	// #0
  406930:	cmp	w1, #0x8, lsl #12
  406934:	b.ne	406954 <ferror@plt+0x3f24>  // b.any
  406938:	mov	w1, #0x2d                  	// #45
  40693c:	strb	w1, [x0]
  406940:	mov	w3, #0x1                   	// #1
  406944:	b	406954 <ferror@plt+0x3f24>
  406948:	mov	w1, #0x64                  	// #100
  40694c:	strb	w1, [x0]
  406950:	mov	w3, #0x1                   	// #1
  406954:	tst	x2, #0x100
  406958:	mov	w1, #0x72                  	// #114
  40695c:	mov	w4, #0x2d                  	// #45
  406960:	csel	w1, w1, w4, ne  // ne = any
  406964:	add	w4, w3, #0x1
  406968:	and	x5, x3, #0xffff
  40696c:	strb	w1, [x0, x5]
  406970:	tst	x2, #0x80
  406974:	mov	w5, #0x77                  	// #119
  406978:	mov	w1, #0x2d                  	// #45
  40697c:	csel	w5, w5, w1, ne  // ne = any
  406980:	add	w1, w3, #0x2
  406984:	and	w1, w1, #0xffff
  406988:	and	x4, x4, #0x3
  40698c:	strb	w5, [x0, x4]
  406990:	tbz	w2, #11, 406ac4 <ferror@plt+0x4094>
  406994:	tst	x2, #0x40
  406998:	mov	w5, #0x73                  	// #115
  40699c:	mov	w4, #0x53                  	// #83
  4069a0:	csel	w5, w5, w4, ne  // ne = any
  4069a4:	add	w4, w3, #0x3
  4069a8:	and	x1, x1, #0xffff
  4069ac:	strb	w5, [x0, x1]
  4069b0:	tst	x2, #0x20
  4069b4:	mov	w5, #0x72                  	// #114
  4069b8:	mov	w1, #0x2d                  	// #45
  4069bc:	csel	w5, w5, w1, ne  // ne = any
  4069c0:	add	w1, w3, #0x4
  4069c4:	and	x4, x4, #0x7
  4069c8:	strb	w5, [x0, x4]
  4069cc:	tst	x2, #0x10
  4069d0:	mov	w5, #0x77                  	// #119
  4069d4:	mov	w4, #0x2d                  	// #45
  4069d8:	csel	w5, w5, w4, ne  // ne = any
  4069dc:	add	w4, w3, #0x5
  4069e0:	and	w4, w4, #0xffff
  4069e4:	and	x1, x1, #0xf
  4069e8:	strb	w5, [x0, x1]
  4069ec:	tbz	w2, #10, 406ad8 <ferror@plt+0x40a8>
  4069f0:	tst	x2, #0x8
  4069f4:	mov	w5, #0x73                  	// #115
  4069f8:	mov	w1, #0x53                  	// #83
  4069fc:	csel	w5, w5, w1, ne  // ne = any
  406a00:	add	w1, w3, #0x6
  406a04:	and	x4, x4, #0xffff
  406a08:	strb	w5, [x0, x4]
  406a0c:	tst	x2, #0x4
  406a10:	mov	w5, #0x72                  	// #114
  406a14:	mov	w4, #0x2d                  	// #45
  406a18:	csel	w5, w5, w4, ne  // ne = any
  406a1c:	add	w4, w3, #0x7
  406a20:	and	x1, x1, #0xf
  406a24:	strb	w5, [x0, x1]
  406a28:	tst	x2, #0x2
  406a2c:	mov	w5, #0x77                  	// #119
  406a30:	mov	w1, #0x2d                  	// #45
  406a34:	csel	w5, w5, w1, ne  // ne = any
  406a38:	add	w1, w3, #0x8
  406a3c:	and	w1, w1, #0xffff
  406a40:	and	x4, x4, #0xf
  406a44:	strb	w5, [x0, x4]
  406a48:	tbz	w2, #9, 406aec <ferror@plt+0x40bc>
  406a4c:	tst	x2, #0x1
  406a50:	mov	w2, #0x74                  	// #116
  406a54:	mov	w4, #0x54                  	// #84
  406a58:	csel	w2, w2, w4, ne  // ne = any
  406a5c:	and	x1, x1, #0xffff
  406a60:	strb	w2, [x0, x1]
  406a64:	add	w3, w3, #0x9
  406a68:	and	x3, x3, #0xffff
  406a6c:	strb	wzr, [x0, x3]
  406a70:	ret
  406a74:	mov	w1, #0x6c                  	// #108
  406a78:	strb	w1, [x0]
  406a7c:	mov	w3, #0x1                   	// #1
  406a80:	b	406954 <ferror@plt+0x3f24>
  406a84:	mov	w1, #0x63                  	// #99
  406a88:	strb	w1, [x0]
  406a8c:	mov	w3, #0x1                   	// #1
  406a90:	b	406954 <ferror@plt+0x3f24>
  406a94:	mov	w1, #0x62                  	// #98
  406a98:	strb	w1, [x0]
  406a9c:	mov	w3, #0x1                   	// #1
  406aa0:	b	406954 <ferror@plt+0x3f24>
  406aa4:	mov	w1, #0x73                  	// #115
  406aa8:	strb	w1, [x0]
  406aac:	mov	w3, #0x1                   	// #1
  406ab0:	b	406954 <ferror@plt+0x3f24>
  406ab4:	mov	w1, #0x70                  	// #112
  406ab8:	strb	w1, [x0]
  406abc:	mov	w3, #0x1                   	// #1
  406ac0:	b	406954 <ferror@plt+0x3f24>
  406ac4:	tst	x2, #0x40
  406ac8:	mov	w5, #0x78                  	// #120
  406acc:	mov	w4, #0x2d                  	// #45
  406ad0:	csel	w5, w5, w4, ne  // ne = any
  406ad4:	b	4069a4 <ferror@plt+0x3f74>
  406ad8:	tst	x2, #0x8
  406adc:	mov	w5, #0x78                  	// #120
  406ae0:	mov	w1, #0x2d                  	// #45
  406ae4:	csel	w5, w5, w1, ne  // ne = any
  406ae8:	b	406a00 <ferror@plt+0x3fd0>
  406aec:	tst	x2, #0x1
  406af0:	mov	w2, #0x78                  	// #120
  406af4:	mov	w4, #0x2d                  	// #45
  406af8:	csel	w2, w2, w4, ne  // ne = any
  406afc:	b	406a5c <ferror@plt+0x402c>
  406b00:	stp	x29, x30, [sp, #-80]!
  406b04:	mov	x29, sp
  406b08:	stp	x19, x20, [sp, #16]
  406b0c:	add	x5, sp, #0x28
  406b10:	tbz	w0, #1, 406b20 <ferror@plt+0x40f0>
  406b14:	mov	w2, #0x20                  	// #32
  406b18:	strb	w2, [sp, #40]
  406b1c:	add	x5, sp, #0x29
  406b20:	cmp	x1, #0x3ff
  406b24:	b.ls	406cb4 <ferror@plt+0x4284>  // b.plast
  406b28:	mov	x2, #0xfffff               	// #1048575
  406b2c:	cmp	x1, x2
  406b30:	b.ls	406bcc <ferror@plt+0x419c>  // b.plast
  406b34:	mov	x2, #0x3fffffff            	// #1073741823
  406b38:	cmp	x1, x2
  406b3c:	b.ls	406bd4 <ferror@plt+0x41a4>  // b.plast
  406b40:	mov	x2, #0xffffffffff          	// #1099511627775
  406b44:	cmp	x1, x2
  406b48:	b.ls	406bdc <ferror@plt+0x41ac>  // b.plast
  406b4c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  406b50:	cmp	x1, x2
  406b54:	b.ls	406be4 <ferror@plt+0x41b4>  // b.plast
  406b58:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  406b5c:	cmp	x1, x2
  406b60:	mov	w19, #0x3c                  	// #60
  406b64:	mov	w2, #0x46                  	// #70
  406b68:	csel	w19, w19, w2, ls  // ls = plast
  406b6c:	sub	w4, w19, #0xa
  406b70:	mov	w3, #0x6667                	// #26215
  406b74:	movk	w3, #0x6666, lsl #16
  406b78:	smull	x3, w4, w3
  406b7c:	asr	x3, x3, #34
  406b80:	sub	w3, w3, w4, asr #31
  406b84:	adrp	x2, 408000 <ferror@plt+0x55d0>
  406b88:	add	x2, x2, #0x618
  406b8c:	ldrsb	w3, [x2, w3, sxtw]
  406b90:	lsr	x20, x1, x4
  406b94:	mov	x2, #0xffffffffffffffff    	// #-1
  406b98:	lsl	x2, x2, x4
  406b9c:	bic	x1, x1, x2
  406ba0:	strb	w3, [x5]
  406ba4:	and	w2, w0, #0x1
  406ba8:	cmp	w3, #0x42
  406bac:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  406bb0:	b.eq	406cc8 <ferror@plt+0x4298>  // b.none
  406bb4:	mov	w2, #0x69                  	// #105
  406bb8:	strb	w2, [x5, #1]
  406bbc:	add	x2, x5, #0x3
  406bc0:	mov	w3, #0x42                  	// #66
  406bc4:	strb	w3, [x5, #2]
  406bc8:	b	406ccc <ferror@plt+0x429c>
  406bcc:	mov	w19, #0x14                  	// #20
  406bd0:	b	406b6c <ferror@plt+0x413c>
  406bd4:	mov	w19, #0x1e                  	// #30
  406bd8:	b	406b6c <ferror@plt+0x413c>
  406bdc:	mov	w19, #0x28                  	// #40
  406be0:	b	406b6c <ferror@plt+0x413c>
  406be4:	mov	w19, #0x32                  	// #50
  406be8:	b	406b6c <ferror@plt+0x413c>
  406bec:	sub	w19, w19, #0x14
  406bf0:	lsr	x19, x1, x19
  406bf4:	add	x19, x19, #0x32
  406bf8:	lsr	x19, x19, #2
  406bfc:	mov	x0, #0xf5c3                	// #62915
  406c00:	movk	x0, #0x5c28, lsl #16
  406c04:	movk	x0, #0xc28f, lsl #32
  406c08:	movk	x0, #0x28f5, lsl #48
  406c0c:	umulh	x19, x19, x0
  406c10:	lsr	x19, x19, #2
  406c14:	cmp	x19, #0xa
  406c18:	b.eq	406c68 <ferror@plt+0x4238>  // b.none
  406c1c:	cbz	x19, 406c6c <ferror@plt+0x423c>
  406c20:	bl	4024b0 <localeconv@plt>
  406c24:	cbz	x0, 406c9c <ferror@plt+0x426c>
  406c28:	ldr	x4, [x0]
  406c2c:	cbz	x4, 406ca8 <ferror@plt+0x4278>
  406c30:	ldrsb	w1, [x4]
  406c34:	adrp	x0, 408000 <ferror@plt+0x55d0>
  406c38:	add	x0, x0, #0x610
  406c3c:	cmp	w1, #0x0
  406c40:	csel	x4, x0, x4, eq  // eq = none
  406c44:	add	x6, sp, #0x28
  406c48:	mov	x5, x19
  406c4c:	mov	w3, w20
  406c50:	adrp	x2, 408000 <ferror@plt+0x55d0>
  406c54:	add	x2, x2, #0x620
  406c58:	mov	x1, #0x20                  	// #32
  406c5c:	add	x0, sp, #0x30
  406c60:	bl	402490 <snprintf@plt>
  406c64:	b	406c88 <ferror@plt+0x4258>
  406c68:	add	w20, w20, #0x1
  406c6c:	add	x4, sp, #0x28
  406c70:	mov	w3, w20
  406c74:	adrp	x2, 408000 <ferror@plt+0x55d0>
  406c78:	add	x2, x2, #0x630
  406c7c:	mov	x1, #0x20                  	// #32
  406c80:	add	x0, sp, #0x30
  406c84:	bl	402490 <snprintf@plt>
  406c88:	add	x0, sp, #0x30
  406c8c:	bl	402650 <strdup@plt>
  406c90:	ldp	x19, x20, [sp, #16]
  406c94:	ldp	x29, x30, [sp], #80
  406c98:	ret
  406c9c:	adrp	x4, 408000 <ferror@plt+0x55d0>
  406ca0:	add	x4, x4, #0x610
  406ca4:	b	406c44 <ferror@plt+0x4214>
  406ca8:	adrp	x4, 408000 <ferror@plt+0x55d0>
  406cac:	add	x4, x4, #0x610
  406cb0:	b	406c44 <ferror@plt+0x4214>
  406cb4:	mov	w20, w1
  406cb8:	mov	w1, #0x42                  	// #66
  406cbc:	strb	w1, [x5]
  406cc0:	mov	w19, #0xa                   	// #10
  406cc4:	mov	x1, #0x0                   	// #0
  406cc8:	add	x2, x5, #0x1
  406ccc:	strb	wzr, [x2]
  406cd0:	cbz	x1, 406c6c <ferror@plt+0x423c>
  406cd4:	tbz	w0, #2, 406bec <ferror@plt+0x41bc>
  406cd8:	sub	w19, w19, #0x14
  406cdc:	lsr	x19, x1, x19
  406ce0:	add	x19, x19, #0x5
  406ce4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406ce8:	movk	x0, #0xcccd
  406cec:	umulh	x19, x19, x0
  406cf0:	lsr	x19, x19, #3
  406cf4:	umulh	x0, x19, x0
  406cf8:	lsr	x0, x0, #3
  406cfc:	add	x0, x0, x0, lsl #2
  406d00:	cmp	x19, x0, lsl #1
  406d04:	b.ne	406c1c <ferror@plt+0x41ec>  // b.any
  406d08:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406d0c:	movk	x0, #0xcccd
  406d10:	umulh	x19, x19, x0
  406d14:	lsr	x19, x19, #3
  406d18:	b	406c1c <ferror@plt+0x41ec>
  406d1c:	cbz	x0, 406dfc <ferror@plt+0x43cc>
  406d20:	stp	x29, x30, [sp, #-64]!
  406d24:	mov	x29, sp
  406d28:	stp	x19, x20, [sp, #16]
  406d2c:	stp	x21, x22, [sp, #32]
  406d30:	stp	x23, x24, [sp, #48]
  406d34:	mov	x19, x0
  406d38:	mov	x24, x1
  406d3c:	mov	x22, x2
  406d40:	mov	x23, x3
  406d44:	ldrsb	w4, [x0]
  406d48:	cbz	w4, 406e04 <ferror@plt+0x43d4>
  406d4c:	cmp	x1, #0x0
  406d50:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406d54:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  406d58:	b.eq	406e0c <ferror@plt+0x43dc>  // b.none
  406d5c:	mov	x21, #0x0                   	// #0
  406d60:	mov	x0, #0x0                   	// #0
  406d64:	b	406dbc <ferror@plt+0x438c>
  406d68:	ldrsb	w1, [x19, #1]
  406d6c:	mov	x20, x19
  406d70:	cbnz	w1, 406d78 <ferror@plt+0x4348>
  406d74:	add	x20, x19, #0x1
  406d78:	cmp	x0, #0x0
  406d7c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406d80:	b.eq	406db4 <ferror@plt+0x4384>  // b.none
  406d84:	cmp	x0, x20
  406d88:	b.cs	406e1c <ferror@plt+0x43ec>  // b.hs, b.nlast
  406d8c:	sub	x1, x20, x0
  406d90:	blr	x23
  406d94:	cmn	w0, #0x1
  406d98:	b.eq	406de8 <ferror@plt+0x43b8>  // b.none
  406d9c:	add	x1, x21, #0x1
  406da0:	str	w0, [x24, x21, lsl #2]
  406da4:	ldrsb	w0, [x20]
  406da8:	cbz	w0, 406de0 <ferror@plt+0x43b0>
  406dac:	mov	x21, x1
  406db0:	mov	x0, #0x0                   	// #0
  406db4:	ldrsb	w4, [x19, #1]!
  406db8:	cbz	w4, 406de4 <ferror@plt+0x43b4>
  406dbc:	cmp	x22, x21
  406dc0:	b.ls	406e14 <ferror@plt+0x43e4>  // b.plast
  406dc4:	cmp	x0, #0x0
  406dc8:	csel	x0, x0, x19, ne  // ne = any
  406dcc:	cmp	w4, #0x2c
  406dd0:	b.eq	406d68 <ferror@plt+0x4338>  // b.none
  406dd4:	ldrsb	w1, [x19, #1]
  406dd8:	cbz	w1, 406d74 <ferror@plt+0x4344>
  406ddc:	b	406db4 <ferror@plt+0x4384>
  406de0:	mov	x21, x1
  406de4:	mov	w0, w21
  406de8:	ldp	x19, x20, [sp, #16]
  406dec:	ldp	x21, x22, [sp, #32]
  406df0:	ldp	x23, x24, [sp, #48]
  406df4:	ldp	x29, x30, [sp], #64
  406df8:	ret
  406dfc:	mov	w0, #0xffffffff            	// #-1
  406e00:	ret
  406e04:	mov	w0, #0xffffffff            	// #-1
  406e08:	b	406de8 <ferror@plt+0x43b8>
  406e0c:	mov	w0, #0xffffffff            	// #-1
  406e10:	b	406de8 <ferror@plt+0x43b8>
  406e14:	mov	w0, #0xfffffffe            	// #-2
  406e18:	b	406de8 <ferror@plt+0x43b8>
  406e1c:	mov	w0, #0xffffffff            	// #-1
  406e20:	b	406de8 <ferror@plt+0x43b8>
  406e24:	cbz	x0, 406e9c <ferror@plt+0x446c>
  406e28:	stp	x29, x30, [sp, #-32]!
  406e2c:	mov	x29, sp
  406e30:	str	x19, [sp, #16]
  406e34:	mov	x19, x3
  406e38:	mov	x3, x4
  406e3c:	ldrsb	w4, [x0]
  406e40:	cmp	x19, #0x0
  406e44:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  406e48:	b.eq	406ea4 <ferror@plt+0x4474>  // b.none
  406e4c:	ldr	x5, [x19]
  406e50:	cmp	x5, x2
  406e54:	b.hi	406eac <ferror@plt+0x447c>  // b.pmore
  406e58:	cmp	w4, #0x2b
  406e5c:	b.eq	406e94 <ferror@plt+0x4464>  // b.none
  406e60:	str	xzr, [x19]
  406e64:	ldr	x4, [x19]
  406e68:	sub	x2, x2, x4
  406e6c:	add	x1, x1, x4, lsl #2
  406e70:	bl	406d1c <ferror@plt+0x42ec>
  406e74:	cmp	w0, #0x0
  406e78:	b.le	406e88 <ferror@plt+0x4458>
  406e7c:	ldr	x1, [x19]
  406e80:	add	x1, x1, w0, sxtw
  406e84:	str	x1, [x19]
  406e88:	ldr	x19, [sp, #16]
  406e8c:	ldp	x29, x30, [sp], #32
  406e90:	ret
  406e94:	add	x0, x0, #0x1
  406e98:	b	406e64 <ferror@plt+0x4434>
  406e9c:	mov	w0, #0xffffffff            	// #-1
  406ea0:	ret
  406ea4:	mov	w0, #0xffffffff            	// #-1
  406ea8:	b	406e88 <ferror@plt+0x4458>
  406eac:	mov	w0, #0xffffffff            	// #-1
  406eb0:	b	406e88 <ferror@plt+0x4458>
  406eb4:	cmp	x2, #0x0
  406eb8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406ebc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406ec0:	b.eq	406f9c <ferror@plt+0x456c>  // b.none
  406ec4:	stp	x29, x30, [sp, #-64]!
  406ec8:	mov	x29, sp
  406ecc:	stp	x19, x20, [sp, #16]
  406ed0:	stp	x21, x22, [sp, #32]
  406ed4:	str	x23, [sp, #48]
  406ed8:	mov	x19, x0
  406edc:	mov	x21, x1
  406ee0:	mov	x22, x2
  406ee4:	mov	x0, #0x0                   	// #0
  406ee8:	mov	w23, #0x1                   	// #1
  406eec:	b	406f60 <ferror@plt+0x4530>
  406ef0:	ldrsb	w1, [x19, #1]
  406ef4:	mov	x20, x19
  406ef8:	cbnz	w1, 406f00 <ferror@plt+0x44d0>
  406efc:	add	x20, x19, #0x1
  406f00:	cmp	x0, #0x0
  406f04:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406f08:	b.eq	406f5c <ferror@plt+0x452c>  // b.none
  406f0c:	cmp	x0, x20
  406f10:	b.cs	406fa4 <ferror@plt+0x4574>  // b.hs, b.nlast
  406f14:	sub	x1, x20, x0
  406f18:	blr	x22
  406f1c:	tbnz	w0, #31, 406f88 <ferror@plt+0x4558>
  406f20:	add	w1, w0, #0x7
  406f24:	cmp	w0, #0x0
  406f28:	csel	w1, w1, w0, lt  // lt = tstop
  406f2c:	asr	w1, w1, #3
  406f30:	negs	w3, w0
  406f34:	and	w0, w0, #0x7
  406f38:	and	w3, w3, #0x7
  406f3c:	csneg	w0, w0, w3, mi  // mi = first
  406f40:	lsl	w3, w23, w0
  406f44:	ldrb	w0, [x21, w1, sxtw]
  406f48:	orr	w3, w3, w0
  406f4c:	strb	w3, [x21, w1, sxtw]
  406f50:	ldrsb	w0, [x20]
  406f54:	cbz	w0, 406fac <ferror@plt+0x457c>
  406f58:	mov	x0, #0x0                   	// #0
  406f5c:	add	x19, x19, #0x1
  406f60:	ldrsb	w1, [x19]
  406f64:	cbz	w1, 406f84 <ferror@plt+0x4554>
  406f68:	cmp	x0, #0x0
  406f6c:	csel	x0, x0, x19, ne  // ne = any
  406f70:	cmp	w1, #0x2c
  406f74:	b.eq	406ef0 <ferror@plt+0x44c0>  // b.none
  406f78:	ldrsb	w1, [x19, #1]
  406f7c:	cbz	w1, 406efc <ferror@plt+0x44cc>
  406f80:	b	406f5c <ferror@plt+0x452c>
  406f84:	mov	w0, #0x0                   	// #0
  406f88:	ldp	x19, x20, [sp, #16]
  406f8c:	ldp	x21, x22, [sp, #32]
  406f90:	ldr	x23, [sp, #48]
  406f94:	ldp	x29, x30, [sp], #64
  406f98:	ret
  406f9c:	mov	w0, #0xffffffea            	// #-22
  406fa0:	ret
  406fa4:	mov	w0, #0xffffffff            	// #-1
  406fa8:	b	406f88 <ferror@plt+0x4558>
  406fac:	mov	w0, #0x0                   	// #0
  406fb0:	b	406f88 <ferror@plt+0x4558>
  406fb4:	cmp	x2, #0x0
  406fb8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406fbc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406fc0:	b.eq	40706c <ferror@plt+0x463c>  // b.none
  406fc4:	stp	x29, x30, [sp, #-48]!
  406fc8:	mov	x29, sp
  406fcc:	stp	x19, x20, [sp, #16]
  406fd0:	stp	x21, x22, [sp, #32]
  406fd4:	mov	x19, x0
  406fd8:	mov	x21, x1
  406fdc:	mov	x22, x2
  406fe0:	mov	x0, #0x0                   	// #0
  406fe4:	b	407034 <ferror@plt+0x4604>
  406fe8:	ldrsb	w1, [x19, #1]
  406fec:	mov	x20, x19
  406ff0:	cbnz	w1, 406ff8 <ferror@plt+0x45c8>
  406ff4:	add	x20, x19, #0x1
  406ff8:	cmp	x0, #0x0
  406ffc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  407000:	b.eq	407030 <ferror@plt+0x4600>  // b.none
  407004:	cmp	x0, x20
  407008:	b.cs	407074 <ferror@plt+0x4644>  // b.hs, b.nlast
  40700c:	sub	x1, x20, x0
  407010:	blr	x22
  407014:	tbnz	x0, #63, 40705c <ferror@plt+0x462c>
  407018:	ldr	x3, [x21]
  40701c:	orr	x0, x3, x0
  407020:	str	x0, [x21]
  407024:	ldrsb	w0, [x20]
  407028:	cbz	w0, 40707c <ferror@plt+0x464c>
  40702c:	mov	x0, #0x0                   	// #0
  407030:	add	x19, x19, #0x1
  407034:	ldrsb	w3, [x19]
  407038:	cbz	w3, 407058 <ferror@plt+0x4628>
  40703c:	cmp	x0, #0x0
  407040:	csel	x0, x0, x19, ne  // ne = any
  407044:	cmp	w3, #0x2c
  407048:	b.eq	406fe8 <ferror@plt+0x45b8>  // b.none
  40704c:	ldrsb	w1, [x19, #1]
  407050:	cbz	w1, 406ff4 <ferror@plt+0x45c4>
  407054:	b	407030 <ferror@plt+0x4600>
  407058:	mov	w0, #0x0                   	// #0
  40705c:	ldp	x19, x20, [sp, #16]
  407060:	ldp	x21, x22, [sp, #32]
  407064:	ldp	x29, x30, [sp], #48
  407068:	ret
  40706c:	mov	w0, #0xffffffea            	// #-22
  407070:	ret
  407074:	mov	w0, #0xffffffff            	// #-1
  407078:	b	40705c <ferror@plt+0x462c>
  40707c:	mov	w0, #0x0                   	// #0
  407080:	b	40705c <ferror@plt+0x462c>
  407084:	stp	x29, x30, [sp, #-80]!
  407088:	mov	x29, sp
  40708c:	str	xzr, [sp, #72]
  407090:	cbz	x0, 4071dc <ferror@plt+0x47ac>
  407094:	stp	x19, x20, [sp, #16]
  407098:	stp	x21, x22, [sp, #32]
  40709c:	str	x23, [sp, #48]
  4070a0:	mov	x19, x0
  4070a4:	mov	x23, x1
  4070a8:	mov	x20, x2
  4070ac:	mov	w21, w3
  4070b0:	str	w3, [x1]
  4070b4:	str	w3, [x2]
  4070b8:	bl	402990 <__errno_location@plt>
  4070bc:	mov	x22, x0
  4070c0:	str	wzr, [x0]
  4070c4:	ldrsb	w0, [x19]
  4070c8:	cmp	w0, #0x3a
  4070cc:	b.eq	407128 <ferror@plt+0x46f8>  // b.none
  4070d0:	mov	w2, #0xa                   	// #10
  4070d4:	add	x1, sp, #0x48
  4070d8:	mov	x0, x19
  4070dc:	bl	402760 <strtol@plt>
  4070e0:	str	w0, [x23]
  4070e4:	str	w0, [x20]
  4070e8:	ldr	w0, [x22]
  4070ec:	cbnz	w0, 40720c <ferror@plt+0x47dc>
  4070f0:	ldr	x1, [sp, #72]
  4070f4:	cmp	x1, #0x0
  4070f8:	ccmp	x1, x19, #0x4, ne  // ne = any
  4070fc:	b.eq	407220 <ferror@plt+0x47f0>  // b.none
  407100:	ldrsb	w2, [x1]
  407104:	cmp	w2, #0x3a
  407108:	b.eq	407170 <ferror@plt+0x4740>  // b.none
  40710c:	cmp	w2, #0x2d
  407110:	b.eq	40718c <ferror@plt+0x475c>  // b.none
  407114:	ldp	x19, x20, [sp, #16]
  407118:	ldp	x21, x22, [sp, #32]
  40711c:	ldr	x23, [sp, #48]
  407120:	ldp	x29, x30, [sp], #80
  407124:	ret
  407128:	add	x19, x19, #0x1
  40712c:	mov	w2, #0xa                   	// #10
  407130:	add	x1, sp, #0x48
  407134:	mov	x0, x19
  407138:	bl	402760 <strtol@plt>
  40713c:	str	w0, [x20]
  407140:	ldr	w0, [x22]
  407144:	cbnz	w0, 4071e4 <ferror@plt+0x47b4>
  407148:	ldr	x0, [sp, #72]
  40714c:	cbz	x0, 4071f8 <ferror@plt+0x47c8>
  407150:	ldrsb	w1, [x0]
  407154:	cmp	w1, #0x0
  407158:	ccmp	x0, x19, #0x4, eq  // eq = none
  40715c:	csetm	w0, eq  // eq = none
  407160:	ldp	x19, x20, [sp, #16]
  407164:	ldp	x21, x22, [sp, #32]
  407168:	ldr	x23, [sp, #48]
  40716c:	b	407120 <ferror@plt+0x46f0>
  407170:	ldrsb	w2, [x1, #1]
  407174:	cbnz	w2, 40718c <ferror@plt+0x475c>
  407178:	str	w21, [x20]
  40717c:	ldp	x19, x20, [sp, #16]
  407180:	ldp	x21, x22, [sp, #32]
  407184:	ldr	x23, [sp, #48]
  407188:	b	407120 <ferror@plt+0x46f0>
  40718c:	add	x19, x1, #0x1
  407190:	str	xzr, [sp, #72]
  407194:	str	wzr, [x22]
  407198:	mov	w2, #0xa                   	// #10
  40719c:	add	x1, sp, #0x48
  4071a0:	mov	x0, x19
  4071a4:	bl	402760 <strtol@plt>
  4071a8:	str	w0, [x20]
  4071ac:	ldr	w0, [x22]
  4071b0:	cbnz	w0, 407234 <ferror@plt+0x4804>
  4071b4:	ldr	x0, [sp, #72]
  4071b8:	cbz	x0, 407248 <ferror@plt+0x4818>
  4071bc:	ldrsb	w1, [x0]
  4071c0:	cmp	w1, #0x0
  4071c4:	ccmp	x0, x19, #0x4, eq  // eq = none
  4071c8:	csetm	w0, eq  // eq = none
  4071cc:	ldp	x19, x20, [sp, #16]
  4071d0:	ldp	x21, x22, [sp, #32]
  4071d4:	ldr	x23, [sp, #48]
  4071d8:	b	407120 <ferror@plt+0x46f0>
  4071dc:	mov	w0, #0x0                   	// #0
  4071e0:	b	407120 <ferror@plt+0x46f0>
  4071e4:	mov	w0, #0xffffffff            	// #-1
  4071e8:	ldp	x19, x20, [sp, #16]
  4071ec:	ldp	x21, x22, [sp, #32]
  4071f0:	ldr	x23, [sp, #48]
  4071f4:	b	407120 <ferror@plt+0x46f0>
  4071f8:	mov	w0, #0xffffffff            	// #-1
  4071fc:	ldp	x19, x20, [sp, #16]
  407200:	ldp	x21, x22, [sp, #32]
  407204:	ldr	x23, [sp, #48]
  407208:	b	407120 <ferror@plt+0x46f0>
  40720c:	mov	w0, #0xffffffff            	// #-1
  407210:	ldp	x19, x20, [sp, #16]
  407214:	ldp	x21, x22, [sp, #32]
  407218:	ldr	x23, [sp, #48]
  40721c:	b	407120 <ferror@plt+0x46f0>
  407220:	mov	w0, #0xffffffff            	// #-1
  407224:	ldp	x19, x20, [sp, #16]
  407228:	ldp	x21, x22, [sp, #32]
  40722c:	ldr	x23, [sp, #48]
  407230:	b	407120 <ferror@plt+0x46f0>
  407234:	mov	w0, #0xffffffff            	// #-1
  407238:	ldp	x19, x20, [sp, #16]
  40723c:	ldp	x21, x22, [sp, #32]
  407240:	ldr	x23, [sp, #48]
  407244:	b	407120 <ferror@plt+0x46f0>
  407248:	mov	w0, #0xffffffff            	// #-1
  40724c:	ldp	x19, x20, [sp, #16]
  407250:	ldp	x21, x22, [sp, #32]
  407254:	ldr	x23, [sp, #48]
  407258:	b	407120 <ferror@plt+0x46f0>
  40725c:	cmp	x0, #0x0
  407260:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407264:	b.eq	40732c <ferror@plt+0x48fc>  // b.none
  407268:	stp	x29, x30, [sp, #-80]!
  40726c:	mov	x29, sp
  407270:	stp	x19, x20, [sp, #16]
  407274:	stp	x21, x22, [sp, #32]
  407278:	stp	x23, x24, [sp, #48]
  40727c:	mov	x20, x1
  407280:	add	x24, sp, #0x40
  407284:	add	x23, sp, #0x48
  407288:	b	4072b8 <ferror@plt+0x4888>
  40728c:	cmp	x19, #0x0
  407290:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  407294:	ccmp	x21, x22, #0x0, ne  // ne = any
  407298:	b.ne	407314 <ferror@plt+0x48e4>  // b.any
  40729c:	mov	x2, x21
  4072a0:	mov	x1, x20
  4072a4:	mov	x0, x19
  4072a8:	bl	402590 <strncmp@plt>
  4072ac:	cbnz	w0, 407314 <ferror@plt+0x48e4>
  4072b0:	add	x0, x19, x21
  4072b4:	add	x20, x20, x22
  4072b8:	mov	x1, x24
  4072bc:	bl	4059fc <ferror@plt+0x2fcc>
  4072c0:	mov	x19, x0
  4072c4:	mov	x1, x23
  4072c8:	mov	x0, x20
  4072cc:	bl	4059fc <ferror@plt+0x2fcc>
  4072d0:	mov	x20, x0
  4072d4:	ldr	x21, [sp, #64]
  4072d8:	ldr	x22, [sp, #72]
  4072dc:	adds	x0, x21, x22
  4072e0:	b.eq	40730c <ferror@plt+0x48dc>  // b.none
  4072e4:	cmp	x0, #0x1
  4072e8:	b.ne	40728c <ferror@plt+0x485c>  // b.any
  4072ec:	cbz	x19, 4072fc <ferror@plt+0x48cc>
  4072f0:	ldrsb	w0, [x19]
  4072f4:	cmp	w0, #0x2f
  4072f8:	b.eq	40730c <ferror@plt+0x48dc>  // b.none
  4072fc:	cbz	x20, 407314 <ferror@plt+0x48e4>
  407300:	ldrsb	w0, [x20]
  407304:	cmp	w0, #0x2f
  407308:	b.ne	40728c <ferror@plt+0x485c>  // b.any
  40730c:	mov	w0, #0x1                   	// #1
  407310:	b	407318 <ferror@plt+0x48e8>
  407314:	mov	w0, #0x0                   	// #0
  407318:	ldp	x19, x20, [sp, #16]
  40731c:	ldp	x21, x22, [sp, #32]
  407320:	ldp	x23, x24, [sp, #48]
  407324:	ldp	x29, x30, [sp], #80
  407328:	ret
  40732c:	mov	w0, #0x0                   	// #0
  407330:	ret
  407334:	stp	x29, x30, [sp, #-64]!
  407338:	mov	x29, sp
  40733c:	stp	x19, x20, [sp, #16]
  407340:	mov	x19, x0
  407344:	orr	x0, x0, x1
  407348:	cbz	x0, 4073cc <ferror@plt+0x499c>
  40734c:	stp	x21, x22, [sp, #32]
  407350:	mov	x21, x1
  407354:	mov	x22, x2
  407358:	cbz	x19, 4073e0 <ferror@plt+0x49b0>
  40735c:	cbz	x1, 4073f8 <ferror@plt+0x49c8>
  407360:	stp	x23, x24, [sp, #48]
  407364:	mov	x0, x19
  407368:	bl	402350 <strlen@plt>
  40736c:	mov	x23, x0
  407370:	mvn	x0, x0
  407374:	mov	x20, #0x0                   	// #0
  407378:	cmp	x0, x22
  40737c:	b.cc	40740c <ferror@plt+0x49dc>  // b.lo, b.ul, b.last
  407380:	add	x24, x23, x22
  407384:	add	x0, x24, #0x1
  407388:	bl	402510 <malloc@plt>
  40738c:	mov	x20, x0
  407390:	cbz	x0, 407418 <ferror@plt+0x49e8>
  407394:	mov	x2, x23
  407398:	mov	x1, x19
  40739c:	bl	402300 <memcpy@plt>
  4073a0:	mov	x2, x22
  4073a4:	mov	x1, x21
  4073a8:	add	x0, x20, x23
  4073ac:	bl	402300 <memcpy@plt>
  4073b0:	strb	wzr, [x20, x24]
  4073b4:	ldp	x21, x22, [sp, #32]
  4073b8:	ldp	x23, x24, [sp, #48]
  4073bc:	mov	x0, x20
  4073c0:	ldp	x19, x20, [sp, #16]
  4073c4:	ldp	x29, x30, [sp], #64
  4073c8:	ret
  4073cc:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4073d0:	add	x0, x0, #0x120
  4073d4:	bl	402650 <strdup@plt>
  4073d8:	mov	x20, x0
  4073dc:	b	4073bc <ferror@plt+0x498c>
  4073e0:	mov	x1, x2
  4073e4:	mov	x0, x21
  4073e8:	bl	4027d0 <strndup@plt>
  4073ec:	mov	x20, x0
  4073f0:	ldp	x21, x22, [sp, #32]
  4073f4:	b	4073bc <ferror@plt+0x498c>
  4073f8:	mov	x0, x19
  4073fc:	bl	402650 <strdup@plt>
  407400:	mov	x20, x0
  407404:	ldp	x21, x22, [sp, #32]
  407408:	b	4073bc <ferror@plt+0x498c>
  40740c:	ldp	x21, x22, [sp, #32]
  407410:	ldp	x23, x24, [sp, #48]
  407414:	b	4073bc <ferror@plt+0x498c>
  407418:	ldp	x21, x22, [sp, #32]
  40741c:	ldp	x23, x24, [sp, #48]
  407420:	b	4073bc <ferror@plt+0x498c>
  407424:	stp	x29, x30, [sp, #-32]!
  407428:	mov	x29, sp
  40742c:	stp	x19, x20, [sp, #16]
  407430:	mov	x20, x0
  407434:	mov	x19, x1
  407438:	mov	x2, #0x0                   	// #0
  40743c:	cbz	x1, 40744c <ferror@plt+0x4a1c>
  407440:	mov	x0, x1
  407444:	bl	402350 <strlen@plt>
  407448:	mov	x2, x0
  40744c:	mov	x1, x19
  407450:	mov	x0, x20
  407454:	bl	407334 <ferror@plt+0x4904>
  407458:	ldp	x19, x20, [sp, #16]
  40745c:	ldp	x29, x30, [sp], #32
  407460:	ret
  407464:	stp	x29, x30, [sp, #-288]!
  407468:	mov	x29, sp
  40746c:	str	x19, [sp, #16]
  407470:	mov	x19, x0
  407474:	str	x2, [sp, #240]
  407478:	str	x3, [sp, #248]
  40747c:	str	x4, [sp, #256]
  407480:	str	x5, [sp, #264]
  407484:	str	x6, [sp, #272]
  407488:	str	x7, [sp, #280]
  40748c:	str	q0, [sp, #112]
  407490:	str	q1, [sp, #128]
  407494:	str	q2, [sp, #144]
  407498:	str	q3, [sp, #160]
  40749c:	str	q4, [sp, #176]
  4074a0:	str	q5, [sp, #192]
  4074a4:	str	q6, [sp, #208]
  4074a8:	str	q7, [sp, #224]
  4074ac:	add	x0, sp, #0x120
  4074b0:	str	x0, [sp, #80]
  4074b4:	str	x0, [sp, #88]
  4074b8:	add	x0, sp, #0xf0
  4074bc:	str	x0, [sp, #96]
  4074c0:	mov	w0, #0xffffffd0            	// #-48
  4074c4:	str	w0, [sp, #104]
  4074c8:	mov	w0, #0xffffff80            	// #-128
  4074cc:	str	w0, [sp, #108]
  4074d0:	ldp	x2, x3, [sp, #80]
  4074d4:	stp	x2, x3, [sp, #32]
  4074d8:	ldp	x2, x3, [sp, #96]
  4074dc:	stp	x2, x3, [sp, #48]
  4074e0:	add	x2, sp, #0x20
  4074e4:	add	x0, sp, #0x48
  4074e8:	bl	4027b0 <vasprintf@plt>
  4074ec:	tbnz	w0, #31, 40751c <ferror@plt+0x4aec>
  4074f0:	sxtw	x2, w0
  4074f4:	ldr	x1, [sp, #72]
  4074f8:	mov	x0, x19
  4074fc:	bl	407334 <ferror@plt+0x4904>
  407500:	mov	x19, x0
  407504:	ldr	x0, [sp, #72]
  407508:	bl	402790 <free@plt>
  40750c:	mov	x0, x19
  407510:	ldr	x19, [sp, #16]
  407514:	ldp	x29, x30, [sp], #288
  407518:	ret
  40751c:	mov	x19, #0x0                   	// #0
  407520:	b	40750c <ferror@plt+0x4adc>
  407524:	stp	x29, x30, [sp, #-80]!
  407528:	mov	x29, sp
  40752c:	stp	x19, x20, [sp, #16]
  407530:	stp	x21, x22, [sp, #32]
  407534:	mov	x19, x0
  407538:	ldr	x21, [x0]
  40753c:	ldrsb	w0, [x21]
  407540:	cbz	w0, 407674 <ferror@plt+0x4c44>
  407544:	stp	x23, x24, [sp, #48]
  407548:	mov	x24, x1
  40754c:	mov	x22, x2
  407550:	mov	w23, w3
  407554:	mov	x1, x2
  407558:	mov	x0, x21
  40755c:	bl	4027e0 <strspn@plt>
  407560:	add	x20, x21, x0
  407564:	ldrsb	w21, [x21, x0]
  407568:	cbz	w21, 4075e0 <ferror@plt+0x4bb0>
  40756c:	cbz	w23, 407644 <ferror@plt+0x4c14>
  407570:	mov	w1, w21
  407574:	adrp	x0, 408000 <ferror@plt+0x55d0>
  407578:	add	x0, x0, #0x638
  40757c:	bl	4027f0 <strchr@plt>
  407580:	cbz	x0, 407600 <ferror@plt+0x4bd0>
  407584:	strb	w21, [sp, #72]
  407588:	strb	wzr, [sp, #73]
  40758c:	add	x23, x20, #0x1
  407590:	add	x1, sp, #0x48
  407594:	mov	x0, x23
  407598:	bl	405a70 <ferror@plt+0x3040>
  40759c:	str	x0, [x24]
  4075a0:	add	x1, x20, x0
  4075a4:	ldrsb	w1, [x1, #1]
  4075a8:	cmp	w1, #0x0
  4075ac:	ccmp	w21, w1, #0x0, ne  // ne = any
  4075b0:	b.ne	4075f0 <ferror@plt+0x4bc0>  // b.any
  4075b4:	add	x0, x0, #0x2
  4075b8:	add	x21, x20, x0
  4075bc:	ldrsb	w1, [x20, x0]
  4075c0:	cbz	w1, 4075d0 <ferror@plt+0x4ba0>
  4075c4:	mov	x0, x22
  4075c8:	bl	4027f0 <strchr@plt>
  4075cc:	cbz	x0, 4075f0 <ferror@plt+0x4bc0>
  4075d0:	str	x21, [x19]
  4075d4:	mov	x20, x23
  4075d8:	ldp	x23, x24, [sp, #48]
  4075dc:	b	407660 <ferror@plt+0x4c30>
  4075e0:	str	x20, [x19]
  4075e4:	mov	x20, #0x0                   	// #0
  4075e8:	ldp	x23, x24, [sp, #48]
  4075ec:	b	407660 <ferror@plt+0x4c30>
  4075f0:	str	x20, [x19]
  4075f4:	mov	x20, #0x0                   	// #0
  4075f8:	ldp	x23, x24, [sp, #48]
  4075fc:	b	407660 <ferror@plt+0x4c30>
  407600:	mov	x1, x22
  407604:	mov	x0, x20
  407608:	bl	405a70 <ferror@plt+0x3040>
  40760c:	str	x0, [x24]
  407610:	add	x21, x20, x0
  407614:	ldrsb	w1, [x20, x0]
  407618:	cbz	w1, 407628 <ferror@plt+0x4bf8>
  40761c:	mov	x0, x22
  407620:	bl	4027f0 <strchr@plt>
  407624:	cbz	x0, 407634 <ferror@plt+0x4c04>
  407628:	str	x21, [x19]
  40762c:	ldp	x23, x24, [sp, #48]
  407630:	b	407660 <ferror@plt+0x4c30>
  407634:	str	x20, [x19]
  407638:	mov	x20, x0
  40763c:	ldp	x23, x24, [sp, #48]
  407640:	b	407660 <ferror@plt+0x4c30>
  407644:	mov	x1, x22
  407648:	mov	x0, x20
  40764c:	bl	402960 <strcspn@plt>
  407650:	str	x0, [x24]
  407654:	add	x0, x20, x0
  407658:	str	x0, [x19]
  40765c:	ldp	x23, x24, [sp, #48]
  407660:	mov	x0, x20
  407664:	ldp	x19, x20, [sp, #16]
  407668:	ldp	x21, x22, [sp, #32]
  40766c:	ldp	x29, x30, [sp], #80
  407670:	ret
  407674:	mov	x20, #0x0                   	// #0
  407678:	b	407660 <ferror@plt+0x4c30>
  40767c:	stp	x29, x30, [sp, #-32]!
  407680:	mov	x29, sp
  407684:	str	x19, [sp, #16]
  407688:	mov	x19, x0
  40768c:	mov	x0, x19
  407690:	bl	4025c0 <fgetc@plt>
  407694:	cmn	w0, #0x1
  407698:	b.eq	4076ac <ferror@plt+0x4c7c>  // b.none
  40769c:	cmp	w0, #0xa
  4076a0:	b.ne	40768c <ferror@plt+0x4c5c>  // b.any
  4076a4:	mov	w0, #0x0                   	// #0
  4076a8:	b	4076b0 <ferror@plt+0x4c80>
  4076ac:	mov	w0, #0x1                   	// #1
  4076b0:	ldr	x19, [sp, #16]
  4076b4:	ldp	x29, x30, [sp], #32
  4076b8:	ret
  4076bc:	stp	x29, x30, [sp, #-160]!
  4076c0:	mov	x29, sp
  4076c4:	stp	x19, x20, [sp, #16]
  4076c8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4076cc:	add	x0, x0, #0x6d0
  4076d0:	ldp	x2, x3, [x0]
  4076d4:	stp	x2, x3, [sp, #48]
  4076d8:	ldp	x2, x3, [x0, #16]
  4076dc:	stp	x2, x3, [sp, #64]
  4076e0:	ldp	x2, x3, [x0, #32]
  4076e4:	stp	x2, x3, [sp, #80]
  4076e8:	ldp	x2, x3, [x0, #48]
  4076ec:	stp	x2, x3, [sp, #96]
  4076f0:	ldp	x2, x3, [x0, #64]
  4076f4:	stp	x2, x3, [sp, #112]
  4076f8:	ldp	x2, x3, [x0, #80]
  4076fc:	stp	x2, x3, [sp, #128]
  407700:	ldr	x1, [x0, #96]
  407704:	str	x1, [sp, #144]
  407708:	ldur	x0, [x0, #102]
  40770c:	stur	x0, [sp, #150]
  407710:	mov	w0, #0x1                   	// #1
  407714:	str	w0, [sp, #44]
  407718:	mov	w2, #0x0                   	// #0
  40771c:	mov	w1, #0x801                 	// #2049
  407720:	movk	w1, #0x8, lsl #16
  407724:	bl	402820 <socket@plt>
  407728:	mov	w19, w0
  40772c:	tbnz	w0, #31, 407778 <ferror@plt+0x4d48>
  407730:	mov	w4, #0x4                   	// #4
  407734:	add	x3, sp, #0x2c
  407738:	mov	w2, #0x10                  	// #16
  40773c:	mov	w1, #0x1                   	// #1
  407740:	bl	402520 <setsockopt@plt>
  407744:	tbnz	w0, #31, 407794 <ferror@plt+0x4d64>
  407748:	add	x20, sp, #0x30
  40774c:	add	x0, sp, #0x33
  407750:	bl	402350 <strlen@plt>
  407754:	add	w2, w0, #0x3
  407758:	mov	x1, x20
  40775c:	mov	w0, w19
  407760:	bl	4027c0 <connect@plt>
  407764:	tbnz	w0, #31, 4077bc <ferror@plt+0x4d8c>
  407768:	mov	w0, w19
  40776c:	ldp	x19, x20, [sp, #16]
  407770:	ldp	x29, x30, [sp], #160
  407774:	ret
  407778:	mov	w2, #0x5                   	// #5
  40777c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  407780:	add	x1, x1, #0x640
  407784:	mov	x0, #0x0                   	// #0
  407788:	bl	4028e0 <dcgettext@plt>
  40778c:	bl	402870 <warnx@plt>
  407790:	b	407768 <ferror@plt+0x4d38>
  407794:	mov	w2, #0x5                   	// #5
  407798:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40779c:	add	x1, x1, #0x658
  4077a0:	mov	x0, #0x0                   	// #0
  4077a4:	bl	4028e0 <dcgettext@plt>
  4077a8:	bl	402870 <warnx@plt>
  4077ac:	mov	w0, w19
  4077b0:	bl	402670 <close@plt>
  4077b4:	mov	w19, #0xffffffff            	// #-1
  4077b8:	b	407768 <ferror@plt+0x4d38>
  4077bc:	bl	402990 <__errno_location@plt>
  4077c0:	ldr	w0, [x0]
  4077c4:	cmp	w0, #0x6f
  4077c8:	b.ne	4077dc <ferror@plt+0x4dac>  // b.any
  4077cc:	mov	w0, w19
  4077d0:	bl	402670 <close@plt>
  4077d4:	mov	w19, #0xffffffff            	// #-1
  4077d8:	b	407768 <ferror@plt+0x4d38>
  4077dc:	mov	w2, #0x5                   	// #5
  4077e0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4077e4:	add	x1, x1, #0x680
  4077e8:	mov	x0, #0x0                   	// #0
  4077ec:	bl	4028e0 <dcgettext@plt>
  4077f0:	bl	402870 <warnx@plt>
  4077f4:	b	4077cc <ferror@plt+0x4d9c>
  4077f8:	stp	x29, x30, [sp, #-400]!
  4077fc:	mov	x29, sp
  407800:	stp	x19, x20, [sp, #16]
  407804:	mov	w19, w0
  407808:	add	x20, sp, #0xe8
  40780c:	add	x0, sp, #0xf0
  407810:	bl	402580 <sigemptyset@plt>
  407814:	mov	x0, #0x1                   	// #1
  407818:	str	x0, [sp, #232]
  40781c:	mov	w0, #0x10000000            	// #268435456
  407820:	str	w0, [sp, #368]
  407824:	add	x2, sp, #0x50
  407828:	mov	x1, x20
  40782c:	mov	w0, #0xd                   	// #13
  407830:	bl	402680 <sigaction@plt>
  407834:	strb	wzr, [sp, #385]
  407838:	cmp	w19, #0x50
  40783c:	b.eq	407878 <ferror@plt+0x4e48>  // b.none
  407840:	cmp	w19, #0x51
  407844:	b.eq	407938 <ferror@plt+0x4f08>  // b.none
  407848:	mov	w0, #0x0                   	// #0
  40784c:	cmp	w19, #0x3f
  407850:	b.eq	4078a4 <ferror@plt+0x4e74>  // b.none
  407854:	mov	w2, #0x5                   	// #5
  407858:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40785c:	add	x1, x1, #0x6a0
  407860:	mov	x0, #0x0                   	// #0
  407864:	bl	4028e0 <dcgettext@plt>
  407868:	mov	w1, w19
  40786c:	bl	402870 <warnx@plt>
  407870:	mov	w0, #0x0                   	// #0
  407874:	b	4078a4 <ferror@plt+0x4e74>
  407878:	bl	4076bc <ferror@plt+0x4c8c>
  40787c:	mov	w19, w0
  407880:	tbz	w0, #31, 4078b0 <ferror@plt+0x4e80>
  407884:	strb	wzr, [sp, #392]
  407888:	mov	x2, #0x0                   	// #0
  40788c:	add	x1, sp, #0x50
  407890:	mov	w0, #0xd                   	// #13
  407894:	bl	402680 <sigaction@plt>
  407898:	ldrb	w0, [sp, #392]
  40789c:	cmp	w0, #0x6
  4078a0:	cset	w0, eq  // eq = none
  4078a4:	ldp	x19, x20, [sp, #16]
  4078a8:	ldp	x29, x30, [sp], #400
  4078ac:	ret
  4078b0:	stp	x21, x22, [sp, #32]
  4078b4:	stp	x23, x24, [sp, #48]
  4078b8:	mov	w0, #0x50                  	// #80
  4078bc:	strb	w0, [sp, #384]
  4078c0:	bl	402990 <__errno_location@plt>
  4078c4:	mov	x21, x0
  4078c8:	mov	x20, #0x2                   	// #2
  4078cc:	add	x22, sp, #0x180
  4078d0:	mov	x24, #0xb280                	// #45696
  4078d4:	movk	x24, #0xee6, lsl #16
  4078d8:	add	x23, sp, #0x40
  4078dc:	b	407900 <ferror@plt+0x4ed0>
  4078e0:	ldr	w0, [x21]
  4078e4:	cmp	w0, #0x4
  4078e8:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  4078ec:	b.ne	407a64 <ferror@plt+0x5034>  // b.any
  4078f0:	ldr	w0, [x21]
  4078f4:	cmp	w0, #0xb
  4078f8:	b.eq	407aec <ferror@plt+0x50bc>  // b.none
  4078fc:	cbz	x20, 407a64 <ferror@plt+0x5034>
  407900:	str	wzr, [x21]
  407904:	mov	x2, x20
  407908:	mov	x1, x22
  40790c:	mov	w0, w19
  407910:	bl	4026c0 <write@plt>
  407914:	cmp	x0, #0x0
  407918:	b.le	4078e0 <ferror@plt+0x4eb0>
  40791c:	subs	x20, x20, x0
  407920:	b.eq	407ae0 <ferror@plt+0x50b0>  // b.none
  407924:	add	x22, x22, x0
  407928:	ldr	w0, [x21]
  40792c:	cmp	w0, #0xb
  407930:	b.ne	407900 <ferror@plt+0x4ed0>  // b.any
  407934:	b	407aec <ferror@plt+0x50bc>
  407938:	bl	4076bc <ferror@plt+0x4c8c>
  40793c:	mov	w19, w0
  407940:	tbnz	w0, #31, 407884 <ferror@plt+0x4e54>
  407944:	stp	x21, x22, [sp, #32]
  407948:	stp	x23, x24, [sp, #48]
  40794c:	mov	w0, #0x51                  	// #81
  407950:	strb	w0, [sp, #384]
  407954:	bl	402990 <__errno_location@plt>
  407958:	mov	x21, x0
  40795c:	mov	x20, #0x2                   	// #2
  407960:	add	x22, sp, #0x180
  407964:	mov	x24, #0xb280                	// #45696
  407968:	movk	x24, #0xee6, lsl #16
  40796c:	add	x23, sp, #0x40
  407970:	b	407994 <ferror@plt+0x4f64>
  407974:	ldr	w0, [x21]
  407978:	cmp	w0, #0x4
  40797c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  407980:	b.ne	407a64 <ferror@plt+0x5034>  // b.any
  407984:	ldr	w0, [x21]
  407988:	cmp	w0, #0xb
  40798c:	b.eq	407ac8 <ferror@plt+0x5098>  // b.none
  407990:	cbz	x20, 407a64 <ferror@plt+0x5034>
  407994:	str	wzr, [x21]
  407998:	mov	x2, x20
  40799c:	mov	x1, x22
  4079a0:	mov	w0, w19
  4079a4:	bl	4026c0 <write@plt>
  4079a8:	cmp	x0, #0x0
  4079ac:	b.le	407974 <ferror@plt+0x4f44>
  4079b0:	subs	x20, x20, x0
  4079b4:	b.eq	407abc <ferror@plt+0x508c>  // b.none
  4079b8:	add	x22, x22, x0
  4079bc:	ldr	w0, [x21]
  4079c0:	cmp	w0, #0xb
  4079c4:	b.ne	407994 <ferror@plt+0x4f64>  // b.any
  4079c8:	b	407ac8 <ferror@plt+0x5098>
  4079cc:	cmp	w0, #0x1
  4079d0:	b.ne	407aa8 <ferror@plt+0x5078>  // b.any
  4079d4:	ldrh	w0, [sp, #70]
  4079d8:	tst	x0, #0x3
  4079dc:	b.eq	407aa8 <ferror@plt+0x5078>  // b.none
  4079e0:	strh	wzr, [sp, #392]
  4079e4:	mov	w22, #0x0                   	// #0
  4079e8:	mov	x20, #0x2                   	// #2
  4079ec:	add	x21, sp, #0x188
  4079f0:	mov	x24, #0xb280                	// #45696
  4079f4:	movk	x24, #0xee6, lsl #16
  4079f8:	add	x23, sp, #0x40
  4079fc:	b	407a3c <ferror@plt+0x500c>
  407a00:	tbz	x0, #63, 407aa8 <ferror@plt+0x5078>
  407a04:	bl	402990 <__errno_location@plt>
  407a08:	ldr	w0, [x0]
  407a0c:	cmp	w0, #0xb
  407a10:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  407a14:	b.ne	407aa8 <ferror@plt+0x5078>  // b.any
  407a18:	cmp	w22, #0x4
  407a1c:	b.gt	407aa8 <ferror@plt+0x5078>
  407a20:	add	w22, w22, #0x1
  407a24:	str	xzr, [sp, #64]
  407a28:	str	x24, [sp, #72]
  407a2c:	mov	x1, #0x0                   	// #0
  407a30:	mov	x0, x23
  407a34:	bl	4027a0 <nanosleep@plt>
  407a38:	cbz	x20, 407aa8 <ferror@plt+0x5078>
  407a3c:	mov	x2, x20
  407a40:	mov	x1, x21
  407a44:	mov	w0, w19
  407a48:	bl	402880 <read@plt>
  407a4c:	cmp	x0, #0x0
  407a50:	b.le	407a00 <ferror@plt+0x4fd0>
  407a54:	sub	x20, x20, x0
  407a58:	add	x21, x21, x0
  407a5c:	mov	w22, #0x0                   	// #0
  407a60:	b	407a38 <ferror@plt+0x5008>
  407a64:	strb	wzr, [sp, #392]
  407a68:	str	w19, [sp, #64]
  407a6c:	mov	w0, #0x3                   	// #3
  407a70:	strh	w0, [sp, #68]
  407a74:	strh	wzr, [sp, #70]
  407a78:	add	x22, sp, #0x40
  407a7c:	mov	w21, #0x3e8                 	// #1000
  407a80:	mov	x20, #0x1                   	// #1
  407a84:	mov	w2, w21
  407a88:	mov	x1, x20
  407a8c:	mov	x0, x22
  407a90:	bl	402540 <poll@plt>
  407a94:	tbz	w0, #31, 4079cc <ferror@plt+0x4f9c>
  407a98:	bl	402990 <__errno_location@plt>
  407a9c:	ldr	w0, [x0]
  407aa0:	cmp	w0, #0x4
  407aa4:	b.eq	407a84 <ferror@plt+0x5054>  // b.none
  407aa8:	mov	w0, w19
  407aac:	bl	402670 <close@plt>
  407ab0:	ldp	x21, x22, [sp, #32]
  407ab4:	ldp	x23, x24, [sp, #48]
  407ab8:	b	407888 <ferror@plt+0x4e58>
  407abc:	ldr	w0, [x21]
  407ac0:	cmp	w0, #0xb
  407ac4:	b.ne	407a64 <ferror@plt+0x5034>  // b.any
  407ac8:	str	xzr, [sp, #64]
  407acc:	str	x24, [sp, #72]
  407ad0:	mov	x1, #0x0                   	// #0
  407ad4:	mov	x0, x23
  407ad8:	bl	4027a0 <nanosleep@plt>
  407adc:	b	407990 <ferror@plt+0x4f60>
  407ae0:	ldr	w0, [x21]
  407ae4:	cmp	w0, #0xb
  407ae8:	b.ne	407a64 <ferror@plt+0x5034>  // b.any
  407aec:	str	xzr, [sp, #64]
  407af0:	str	x24, [sp, #72]
  407af4:	mov	x1, #0x0                   	// #0
  407af8:	mov	x0, x23
  407afc:	bl	4027a0 <nanosleep@plt>
  407b00:	b	4078fc <ferror@plt+0x4ecc>
  407b04:	nop
  407b08:	stp	x29, x30, [sp, #-64]!
  407b0c:	mov	x29, sp
  407b10:	stp	x19, x20, [sp, #16]
  407b14:	adrp	x20, 419000 <ferror@plt+0x165d0>
  407b18:	add	x20, x20, #0xde0
  407b1c:	stp	x21, x22, [sp, #32]
  407b20:	adrp	x21, 419000 <ferror@plt+0x165d0>
  407b24:	add	x21, x21, #0xdd8
  407b28:	sub	x20, x20, x21
  407b2c:	mov	w22, w0
  407b30:	stp	x23, x24, [sp, #48]
  407b34:	mov	x23, x1
  407b38:	mov	x24, x2
  407b3c:	bl	4022c8 <memcpy@plt-0x38>
  407b40:	cmp	xzr, x20, asr #3
  407b44:	b.eq	407b70 <ferror@plt+0x5140>  // b.none
  407b48:	asr	x20, x20, #3
  407b4c:	mov	x19, #0x0                   	// #0
  407b50:	ldr	x3, [x21, x19, lsl #3]
  407b54:	mov	x2, x24
  407b58:	add	x19, x19, #0x1
  407b5c:	mov	x1, x23
  407b60:	mov	w0, w22
  407b64:	blr	x3
  407b68:	cmp	x20, x19
  407b6c:	b.ne	407b50 <ferror@plt+0x5120>  // b.any
  407b70:	ldp	x19, x20, [sp, #16]
  407b74:	ldp	x21, x22, [sp, #32]
  407b78:	ldp	x23, x24, [sp, #48]
  407b7c:	ldp	x29, x30, [sp], #64
  407b80:	ret
  407b84:	nop
  407b88:	ret
  407b8c:	nop
  407b90:	adrp	x2, 41a000 <ferror@plt+0x175d0>
  407b94:	mov	x1, #0x0                   	// #0
  407b98:	ldr	x2, [x2, #936]
  407b9c:	b	402440 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407ba0 <.fini>:
  407ba0:	stp	x29, x30, [sp, #-16]!
  407ba4:	mov	x29, sp
  407ba8:	ldp	x29, x30, [sp], #16
  407bac:	ret
