\hypertarget{group__ALT__QSPI__CSR}{}\section{General Control and Status Functions}
\label{group__ALT__QSPI__CSR}\index{General Control and Status Functions@{General Control and Status Functions}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__ALT__QSPI__CSR_ga919562dd181acc42914bea253e31fae1}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}} \mbox{\hyperlink{group__ALT__QSPI__CSR_ga9630d0374a96983752d4053c122665dd}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__ALT__QSPI__CSR_ga919562dd181acc42914bea253e31fae1}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1afc999a0148242b4b2ad01f5f22ecda5b}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+IL}} = (0x1 $<$$<$ 0), 
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aaf4c937a561295b3f46821b3a4daf134}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+U\+FL}} = (0x1 $<$$<$ 1), 
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a2b3bca541ff4342b1067a65124c3af54}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+D\+A\+C\+\_\+\+O\+P\+\_\+\+C\+O\+M\+P\+L\+E\+TE}} = (0x1 $<$$<$ 2), 
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a856648b3c8f59893f2f181d9d1bba317}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+D\+A\+C\+\_\+\+O\+P\+\_\+\+R\+E\+J\+E\+CT}} = (0x1 $<$$<$ 3), 
\newline
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aabe3d2f8ae8e9fb9819478552a9d0032}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+W\+R\+\_\+\+P\+R\+O\+T\+\_\+\+V\+I\+OL}} = (0x1 $<$$<$ 4), 
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a19e2215961ebdd2c445dc3154a504a75}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+L\+L\+\_\+\+A\+H\+B\+\_\+\+A\+C\+C\+E\+SS}} = (0x1 $<$$<$ 5), 
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a1dcba26836c5eb10e46f7744960abbcf}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+D\+A\+C\+\_\+\+W\+T\+R\+M\+K\+\_\+\+T\+R\+IG}} = (0x1 $<$$<$ 6), 
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a53b5fe67e8ba66e72d97c28a0526a323}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+O\+VF}} = (0x1 $<$$<$ 7), 
\newline
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a3d41c8db75ea2e57603a2e7a56d6781a}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+O\+T\+\_\+\+F\+U\+LL}} = (0x1 $<$$<$ 8), 
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aaaffd73300d980657ab3f3d63da22282}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+LL}} = (0x1 $<$$<$ 9), 
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1acae70b57d13faefa9ee433576223c983}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+O\+T\+\_\+\+E\+M\+P\+TY}} = (0x1 $<$$<$ 10), 
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a4cd93d45dd4f73d34be71fae1a88d0f1}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+LL}} = (0x1 $<$$<$ 11), 
\newline
\mbox{\hyperlink{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aa965ef172cd27d8e1846f86865368930}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+D\+A\+C\+\_\+\+R\+D\+\_\+\+F\+U\+LL}} = (0x1 $<$$<$ 12)
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__CSR_gaecd5fe1f525bf35cd38257148b6be226}{alt\+\_\+qspi\+\_\+init}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__CSR_gae1149191120939cb56f2bea8be12ae3c}{alt\+\_\+qspi\+\_\+uninit}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__CSR_ga22df5a849bd115eef330974c03734fc1}{alt\+\_\+qspi\+\_\+disable}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__CSR_ga68501b9717901e2d160297a802728772}{alt\+\_\+qspi\+\_\+enable}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__QSPI__CSR_ga6eeaf36913f59120b21affa31d6f9632}{alt\+\_\+qspi\+\_\+int\+\_\+status\+\_\+get}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__CSR_gaf436f88abd8e2af796cc070792db5168}{alt\+\_\+qspi\+\_\+int\+\_\+clear}} (const uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__CSR_gabafd6da28abc48578f144cbd6c85e224}{alt\+\_\+qspi\+\_\+int\+\_\+disable}} (const uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__CSR_ga90573895220218be5c3be1888010e5bc}{alt\+\_\+qspi\+\_\+int\+\_\+enable}} (const uint32\+\_\+t mask)
\item 
bool \mbox{\hyperlink{group__ALT__QSPI__CSR_gaeaa7e762d8b79b1989385c978174b7b8}{alt\+\_\+qspi\+\_\+is\+\_\+idle}} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
The declarations and functions in this group provide general purpose control and status functions for the Q\+S\+PI Flash Controller. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__ALT__QSPI__CSR_ga9630d0374a96983752d4053c122665dd}\label{group__ALT__QSPI__CSR_ga9630d0374a96983752d4053c122665dd}} 
\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_t@{ALT\_QSPI\_INT\_STATUS\_t}}
\index{ALT\_QSPI\_INT\_STATUS\_t@{ALT\_QSPI\_INT\_STATUS\_t}!General Control and Status Functions@{General Control and Status Functions}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_INT\_STATUS\_t}{ALT\_QSPI\_INT\_STATUS\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__QSPI__CSR_ga919562dd181acc42914bea253e31fae1}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}}  \mbox{\hyperlink{group__ALT__QSPI__CSR_ga9630d0374a96983752d4053c122665dd}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}}}

This type definition enumerates the interrupt status conditions for the Q\+S\+PI controller.

The enumerations serve as masks for the Q\+S\+PI controller events that can be set when the designated conditions occur and the corresponding event is enabled. When any of these event source conditions are true, the {\bfseries{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+RQ}} interrupt output is asserted high.

Interrupt sources are cleared when software calls \mbox{\hyperlink{group__ALT__QSPI__CSR_gaf436f88abd8e2af796cc070792db5168}{alt\+\_\+qspi\+\_\+int\+\_\+clear()}}. The interrupt sources are individually maskable using \mbox{\hyperlink{group__ALT__QSPI__CSR_gabafd6da28abc48578f144cbd6c85e224}{alt\+\_\+qspi\+\_\+int\+\_\+disable()}} and \mbox{\hyperlink{group__ALT__QSPI__CSR_ga90573895220218be5c3be1888010e5bc}{alt\+\_\+qspi\+\_\+int\+\_\+enable()}}. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__ALT__QSPI__CSR_ga919562dd181acc42914bea253e31fae1}\label{group__ALT__QSPI__CSR_ga919562dd181acc42914bea253e31fae1}} 
\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_e@{ALT\_QSPI\_INT\_STATUS\_e}}
\index{ALT\_QSPI\_INT\_STATUS\_e@{ALT\_QSPI\_INT\_STATUS\_e}!General Control and Status Functions@{General Control and Status Functions}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_INT\_STATUS\_e}{ALT\_QSPI\_INT\_STATUS\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__QSPI__CSR_ga919562dd181acc42914bea253e31fae1}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}}}

This type definition enumerates the interrupt status conditions for the Q\+S\+PI controller.

The enumerations serve as masks for the Q\+S\+PI controller events that can be set when the designated conditions occur and the corresponding event is enabled. When any of these event source conditions are true, the {\bfseries{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+RQ}} interrupt output is asserted high.

Interrupt sources are cleared when software calls \mbox{\hyperlink{group__ALT__QSPI__CSR_gaf436f88abd8e2af796cc070792db5168}{alt\+\_\+qspi\+\_\+int\+\_\+clear()}}. The interrupt sources are individually maskable using \mbox{\hyperlink{group__ALT__QSPI__CSR_gabafd6da28abc48578f144cbd6c85e224}{alt\+\_\+qspi\+\_\+int\+\_\+disable()}} and \mbox{\hyperlink{group__ALT__QSPI__CSR_ga90573895220218be5c3be1888010e5bc}{alt\+\_\+qspi\+\_\+int\+\_\+enable()}}. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_MODE\_FAIL@{ALT\_QSPI\_INT\_STATUS\_MODE\_FAIL}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_MODE\_FAIL@{ALT\_QSPI\_INT\_STATUS\_MODE\_FAIL}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1afc999a0148242b4b2ad01f5f22ecda5b}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1afc999a0148242b4b2ad01f5f22ecda5b}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+IL&Mode fail M -\/ indicates the voltage on pin n\+\_\+ss\+\_\+in is inconsistent with the S\+PI mode. Set = 1 if n\+\_\+ss\+\_\+in is low in master mode (multi-\/master contention). These conditions will clear the spi\+\_\+enable bit and disable the S\+PI.
\begin{DoxyItemize}
\item 0 = no mode fault has been detected.
\item 1 = a mode fault has occurred. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_UFL@{ALT\_QSPI\_INT\_STATUS\_UFL}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_UFL@{ALT\_QSPI\_INT\_STATUS\_UFL}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aaf4c937a561295b3f46821b3a4daf134}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aaf4c937a561295b3f46821b3a4daf134}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+U\+FL&Underflow Detected.
\begin{DoxyItemize}
\item 0 = no underflow has been detected.
\item 1 = underflow is detected and an attempt to transfer data is made when the small TX F\+I\+FO is empty. This may occur when A\+HB write data is being supplied too slowly to keep up with the requested write operation. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_IDAC\_OP\_COMPLETE@{ALT\_QSPI\_INT\_STATUS\_IDAC\_OP\_COMPLETE}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_IDAC\_OP\_COMPLETE@{ALT\_QSPI\_INT\_STATUS\_IDAC\_OP\_COMPLETE}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a2b3bca541ff4342b1067a65124c3af54}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a2b3bca541ff4342b1067a65124c3af54}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+D\+A\+C\+\_\+\+O\+P\+\_\+\+C\+O\+M\+P\+L\+E\+TE&Controller has completed last triggered indirect operation. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_IDAC\_OP\_REJECT@{ALT\_QSPI\_INT\_STATUS\_IDAC\_OP\_REJECT}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_IDAC\_OP\_REJECT@{ALT\_QSPI\_INT\_STATUS\_IDAC\_OP\_REJECT}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a856648b3c8f59893f2f181d9d1bba317}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a856648b3c8f59893f2f181d9d1bba317}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+D\+A\+C\+\_\+\+O\+P\+\_\+\+R\+E\+J\+E\+CT&Indirect operation was requested but could not be accepted. Two indirect operations already in storage. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_WR\_PROT\_VIOL@{ALT\_QSPI\_INT\_STATUS\_WR\_PROT\_VIOL}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_WR\_PROT\_VIOL@{ALT\_QSPI\_INT\_STATUS\_WR\_PROT\_VIOL}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aabe3d2f8ae8e9fb9819478552a9d0032}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aabe3d2f8ae8e9fb9819478552a9d0032}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+W\+R\+\_\+\+P\+R\+O\+T\+\_\+\+V\+I\+OL&Write to protected area was attempted and rejected. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_ILL\_AHB\_ACCESS@{ALT\_QSPI\_INT\_STATUS\_ILL\_AHB\_ACCESS}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_ILL\_AHB\_ACCESS@{ALT\_QSPI\_INT\_STATUS\_ILL\_AHB\_ACCESS}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a19e2215961ebdd2c445dc3154a504a75}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a19e2215961ebdd2c445dc3154a504a75}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+L\+L\+\_\+\+A\+H\+B\+\_\+\+A\+C\+C\+E\+SS&Illegal A\+HB Access Detected. A\+HB write wrapping bursts and the use of S\+P\+L\+I\+T/\+R\+E\+T\+RY accesses will cause this interrupt to trigger. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_IDAC\_WTRMK\_TRIG@{ALT\_QSPI\_INT\_STATUS\_IDAC\_WTRMK\_TRIG}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_IDAC\_WTRMK\_TRIG@{ALT\_QSPI\_INT\_STATUS\_IDAC\_WTRMK\_TRIG}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a1dcba26836c5eb10e46f7744960abbcf}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a1dcba26836c5eb10e46f7744960abbcf}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+D\+A\+C\+\_\+\+W\+T\+R\+M\+K\+\_\+\+T\+R\+IG&Indirect Transfer Watermark Level Breached. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_RX\_OVF@{ALT\_QSPI\_INT\_STATUS\_RX\_OVF}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_RX\_OVF@{ALT\_QSPI\_INT\_STATUS\_RX\_OVF}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a53b5fe67e8ba66e72d97c28a0526a323}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a53b5fe67e8ba66e72d97c28a0526a323}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+O\+VF&Receive Overflow. This should only occur in Legacy S\+PI mode.

Set if an attempt is made to push the RX F\+I\+FO when it is full. This bit is reset only by a system reset and cleared only when this register is read. If a new push to the RX F\+I\+FO occurs coincident with a register read this flag will remain set.
\begin{DoxyItemize}
\item 0 = no overflow has been detected.
\item 1 = an overflow has occurred. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_TX\_FIFO\_NOT\_FULL@{ALT\_QSPI\_INT\_STATUS\_TX\_FIFO\_NOT\_FULL}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_TX\_FIFO\_NOT\_FULL@{ALT\_QSPI\_INT\_STATUS\_TX\_FIFO\_NOT\_FULL}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a3d41c8db75ea2e57603a2e7a56d6781a}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a3d41c8db75ea2e57603a2e7a56d6781a}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+O\+T\+\_\+\+F\+U\+LL&Small TX F\+I\+FO not full (current F\+I\+FO status). Can be ignored in non-\/\+S\+PI legacy mode.
\begin{DoxyItemize}
\item 0 = F\+I\+FO has $>$= T\+H\+R\+E\+S\+H\+O\+LD entries.
\item 1 = F\+I\+FO has $<$ T\+H\+R\+E\+S\+H\+O\+LD entries. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_TX\_FIFO\_FULL@{ALT\_QSPI\_INT\_STATUS\_TX\_FIFO\_FULL}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_TX\_FIFO\_FULL@{ALT\_QSPI\_INT\_STATUS\_TX\_FIFO\_FULL}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aaaffd73300d980657ab3f3d63da22282}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aaaffd73300d980657ab3f3d63da22282}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+LL&Small TX F\+I\+FO full (current F\+I\+FO status). Can be ignored in non-\/\+S\+PI legacy mode.
\begin{DoxyItemize}
\item 0 = F\+I\+FO is not full.
\item 1 = F\+I\+FO is full. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_RX\_FIFO\_NOT\_EMPTY@{ALT\_QSPI\_INT\_STATUS\_RX\_FIFO\_NOT\_EMPTY}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_RX\_FIFO\_NOT\_EMPTY@{ALT\_QSPI\_INT\_STATUS\_RX\_FIFO\_NOT\_EMPTY}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1acae70b57d13faefa9ee433576223c983}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1acae70b57d13faefa9ee433576223c983}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+O\+T\+\_\+\+E\+M\+P\+TY&Small RX F\+I\+FO not empty (current F\+I\+FO status). Can be ignored in non-\/\+S\+PI legacy mode.
\begin{DoxyItemize}
\item 0 = F\+I\+FO has $<$ RX T\+H\+R\+E\+S\+H\+O\+LD entries.
\item 1 = F\+I\+FO has $>$= T\+H\+R\+E\+S\+H\+O\+LD entries. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_RX\_FIFO\_FULL@{ALT\_QSPI\_INT\_STATUS\_RX\_FIFO\_FULL}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_RX\_FIFO\_FULL@{ALT\_QSPI\_INT\_STATUS\_RX\_FIFO\_FULL}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a4cd93d45dd4f73d34be71fae1a88d0f1}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1a4cd93d45dd4f73d34be71fae1a88d0f1}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+F\+U\+LL&Small RX F\+I\+FO full (current F\+I\+FO status). Can be ignored in non-\/\+S\+PI legacy mode.
\begin{DoxyItemize}
\item 0 = F\+I\+FO is not full.
\item 1 = F\+I\+FO is full. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_INT\_STATUS\_IDAC\_RD\_FULL@{ALT\_QSPI\_INT\_STATUS\_IDAC\_RD\_FULL}!General Control and Status Functions@{General Control and Status Functions}}\index{General Control and Status Functions@{General Control and Status Functions}!ALT\_QSPI\_INT\_STATUS\_IDAC\_RD\_FULL@{ALT\_QSPI\_INT\_STATUS\_IDAC\_RD\_FULL}}}\mbox{\Hypertarget{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aa965ef172cd27d8e1846f86865368930}\label{group__ALT__QSPI__CSR_gga919562dd181acc42914bea253e31fae1aa965ef172cd27d8e1846f86865368930}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+D\+A\+C\+\_\+\+R\+D\+\_\+\+F\+U\+LL&Indirect Read partition of S\+R\+AM is full and unable to immediately complete indirect operation. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__ALT__QSPI__CSR_ga22df5a849bd115eef330974c03734fc1}\label{group__ALT__QSPI__CSR_ga22df5a849bd115eef330974c03734fc1}} 
\index{General Control and Status Functions@{General Control and Status Functions}!alt\_qspi\_disable@{alt\_qspi\_disable}}
\index{alt\_qspi\_disable@{alt\_qspi\_disable}!General Control and Status Functions@{General Control and Status Functions}}
\subsubsection{\texorpdfstring{alt\_qspi\_disable()}{alt\_qspi\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disable the Q\+S\+PI Controller.

Disable the Q\+S\+PI once the current transfer of the data word (F\+F\+\_\+W) is complete. All output enables are inactive and all pins are set to input mode.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__CSR_ga68501b9717901e2d160297a802728772}\label{group__ALT__QSPI__CSR_ga68501b9717901e2d160297a802728772}} 
\index{General Control and Status Functions@{General Control and Status Functions}!alt\_qspi\_enable@{alt\_qspi\_enable}}
\index{alt\_qspi\_enable@{alt\_qspi\_enable}!General Control and Status Functions@{General Control and Status Functions}}
\subsubsection{\texorpdfstring{alt\_qspi\_enable()}{alt\_qspi\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Enable the Q\+S\+PI Controller.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__CSR_gaecd5fe1f525bf35cd38257148b6be226}\label{group__ALT__QSPI__CSR_gaecd5fe1f525bf35cd38257148b6be226}} 
\index{General Control and Status Functions@{General Control and Status Functions}!alt\_qspi\_init@{alt\_qspi\_init}}
\index{alt\_qspi\_init@{alt\_qspi\_init}!General Control and Status Functions@{General Control and Status Functions}}
\subsubsection{\texorpdfstring{alt\_qspi\_init()}{alt\_qspi\_init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Initialize the Q\+S\+PI flash controller for use.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__CSR_gaf436f88abd8e2af796cc070792db5168}\label{group__ALT__QSPI__CSR_gaf436f88abd8e2af796cc070792db5168}} 
\index{General Control and Status Functions@{General Control and Status Functions}!alt\_qspi\_int\_clear@{alt\_qspi\_int\_clear}}
\index{alt\_qspi\_int\_clear@{alt\_qspi\_int\_clear}!General Control and Status Functions@{General Control and Status Functions}}
\subsubsection{\texorpdfstring{alt\_qspi\_int\_clear()}{alt\_qspi\_int\_clear()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+int\+\_\+clear (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{mask }\end{DoxyParamCaption})}

Clears the specified Q\+S\+PI controller interrupt status conditions identified in the mask.

This function clears one or more of the status conditions as contributors to the {\bfseries{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+RQ}} interrupt signal state.


\begin{DoxyParams}{Parameters}
{\em mask} & Specifies the Q\+S\+PI interrupt status conditions to clear. {\itshape mask} is a mask of logically OR\textquotesingle{}ed \mbox{\hyperlink{group__ALT__QSPI__CSR_ga9630d0374a96983752d4053c122665dd}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}} values that designate the status conditions to clear.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__CSR_gabafd6da28abc48578f144cbd6c85e224}\label{group__ALT__QSPI__CSR_gabafd6da28abc48578f144cbd6c85e224}} 
\index{General Control and Status Functions@{General Control and Status Functions}!alt\_qspi\_int\_disable@{alt\_qspi\_int\_disable}}
\index{alt\_qspi\_int\_disable@{alt\_qspi\_int\_disable}!General Control and Status Functions@{General Control and Status Functions}}
\subsubsection{\texorpdfstring{alt\_qspi\_int\_disable()}{alt\_qspi\_int\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+int\+\_\+disable (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{mask }\end{DoxyParamCaption})}

Disable the specified Q\+S\+PI controller interrupt status conditions identified in the mask.

This function disables one or more of the status conditions as contributors to the {\bfseries{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+RQ}} interrupt signal state.

This A\+PI requires that the Q\+S\+PI controller be idle, as determined by \mbox{\hyperlink{group__ALT__QSPI__CSR_gaeaa7e762d8b79b1989385c978174b7b8}{alt\+\_\+qspi\+\_\+is\+\_\+idle()}}.

N\+O\+TE\+: A cleared bit for any status condition in the mask value does not have the effect of enabling it as a contributor to the {\bfseries{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+RQ}} interrupt signal state. The function \mbox{\hyperlink{group__ALT__QSPI__CSR_ga90573895220218be5c3be1888010e5bc}{alt\+\_\+qspi\+\_\+int\+\_\+enable()}} is used to enable status source conditions.


\begin{DoxyParams}{Parameters}
{\em mask} & Specifies the status conditions to disable as interrupt source contributors. {\itshape mask} is a mask of logically OR\textquotesingle{}ed \mbox{\hyperlink{group__ALT__QSPI__CSR_ga9630d0374a96983752d4053c122665dd}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}} values that designate the status conditions to disable.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__CSR_ga90573895220218be5c3be1888010e5bc}\label{group__ALT__QSPI__CSR_ga90573895220218be5c3be1888010e5bc}} 
\index{General Control and Status Functions@{General Control and Status Functions}!alt\_qspi\_int\_enable@{alt\_qspi\_int\_enable}}
\index{alt\_qspi\_int\_enable@{alt\_qspi\_int\_enable}!General Control and Status Functions@{General Control and Status Functions}}
\subsubsection{\texorpdfstring{alt\_qspi\_int\_enable()}{alt\_qspi\_int\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+int\+\_\+enable (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{mask }\end{DoxyParamCaption})}

Enable the specified Q\+S\+PI controller interrupt status conditions identified in the mask.

This function enables one or more of the status conditions as contributors to the {\bfseries{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+RQ}} interrupt signal state.

This A\+PI requires that the Q\+S\+PI controller be idle, as determined by \mbox{\hyperlink{group__ALT__QSPI__CSR_gaeaa7e762d8b79b1989385c978174b7b8}{alt\+\_\+qspi\+\_\+is\+\_\+idle()}}.

N\+O\+TE\+: A cleared bit for any status condition in the mask value does not have the effect of disabling it as a contributor to the {\bfseries{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+RQ}} interrupt signal state. The function \mbox{\hyperlink{group__ALT__QSPI__CSR_gabafd6da28abc48578f144cbd6c85e224}{alt\+\_\+qspi\+\_\+int\+\_\+disable()}} is used to disable status source conditions.


\begin{DoxyParams}{Parameters}
{\em mask} & Specifies the status conditions to enable as interrupt source contributors. {\itshape mask} is a mask of logically OR\textquotesingle{}ed \mbox{\hyperlink{group__ALT__QSPI__CSR_ga9630d0374a96983752d4053c122665dd}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}} values that designate the status conditions to enable.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__CSR_ga6eeaf36913f59120b21affa31d6f9632}\label{group__ALT__QSPI__CSR_ga6eeaf36913f59120b21affa31d6f9632}} 
\index{General Control and Status Functions@{General Control and Status Functions}!alt\_qspi\_int\_status\_get@{alt\_qspi\_int\_status\_get}}
\index{alt\_qspi\_int\_status\_get@{alt\_qspi\_int\_status\_get}!General Control and Status Functions@{General Control and Status Functions}}
\subsubsection{\texorpdfstring{alt\_qspi\_int\_status\_get()}{alt\_qspi\_int\_status\_get()}}
{\footnotesize\ttfamily uint32\+\_\+t alt\+\_\+qspi\+\_\+int\+\_\+status\+\_\+get (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Returns the Q\+S\+PI controller interrupt status register value.

This function returns the current value of the Q\+S\+PI controller interrupt status register value which reflects the current Q\+S\+PI controller status conditions.

\begin{DoxyReturn}{Returns}
The current value of the Q\+S\+PI controller interrupt status register value which reflects the current Q\+S\+PI controller status conditions as defined by the \mbox{\hyperlink{group__ALT__QSPI__CSR_ga9630d0374a96983752d4053c122665dd}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}} mask. If the corresponding bit is set then the condition is asserted. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__ALT__QSPI__CSR_gaeaa7e762d8b79b1989385c978174b7b8}\label{group__ALT__QSPI__CSR_gaeaa7e762d8b79b1989385c978174b7b8}} 
\index{General Control and Status Functions@{General Control and Status Functions}!alt\_qspi\_is\_idle@{alt\_qspi\_is\_idle}}
\index{alt\_qspi\_is\_idle@{alt\_qspi\_is\_idle}!General Control and Status Functions@{General Control and Status Functions}}
\subsubsection{\texorpdfstring{alt\_qspi\_is\_idle()}{alt\_qspi\_is\_idle()}}
{\footnotesize\ttfamily bool alt\+\_\+qspi\+\_\+is\+\_\+idle (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Returns true the serial interface and Q\+S\+PI pipeline is I\+D\+LE.

\begin{DoxyReturn}{Returns}
Returns true the serial interface and Q\+S\+PI pipeline is I\+D\+LE. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__ALT__QSPI__CSR_gae1149191120939cb56f2bea8be12ae3c}\label{group__ALT__QSPI__CSR_gae1149191120939cb56f2bea8be12ae3c}} 
\index{General Control and Status Functions@{General Control and Status Functions}!alt\_qspi\_uninit@{alt\_qspi\_uninit}}
\index{alt\_qspi\_uninit@{alt\_qspi\_uninit}!General Control and Status Functions@{General Control and Status Functions}}
\subsubsection{\texorpdfstring{alt\_qspi\_uninit()}{alt\_qspi\_uninit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+uninit (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Uninitialize the Q\+S\+PI flash controller.

Uninitialize the Q\+S\+PI flash controller by cancelling any indirect transfers in progress and putting the Q\+S\+PI controller into reset.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
