m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/simulation/modelsim
Edff_reset
Z1 w1632912848
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z4 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/Flipflops.vhdl
Z5 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/Flipflops.vhdl
l0
L54 1
VfQLfcN9Z_X`EKoGFAD=nS0
!s100 Jn_iflNKDQ[:nkaa45o>71
Z6 OV;C;2020.1;71
31
Z7 !s110 1633195212
!i10b 1
Z8 !s108 1633195211.000000
Z9 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/Flipflops.vhdl|
Z10 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/Flipflops.vhdl|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Astruct
R2
R3
DEx4 work 9 dff_reset 0 22 fQLfcN9Z_X`EKoGFAD=nS0
!i122 0
l63
L62 12
VG6?9n?jLTe>c:P=@P8:=E2
!s100 bk7^6nd<8E3ZDT_IET27[2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Edff_set
R1
R2
R3
!i122 0
R0
R4
R5
l0
L27 1
V4go0X`FV^9GD@8lje`gM22
!s100 B:ZTIK^G5;RG=34gzl?z=0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Astruct
R2
R3
DEx4 work 7 dff_set 0 22 4go0X`FV^9GD@8lje`gM22
!i122 0
l36
L35 12
V^IDUGizIR8Pa7EE^Z044Z3
!s100 BNd3iZAk`H@FT9_lJ<i6@3
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Edut
Z13 w1633192832
R2
R3
!i122 1
R0
Z14 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/DUT.vhdl
Z15 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/DUT.vhdl
l0
L3 1
V1VQc@Pg2l`;D_02=4bfjH3
!s100 mCN7?4@W>]of5zYcdAh4X3
R6
31
R7
!i10b 1
Z16 !s108 1633195212.000000
Z17 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/DUT.vhdl|
Z18 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/DUT.vhdl|
!i113 1
R11
R12
Adutwrap
R2
R3
DEx4 work 3 dut 0 22 1VQc@Pg2l`;D_02=4bfjH3
!i122 1
l17
L8 24
Vf>9CO]afK=M>]2SMle8bf0
!s100 ;aKi[oM<F_:`P5nEU]6PM0
R6
31
R7
!i10b 1
R16
R17
R18
!i113 1
R11
R12
Pflipflops
R2
R3
!i122 0
R1
R0
R4
R5
l0
L3 1
VRJD@zLIEE@oin2`;MZILU2
!s100 bJ?3n7PeFlmh9R`0mQ?cB0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Esequence_generator_struct
Z19 w1633195147
Z20 DPx4 work 9 flipflops 0 22 RJD@zLIEE@oin2`;MZILU2
R2
R3
!i122 2
R0
Z21 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/Sequence_generator_struct.vhdl
Z22 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/Sequence_generator_struct.vhdl
l0
L7 1
VTY1<DSUUD`MinaNTZ3cD92
!s100 BJ<EEaZOU1546a^R^K=e41
R6
31
R7
!i10b 1
R16
Z23 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/Sequence_generator_struct.vhdl|
Z24 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/Sequence_generator_struct.vhdl|
!i113 1
R11
R12
Astructa
R20
R2
R3
DEx4 work 25 sequence_generator_struct 0 22 TY1<DSUUD`MinaNTZ3cD92
!i122 2
l28
L15 25
VGGGUK2b[GOgAOX3zJEP[U0
!s100 cIik616K?WKNO_:fZjAT;3
R6
31
R7
!i10b 1
R16
R23
R24
!i113 1
R11
R12
Etestbench
Z25 w1633192833
R3
R2
!i122 3
R0
Z26 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/testbench.vhdl
Z27 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/testbench.vhdl
l0
L7 1
V]iKK_Z9L:G9B:i8c]3eFH0
!s100 bWf8kl8zb90X@P1m>V^K20
R6
31
R7
!i10b 1
R16
Z28 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/testbench.vhdl|
!s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/testbench.vhdl|
!i113 1
R11
R12
Abehave
R3
R2
DEx4 work 9 testbench 0 22 ]iKK_Z9L:G9B:i8c]3eFH0
!i122 3
l69
L9 132
VL]^PMZAn3aeF3NDdK;CY<0
!s100 b_SSSn?4nH91_?`aD`AW50
R6
31
R7
!i10b 1
R16
R28
Z29 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sequence-Generator-Struct/testbench.vhdl|
!i113 1
R11
R12
