

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Tue Mar  5 23:50:06 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     159|     154|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      87|
|Register         |        -|      -|     352|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     511|     241|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_3_4_fu_328_p2              |     +    |      0|   0|  16|          16|          16|
    |tmp1_fu_310_p2                    |     +    |      0|   0|  16|          16|          16|
    |tmp2_fu_316_p2                    |     +    |      0|  53|  21|          16|          16|
    |tmp6_fu_304_p2                    |     +    |      0|   0|  16|          16|          16|
    |tmp7_fu_292_p2                    |     +    |      0|  53|  21|          16|          16|
    |tmp8_fu_298_p2                    |     +    |      0|  53|  21|          16|          16|
    |tmp9_fu_322_p2                    |     +    |      0|   0|  16|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state2_io                |    and   |      0|   0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|   0|   2|           1|           1|
    |ap_condition_243                  |    and   |      0|   0|   2|           1|           1|
    |ap_condition_405                  |    and   |      0|   0|   2|           1|           1|
    |ap_predicate_op45_read_state1     |    and   |      0|   0|   2|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |tmp_nbreadreq_fu_126_p4           |    and   |      0|   0|   2|           1|           0|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|   0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 159| 154|         127|         126|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |currentState                |  15|          3|    2|          6|
    |i_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out  |   9|          2|   32|         64|
    |o_data_V_data_V_1_state     |  15|          3|    2|          6|
    |o_data_V_last_V_1_state     |  15|          3|    2|          6|
    |storemerge_phi_fu_158_p4    |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  87|         18|   42|         92|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_currentState_load_reg_527  |   2|   0|    2|          0|
    |corHelperI_V                                |  16|   0|   16|          0|
    |currentState                                |   2|   0|    2|          0|
    |currentState_load_reg_527                   |   2|   0|    2|          0|
    |o_data_V_data_V_1_payload_A                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                     |   2|   0|    2|          0|
    |o_data_V_last_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                     |   2|   0|    2|          0|
    |phaseClass0_V_0                             |  16|   0|   16|          0|
    |phaseClass0_V_1                             |  16|   0|   16|          0|
    |phaseClass0_V_10                            |  16|   0|   16|          0|
    |phaseClass0_V_11                            |  16|   0|   16|          0|
    |phaseClass0_V_12                            |  16|   0|   16|          0|
    |phaseClass0_V_13                            |  16|   0|   16|          0|
    |phaseClass0_V_14                            |  16|   0|   16|          0|
    |phaseClass0_V_15                            |  16|   0|   16|          0|
    |phaseClass0_V_2                             |  16|   0|   16|          0|
    |phaseClass0_V_3                             |  16|   0|   16|          0|
    |phaseClass0_V_4                             |  16|   0|   16|          0|
    |phaseClass0_V_5                             |  16|   0|   16|          0|
    |phaseClass0_V_6                             |  16|   0|   16|          0|
    |phaseClass0_V_7                             |  16|   0|   16|          0|
    |phaseClass0_V_8                             |  16|   0|   16|          0|
    |phaseClass0_V_9                             |  16|   0|   16|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 352|   0|  352|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    correlator   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    correlator   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |   phaseClass_V  |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

