<profile>

<section name = "Vitis HLS Report for 'compute_edge_embedding'" level="0">
<item name = "Date">Mon Apr 12 16:08:26 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.954 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">600000, 600000, 1, 1, 1, 600000, yes</column>
<column name="- VITIS_LOOP_212_1_VITIS_LOOP_213_2">?, ?, 308 ~ 310, -, -, ?, no</column>
<column name=" + VITIS_LOOP_199_1">0, 2, 2, 1, 1, 0 ~ 2, yes</column>
<column name=" + VITIS_LOOP_215_3">300, 300, 2, 1, 1, 300, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 490, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 79, -</column>
<column name="Memory">0, -, 4, 5, -</column>
<column name="Multiplexer">-, -, -, 184, -</column>
<column name="Register">-, -, 294, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_3ns_5ns_7_1_1_U19">mul_3ns_5ns_7_1_1, 0, 0, 0, 17, 0</column>
<column name="mul_7ns_10ns_15_1_1_U20">mul_7ns_10ns_15_1_1, 0, 0, 0, 62, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_20s_10ns_20_4_1_U21">mul_mul_20s_10ns_20_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ed_feature_table_1_U">compute_edge_embedding_ed_feature_table_1, 0, 4, 5, 0, 3, 3, 1, 9</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add3_fu_436_p2">+, 0, 0, 16, 7, 7</column>
<column name="add_ln199_fu_401_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln212_1_fu_287_p2">+, 0, 0, 41, 34, 1</column>
<column name="add_ln212_fu_320_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln213_fu_498_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln214_fu_386_p2">+, 0, 0, 20, 13, 13</column>
<column name="add_ln215_fu_451_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln218_fu_481_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln703_7_fu_471_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln703_fu_491_p2">+, 0, 0, 39, 32, 32</column>
<column name="addr_2_fu_421_p2">+, 0, 0, 12, 4, 4</column>
<column name="empty_97_fu_249_p2">+, 0, 0, 27, 20, 1</column>
<column name="tmp_fu_431_p2">+, 0, 0, 16, 7, 7</column>
<column name="bound_fu_281_p2">-, 0, 0, 41, 34, 34</column>
<column name="empty_100_fu_309_p2">-, 0, 0, 20, 13, 13</column>
<column name="p_mid1_fu_368_p2">-, 0, 0, 20, 13, 13</column>
<column name="exitcond548_fu_255_p2">icmp, 0, 0, 14, 20, 20</column>
<column name="icmp_ln199_fu_407_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln212_fu_315_p2">icmp, 0, 0, 20, 34, 34</column>
<column name="icmp_ln213_fu_326_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln215_fu_457_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="select_ln212_1_fu_340_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln212_2_fu_374_p3">select, 0, 0, 13, 1, 13</column>
<column name="select_ln212_fu_332_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="addr_reg_222">9, 2, 4, 8</column>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="ap_enable_reg_pp1_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">14, 3, 1, 3</column>
<column name="dim_reg_234">9, 2, 9, 18</column>
<column name="e_reg_189">9, 2, 32, 64</column>
<column name="edge_embedding_V_address1">14, 3, 20, 60</column>
<column name="edge_embedding_V_d1">14, 3, 32, 96</column>
<column name="ef_reg_200">9, 2, 2, 4</column>
<column name="empty_reg_167">9, 2, 20, 40</column>
<column name="i_reg_211">9, 2, 2, 4</column>
<column name="indvar_flatten_reg_178">9, 2, 34, 68</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln212_1_reg_538">34, 0, 34, 0</column>
<column name="addr_reg_222">4, 0, 4, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="bound_reg_533">34, 0, 34, 0</column>
<column name="dim_reg_234">9, 0, 9, 0</column>
<column name="e_reg_189">32, 0, 32, 0</column>
<column name="edge_embedding_V_addr_1_reg_610">20, 0, 20, 0</column>
<column name="ef_reg_200">2, 0, 2, 0</column>
<column name="empty_104_reg_567">7, 0, 7, 0</column>
<column name="empty_reg_167">20, 0, 20, 0</column>
<column name="i_reg_211">2, 0, 2, 0</column>
<column name="icmp_ln199_reg_582">1, 0, 1, 0</column>
<column name="icmp_ln215_reg_606">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_178">34, 0, 34, 0</column>
<column name="layer_cast_reg_515">3, 0, 7, 4</column>
<column name="mul_i_reg_528">7, 0, 7, 0</column>
<column name="mul_ln215_reg_596">15, 0, 15, 0</column>
<column name="mul_ln703_reg_572">20, 0, 20, 0</column>
<column name="select_ln212_1_reg_552">32, 0, 32, 0</column>
<column name="select_ln212_reg_546">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="num_of_edges">in, 32, ap_none, num_of_edges, scalar</column>
<column name="layer">in, 3, ap_none, layer, scalar</column>
<column name="edge_embedding_V_address0">out, 20, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_ce0">out, 1, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_q0">in, 32, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_address1">out, 20, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_ce1">out, 1, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_we1">out, 1, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_d1">out, 32, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_table_V_address0">out, 15, ap_memory, edge_embedding_table_V, array</column>
<column name="edge_embedding_table_V_ce0">out, 1, ap_memory, edge_embedding_table_V, array</column>
<column name="edge_embedding_table_V_q0">in, 32, ap_memory, edge_embedding_table_V, array</column>
<column name="edge_attr_address0">out, 13, ap_memory, edge_attr, array</column>
<column name="edge_attr_ce0">out, 1, ap_memory, edge_attr, array</column>
<column name="edge_attr_q0">in, 32, ap_memory, edge_attr, array</column>
</table>
</item>
</section>
</profile>
