#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug 14 16:56:45 2023
# Process ID: 11992
# Current directory: D:/Study/Xlinx/FPGA/uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6956 D:\Study\Xlinx\FPGA\uart\uart.xpr
# Log file: D:/Study/Xlinx/FPGA/uart/vivado.log
# Journal file: D:/Study/Xlinx/FPGA/uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Study/Xlinx/FPGA/uart/uart.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SoftWare/Vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50fgga484-1
INFO: [Device 21-403] Loading part xc7s50fgga484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/UART_FIFO/UART_FIFO.dcp' for cell 'UART_FIFO_inst3'
INFO: [Project 1-454] Reading design checkpoint 'd:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.dcp' for cell 'clk_50M_inst1'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M_board.xdc] for cell 'clk_50M_inst1/inst'
Finished Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M_board.xdc] for cell 'clk_50M_inst1/inst'
Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.xdc] for cell 'clk_50M_inst1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.xdc:57]
Finished Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.xdc] for cell 'clk_50M_inst1/inst'
Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/UART_FIFO/UART_FIFO.xdc] for cell 'UART_FIFO_inst3/U0'
Finished Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/UART_FIFO/UART_FIFO.xdc] for cell 'UART_FIFO_inst3/U0'
Parsing XDC File [D:/Study/Xlinx/FPGA/uart/uart.srcs/constrs_1/new/top_uart.xdc]
Finished Parsing XDC File [D:/Study/Xlinx/FPGA/uart/uart.srcs/constrs_1/new/top_uart.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1737.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1771.559 ; gain = 808.711
place_ports i_clk K17
place_ports i_uart_rx C12
save_constraints
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Mon Aug 14 17:02:31 2023] Launched synth_1...
Run output will be captured here: D:/Study/Xlinx/FPGA/uart/uart.runs/synth_1/runme.log
[Mon Aug 14 17:02:31 2023] Launched impl_1...
Run output will be captured here: D:/Study/Xlinx/FPGA/uart/uart.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50fgga484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/UART_FIFO/UART_FIFO.dcp' for cell 'UART_FIFO_inst3'
INFO: [Project 1-454] Reading design checkpoint 'd:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.dcp' for cell 'clk_50M_inst1'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M_board.xdc] for cell 'clk_50M_inst1/inst'
Finished Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M_board.xdc] for cell 'clk_50M_inst1/inst'
Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.xdc] for cell 'clk_50M_inst1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.xdc:57]
Finished Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/clk_50M/clk_50M.xdc] for cell 'clk_50M_inst1/inst'
Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/UART_FIFO/UART_FIFO.xdc] for cell 'UART_FIFO_inst3/U0'
Finished Parsing XDC File [d:/Study/Xlinx/FPGA/uart/uart.srcs/sources_1/ip/UART_FIFO/UART_FIFO.xdc] for cell 'UART_FIFO_inst3/U0'
Parsing XDC File [D:/Study/Xlinx/FPGA/uart/uart.srcs/constrs_1/new/top_uart.xdc]
Finished Parsing XDC File [D:/Study/Xlinx/FPGA/uart/uart.srcs/constrs_1/new/top_uart.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 14 17:04:31 2023...
