Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 14:46:48 2024
| Host         : EWESTERHOFF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Zybo_Z7_top_timing_summary_routed.rpt -pb Zybo_Z7_top_timing_summary_routed.pb -rpx Zybo_Z7_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Zybo_Z7_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.623        0.000                      0                   26        0.178        0.000                      0                   26        3.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.623        0.000                      0                   26        0.178        0.000                      0                   26        3.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.765ns (52.756%)  route 1.581ns (47.244%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.419     5.828 f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.723     6.551    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/Q[1]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.299     6.850 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.850    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.383 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.383    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[4]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.602 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.857     8.459    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/fe/s_if_nextpc_D0[5]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.295     8.754 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.754    cpu/ecen5593_startercode/core/r_pc/D[4]
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563    12.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.029    13.377    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 1.901ns (57.912%)  route 1.382ns (42.088%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.419     5.828 f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.723     6.551    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/Q[1]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.299     6.850 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.850    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.383 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.383    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[4]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.698 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.658     8.356    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/fe/s_if_nextpc_D0[8]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.335     8.691 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     8.691    cpu/ecen5593_startercode/core/r_pc/D[7]
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563    12.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.075    13.423    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 1.880ns (59.114%)  route 1.300ns (40.886%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.419     5.828 f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.723     6.551    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/Q[1]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.299     6.850 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.850    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.383 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.383    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[4]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.706 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.577     8.283    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/fe/s_if_nextpc_D0[6]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.306     8.589 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.589    cpu/ecen5593_startercode/core/r_pc/D[5]
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563    12.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.031    13.379    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 1.696ns (55.109%)  route 1.382ns (44.892%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.419     5.828 f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.723     6.551    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/Q[1]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.299     6.850 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.850    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.493 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.658     8.151    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/fe/s_if_nextpc_D0[4]
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.335     8.486 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.486    cpu/ecen5593_startercode/core/r_pc/D[3]
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563    12.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.373    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.075    13.448    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.448    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 1.817ns (59.841%)  route 1.219ns (40.159%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.419     5.828 f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.723     6.551    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/Q[1]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.299     6.850 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.850    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.383 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.383    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[4]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.622 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.496     8.118    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/fe/s_if_nextpc_D0[7]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.327     8.445 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.445    cpu/ecen5593_startercode/core/r_pc/D[6]
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563    12.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.075    13.423    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.189ns (42.025%)  route 1.640ns (57.975%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.518     5.927 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/Q
                         net (fo=19, routed)          0.783     6.710    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X42Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.834 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     6.834    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_6_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.086 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.857     7.943    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/fe/s_if_nextpc_D0[1]
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.295     8.238 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.238    cpu/ecen5593_startercode/core/r_pc/D[0]
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563    12.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[1]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.029    13.377    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.597ns (56.604%)  route 1.224ns (43.396%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.419     5.828 f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.723     6.551    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/Q[1]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.299     6.850 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.850    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_5_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.428 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.501     7.929    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/fe/s_if_nextpc_D0[3]
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.301     8.230 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.230    cpu/ecen5593_startercode/core/r_pc/D[2]
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563    12.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.373    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.031    13.404    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.642ns (29.130%)  route 1.562ns (70.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.518     5.927 f  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/Q
                         net (fo=19, routed)          0.928     6.855    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.979 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/led_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     7.613    cpu_n_0
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563    12.955    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[0]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    12.824    led_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.642ns (29.130%)  route 1.562ns (70.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.518     5.927 f  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/Q
                         net (fo=19, routed)          0.928     6.855    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.979 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/led_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     7.613    cpu_n_0
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563    12.955    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[1]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    12.824    led_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.642ns (29.130%)  route 1.562ns (70.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.518     5.927 f  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/Q
                         net (fo=19, routed)          0.928     6.855    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.979 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/led_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     7.613    cpu_n_0
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563    12.955    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[2]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    12.824    led_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  5.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/Q
                         net (fo=2, routed)           0.123     1.764    ecen5593_startercode/core/r_pc_Q_wire[5]
    SLICE_X43Y56         FDRE                                         r  led_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    sysclk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  led_reg_reg[3]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.070     1.586    led_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.453%)  route 0.150ns (51.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/Q
                         net (fo=2, routed)           0.150     1.791    ecen5593_startercode/core/r_pc_Q_wire[3]
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[1]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.086     1.599    led_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/Q
                         net (fo=19, routed)          0.140     1.804    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X43Y55         LUT2 (Prop_lut2_I1_O)        0.048     1.852 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.852    cpu/ecen5593_startercode/core/r_pc/D[6]
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.107     1.620    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.213ns (60.223%)  route 0.141ns (39.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/Q
                         net (fo=19, routed)          0.141     1.805    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X43Y55         LUT2 (Prop_lut2_I1_O)        0.049     1.854 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.854    cpu/ecen5593_startercode/core/r_pc/D[7]
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.107     1.620    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/Q
                         net (fo=19, routed)          0.140     1.804    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X43Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    cpu/ecen5593_startercode/core/r_pc/D[4]
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.091     1.604    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/Q
                         net (fo=19, routed)          0.141     1.805    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X43Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.850 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.850    cpu/ecen5593_startercode/core/r_pc/D[5]
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.092     1.605    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.549%)  route 0.180ns (58.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.128     1.628 r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/Q
                         net (fo=2, routed)           0.180     1.808    ecen5593_startercode/core/r_pc_Q_wire[4]
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[2]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.036     1.549    led_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     1.641 f  cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.168     1.810    cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/codasip_startup_ctrl_reset_ACT_wire
    SLICE_X43Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.855 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/reset_ACT_reg_D
    SLICE_X43Y53         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X43Y53         FDCE (Hold_fdce_C_D)         0.091     1.591    cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.306%)  route 0.215ns (62.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.128     1.628 r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/Q
                         net (fo=2, routed)           0.215     1.843    ecen5593_startercode/core/r_pc_Q_wire[2]
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[0]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.033     1.546    led_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.213ns (45.240%)  route 0.258ns (54.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/Q
                         net (fo=19, routed)          0.258     1.922    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]_0
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.049     1.971 r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.971    cpu/ecen5593_startercode/core/r_pc/D[3]
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X43Y54         FDCE (Hold_fdce_C_D)         0.107     1.623    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    led_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    led_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    led_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y56    led_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y55    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y53    cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y54    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y54    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y54    cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y56    led_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y56    led_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    led_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y56    led_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y56    led_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.300ns  (logic 4.003ns (54.840%)  route 3.297ns (45.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  led_reg_reg[2]/Q
                         net (fo=1, routed)           3.297     9.224    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    12.709 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.709    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.750ns  (logic 3.966ns (58.756%)  route 2.784ns (41.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    sysclk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           2.784     8.649    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    12.158 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.158    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.724ns  (logic 4.057ns (70.881%)  route 1.667ns (29.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  led_reg_reg[1]/Q
                         net (fo=1, routed)           1.667     7.594    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.133 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.133    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 4.049ns (70.858%)  route 1.665ns (29.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.740     5.409    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  led_reg_reg[0]/Q
                         net (fo=1, routed)           1.665     7.592    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.123 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.123    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.396ns (80.774%)  route 0.332ns (19.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  led_reg_reg[0]/Q
                         net (fo=1, routed)           0.332     1.997    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.229 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.229    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.404ns (80.746%)  route 0.335ns (19.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  led_reg_reg[1]/Q
                         net (fo=1, routed)           0.335     1.999    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.239 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.239    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.352ns (63.808%)  route 0.767ns (36.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    sysclk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           0.767     2.408    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.619 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.619    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.351ns (56.861%)  route 1.025ns (43.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.588     1.500    sysclk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  led_reg_reg[2]/Q
                         net (fo=1, routed)           1.025     2.689    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.876 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.876    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.567ns (46.364%)  route 1.813ns (53.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          1.813     3.380    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/n_rst_IBUF
    SLICE_X42Y55         FDCE                                         f  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563     4.955    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.567ns (46.364%)  route 1.813ns (53.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          1.813     3.380    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y55         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563     4.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.567ns (46.364%)  route 1.813ns (53.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          1.813     3.380    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y55         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563     4.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.567ns (46.364%)  route 1.813ns (53.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          1.813     3.380    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y55         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563     4.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.567ns (46.364%)  route 1.813ns (53.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          1.813     3.380    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y55         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563     4.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.229ns  (logic 1.567ns (48.525%)  route 1.662ns (51.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          1.662     3.229    cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/n_rst_IBUF
    SLICE_X43Y53         FDCE                                         f  cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563     4.955    cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.082ns  (logic 1.567ns (50.846%)  route 1.515ns (49.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          1.515     3.082    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y54         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563     4.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.082ns  (logic 1.567ns (50.846%)  route 1.515ns (49.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          1.515     3.082    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y54         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563     4.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.082ns  (logic 1.567ns (50.846%)  route 1.515ns (49.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          1.515     3.082    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y54         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563     4.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.082ns  (logic 1.567ns (50.846%)  route 1.515ns (49.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          1.515     3.082    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y54         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.563     4.955    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.334ns (34.903%)  route 0.623ns (65.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          0.623     0.957    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y54         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.334ns (34.903%)  route 0.623ns (65.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          0.623     0.957    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y54         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[2]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.334ns (34.903%)  route 0.623ns (65.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          0.623     0.957    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y54         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[3]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.334ns (34.903%)  route 0.623ns (65.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          0.623     0.957    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y54         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[4]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.334ns (33.024%)  route 0.677ns (66.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          0.677     1.011    cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/n_rst_IBUF
    SLICE_X43Y53         FDCE                                         f  cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/reset_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.334ns (30.958%)  route 0.745ns (69.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          0.745     1.079    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/n_rst_IBUF
    SLICE_X42Y55         FDCE                                         f  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/sysclk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cpu/ecen5593_startercode/core/codasip_startup_ctrl/main_ACT_reg/ASYNC_LOW.Q_reg_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.334ns (30.958%)  route 0.745ns (69.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          0.745     1.079    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y55         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[5]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.334ns (30.958%)  route 0.745ns (69.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          0.745     1.079    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y55         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[6]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.334ns (30.958%)  route 0.745ns (69.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          0.745     1.079    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y55         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[7]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.334ns (30.958%)  route 0.745ns (69.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  n_rst_IBUF_inst/O
                         net (fo=10, routed)          0.745     1.079    cpu/ecen5593_startercode/core/r_pc/n_rst_IBUF
    SLICE_X43Y55         FDCE                                         f  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     2.017    cpu/ecen5593_startercode/core/r_pc/sysclk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cpu/ecen5593_startercode/core/r_pc/ASYNC_LOW.Q_reg_reg[8]/C





