#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 27 21:31:08 2018
# Process ID: 13060
# Log file: C:/Users/64534/Desktop/新建文件夹/MultipleCycleCPU_verilog-master/MultipleCycleCPU_verilog-master/MultipleCycleCPU_Basys3/vivado.log
# Journal file: C:/Users/64534/Desktop/新建文件夹/MultipleCycleCPU_verilog-master/MultipleCycleCPU_verilog-master/MultipleCycleCPU_Basys3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/64534/Desktop/新建文件夹/MultipleCycleCPU_verilog-master/MultipleCycleCPU_verilog-master/MultipleCycleCPU_Basys3/MultipleCycleCPU_Basys3.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/64534/Desktop/新建文件夹/MultipleCycleCPU_verilog-master/MultipleCycleCPU_verilog-master/MultipleCycleCPU_Basys3'
INFO: [Project 1-313] Project file moved from 'D:/NEW/vivado/MultipleCycleCPU_Basys3' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirIES
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirActivehdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CreateRefXciForCoreContainers
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPUserFilesDir
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPStaticSourceDir
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableBDX
WARNING: [Project 1-231] Project 'MultipleCycleCPU_Basys3.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/vivado/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 714.543 ; gain = 137.984
save_project_as project_2 C:/Users/64534/Desktop/project_2 -force
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ALU.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/CPU_display.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/CPU_display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ControlUnit.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ControlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DR.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DataMEM.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DataMEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/Debounce.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/Debounce.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/IR.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/IR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/InsMEM.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/InsMEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/MultipleCycleCPU.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/MultipleCycleCPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/PC.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/RegisterFile.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/SignZeroExtend.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/SignZeroExtend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/bcd_scan_display.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/bcd_scan_display.v:1]
[Wed Jun 27 22:02:21 2018] Launched synth_1...
Run output will be captured here: C:/Users/64534/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jun 27 22:08:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/64534/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Jun 27 22:26:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/64534/Desktop/project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796066A
set_property PROGRAM.FILE {C:/Users/64534/Desktop/project_2/project_2.runs/impl_1/CPU_display.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/64534/Desktop/project_2/project_2.runs/impl_1/CPU_display.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183796066A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183796066A
close_hw
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/64534/Desktop/project_2/project_2.hw/webtalk/labtool_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1775035514 -regid "" -xml C:/Users/64534/Desktop/project_2/project_2.hw/webtalk/usage_statistics_ext_labtool.xml -html C:/U..."
    (file "C:/Users/64534/Desktop/project_2/project_2.hw/webtalk/labtool_webtalk.tcl" line 28)
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 27 22:31:34 2018...
close_hw: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 748.672 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_display' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_display_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/InsMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/bcd_scan_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_scan_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/MultipleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultipleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/CPU_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1c545e96784e16a609c3980283025a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_display_behav xil_defaultlib.CPU_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.MultipleCycleCPU
Compiling module xil_defaultlib.bcd_scan_display
Compiling module xil_defaultlib.CPU_display
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_display_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav/xsim.dir/CPU_display_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav/xsim.dir/CPU_display_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 27 22:33:03 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 27 22:33:03 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 752.852 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_display_behav -key {Behavioral:sim_1:Functional:CPU_display} -tclbatch {CPU_display.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_display.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_display_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 768.098 ; gain = 17.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 773.406 ; gain = 4.145
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_display' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_display_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/InsMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/bcd_scan_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_scan_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/MultipleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultipleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/CPU_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1c545e96784e16a609c3980283025a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_display_behav xil_defaultlib.CPU_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.MultipleCycleCPU
Compiling module xil_defaultlib.bcd_scan_display
Compiling module xil_defaultlib.CPU_display
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_display_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav/xsim.dir/CPU_display_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav/xsim.dir/CPU_display_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 27 22:51:25 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 27 22:51:25 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 784.441 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_display_behav -key {Behavioral:sim_1:Functional:CPU_display} -tclbatch {CPU_display.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_display.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_display_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 784.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 784.797 ; gain = 0.355
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_display' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_display_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/InsMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/bcd_scan_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_scan_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/MultipleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultipleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/CPU_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c1c545e96784e16a609c3980283025a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_display_behav xil_defaultlib.CPU_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.MultipleCycleCPU
Compiling module xil_defaultlib.bcd_scan_display
Compiling module xil_defaultlib.CPU_display
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_display_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav/xsim.dir/CPU_display_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav/xsim.dir/CPU_display_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 28 17:59:05 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 28 17:59:05 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 806.672 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/64534/Desktop/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_display_behav -key {Behavioral:sim_1:Functional:CPU_display} -tclbatch {CPU_display.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_display.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_display_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 806.672 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ALU.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/CPU_display.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/CPU_display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ControlUnit.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/ControlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DR.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DataMEM.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/DataMEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/Debounce.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/Debounce.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/IR.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/IR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/InsMEM.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/InsMEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/MultipleCycleCPU.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/MultipleCycleCPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/PC.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/RegisterFile.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/SignZeroExtend.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/SignZeroExtend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/bcd_scan_display.v" into library work [C:/Users/64534/Desktop/project_2/project_2.srcs/sources_1/new/bcd_scan_display.v:1]
[Thu Jun 28 19:23:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/64534/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1
[Thu Jun 28 19:25:50 2018] Launched impl_1...
Run output will be captured here: C:/Users/64534/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 28 19:28:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/64534/Desktop/project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796066A
set_property PROGRAM.FILE {C:/Users/64534/Desktop/project_2/project_2.runs/impl_1/CPU_display.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/64534/Desktop/project_2/project_2.runs/impl_1/CPU_display.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796066A
set_property PROGRAM.FILE {C:/Users/64534/Desktop/project_2/project_2.runs/impl_1/CPU_display.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/64534/Desktop/project_2/project_2.runs/impl_1/CPU_display.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Basys3-210183796066A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210183796066A
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 829.344 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 29 02:00:58 2018...
