

================================================================
== Vitis HLS Report for 'twiddles8'
================================================================
* Date:           Fri May 30 23:10:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.558 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.400 us|  0.400 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_119  |sin_or_cos_double_s  |        8|        8|  64.000 ns|  64.000 ns|    1|    1|      yes|
        |grp_sin_or_cos_double_s_fu_138  |sin_or_cos_double_s  |        8|        8|  64.000 ns|  64.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- twiddles  |       47|       47|        42|          1|          1|     7|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      28|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   236|     7564|   14922|    -|
|Memory               |        0|     -|       32|      33|    -|
|Multiplexer          |        -|     -|        -|      67|    -|
|Register             |        -|     -|     1019|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   236|     8615|   15146|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     7|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     3|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_4_full_dsp_1_U32  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|   708|    0|
    |ddiv_64ns_64ns_64_14_no_dsp_1_U39   |ddiv_64ns_64ns_64_14_no_dsp_1   |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U33   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U34   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U35   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U36   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U37   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U38   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|   275|   108|    0|
    |dsub_64ns_64ns_64_4_full_dsp_1_U31  |dsub_64ns_64ns_64_4_full_dsp_1  |        0|   3|   430|   708|    0|
    |grp_sin_or_cos_double_s_fu_119      |sin_or_cos_double_s             |        0|  91|  2527|  6429|    0|
    |grp_sin_or_cos_double_s_fu_138      |sin_or_cos_double_s             |        0|  91|  2527|  6429|    0|
    |sitodp_32ns_64_2_no_dsp_1_U40       |sitodp_32ns_64_2_no_dsp_1       |        0|   0|     0|     0|    0|
    |sitodp_32ns_64_2_no_dsp_1_U41       |sitodp_32ns_64_2_no_dsp_1       |        0|   0|     0|     0|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        0| 236|  7564| 14922|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |twiddles8_reversed8_U  |twiddles8_twiddles8_reversed8_ROM_AUTO_1R  |        0|  32|  33|    0|     8|   32|     1|          256|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                           |        0|  32|  33|    0|     8|   32|     1|          256|
    +-----------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_238_p2       |         +|   0|  0|  12|           4|           1|
    |icmp_ln28_fu_225_p2      |      icmp|   0|  0|  12|           4|           5|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  28|          11|           9|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter41  |   9|          2|    1|          2|
    |grp_fu_200_p0             |  14|          3|   32|         96|
    |j_fu_58                   |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  67|         14|   39|        113|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_x_addr_reg_285                             |   3|   0|    3|          0|
    |a_y_addr_reg_291                             |   3|   0|    3|          0|
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |conv1_reg_266                                |  64|   0|   64|          0|
    |conv2_reg_271                                |  64|   0|   64|          0|
    |conv_reg_302                                 |  64|   0|   64|          0|
    |div_reg_312                                  |  64|   0|   64|          0|
    |grp_sin_or_cos_double_s_fu_119_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln28_reg_276                            |   1|   0|    1|          0|
    |j_fu_58                                      |   4|   0|    4|          0|
    |mul1_reg_352                                 |  64|   0|   64|          0|
    |mul2_reg_357                                 |  64|   0|   64|          0|
    |mul3_reg_362                                 |  64|   0|   64|          0|
    |mul8_reg_347                                 |  64|   0|   64|          0|
    |mul_reg_307                                  |  64|   0|   64|          0|
    |phi_reg_317                                  |  64|   0|   64|          0|
    |phi_x_reg_323                                |  64|   0|   64|          0|
    |phi_y_reg_329                                |  64|   0|   64|          0|
    |a_x_addr_reg_285                             |  64|  32|    3|          0|
    |a_y_addr_reg_291                             |  64|  32|    3|          0|
    |icmp_ln28_reg_276                            |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1019|  96|  834|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     twiddles8|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     twiddles8|  return value|
|a_x_address0  |  out|    3|   ap_memory|           a_x|         array|
|a_x_ce0       |  out|    1|   ap_memory|           a_x|         array|
|a_x_we0       |  out|    1|   ap_memory|           a_x|         array|
|a_x_d0        |  out|   64|   ap_memory|           a_x|         array|
|a_x_address1  |  out|    3|   ap_memory|           a_x|         array|
|a_x_ce1       |  out|    1|   ap_memory|           a_x|         array|
|a_x_q1        |   in|   64|   ap_memory|           a_x|         array|
|a_y_address0  |  out|    3|   ap_memory|           a_y|         array|
|a_y_ce0       |  out|    1|   ap_memory|           a_y|         array|
|a_y_we0       |  out|    1|   ap_memory|           a_y|         array|
|a_y_d0        |  out|   64|   ap_memory|           a_y|         array|
|a_y_address1  |  out|    3|   ap_memory|           a_y|         array|
|a_y_ce1       |  out|    1|   ap_memory|           a_y|         array|
|a_y_q1        |   in|   64|   ap_memory|           a_y|         array|
|i             |   in|    6|     ap_none|             i|        scalar|
|n             |   in|   10|     ap_none|             n|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 1, D = 42, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 45 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 3 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.65>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:25]   --->   Operation 46 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%n_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %n"   --->   Operation 47 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i"   --->   Operation 48 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%n_cast = zext i10 %n_read"   --->   Operation 49 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i_read"   --->   Operation 50 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (4.65ns)   --->   "%conv1 = sitodp i32 %n_cast"   --->   Operation 51 'sitodp' 'conv1' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 52 [2/2] (4.65ns)   --->   "%conv2 = sitodp i32 %i_cast"   --->   Operation 52 'sitodp' 'conv2' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 1, i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:25]   --->   Operation 53 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.65>
ST_2 : Operation 54 [1/2] (4.65ns)   --->   "%conv1 = sitodp i32 %n_cast"   --->   Operation 54 'sitodp' 'conv1' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (4.65ns)   --->   "%conv2 = sitodp i32 %i_cast"   --->   Operation 55 'sitodp' 'conv2' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [data/benchmarks/trans_fft/transposed_fft.c:28]   --->   Operation 56 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:28]   --->   Operation 57 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.70ns)   --->   "%icmp_ln28 = icmp_eq  i4 %j_1, i4 8" [data/benchmarks/trans_fft/transposed_fft.c:28]   --->   Operation 58 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc.split, void %for.end" [data/benchmarks/trans_fft/transposed_fft.c:28]   --->   Operation 59 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %j_1" [data/benchmarks/trans_fft/transposed_fft.c:28]   --->   Operation 60 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%twiddles8_reversed8_addr = getelementptr i32 %twiddles8_reversed8, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 61 'getelementptr' 'twiddles8_reversed8_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 62 'load' 'twiddles8_reversed8_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%a_x_addr = getelementptr i64 %a_x, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:33]   --->   Operation 63 'getelementptr' 'a_x_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%a_y_addr = getelementptr i64 %a_y, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 64 'getelementptr' 'a_y_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln28 = add i4 %j_1, i4 1" [data/benchmarks/trans_fft/transposed_fft.c:28]   --->   Operation 65 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 %add_ln28, i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:25]   --->   Operation 66 'store' 'store_ln25' <Predicate = (!icmp_ln28)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 67 [1/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 67 'load' 'twiddles8_reversed8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 68 [2/2] (4.65ns)   --->   "%conv = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 68 'sitodp' 'conv' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.65>
ST_5 : Operation 69 [1/2] (4.65ns)   --->   "%conv = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 69 'sitodp' 'conv' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 70 [4/4] (4.50ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 70 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 71 [3/4] (4.50ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 71 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 72 [2/4] (4.50ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 72 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 73 [1/4] (4.50ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 73 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.22>
ST_10 : Operation 74 [14/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 74 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.22>
ST_11 : Operation 75 [13/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 75 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.22>
ST_12 : Operation 76 [12/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 76 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.22>
ST_13 : Operation 77 [11/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 77 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.22>
ST_14 : Operation 78 [10/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 78 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.22>
ST_15 : Operation 79 [9/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 79 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.22>
ST_16 : Operation 80 [8/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 80 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.22>
ST_17 : Operation 81 [7/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 81 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.22>
ST_18 : Operation 82 [6/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 82 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.22>
ST_19 : Operation 83 [5/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 83 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.22>
ST_20 : Operation 84 [4/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 84 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.22>
ST_21 : Operation 85 [3/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 85 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.22>
ST_22 : Operation 86 [2/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 86 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.22>
ST_23 : Operation 87 [1/14] (5.22ns)   --->   "%div = ddiv i64 %mul, i64 %conv1" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 87 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.50>
ST_24 : Operation 88 [4/4] (4.50ns)   --->   "%phi = dmul i64 %div, i64 %conv2" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 88 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.50>
ST_25 : Operation 89 [3/4] (4.50ns)   --->   "%phi = dmul i64 %div, i64 %conv2" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 89 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.50>
ST_26 : Operation 90 [2/4] (4.50ns)   --->   "%phi = dmul i64 %div, i64 %conv2" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 90 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.50>
ST_27 : Operation 91 [1/4] (4.50ns)   --->   "%phi = dmul i64 %div, i64 %conv2" [data/benchmarks/trans_fft/transposed_fft.c:30]   --->   Operation 91 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.78>
ST_28 : Operation 92 [9/9] (1.78ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31]   --->   Operation 92 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 93 [9/9] (1.78ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32]   --->   Operation 93 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 5.55>
ST_29 : Operation 94 [8/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31]   --->   Operation 94 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 95 [8/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32]   --->   Operation 95 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 5.55>
ST_30 : Operation 96 [7/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31]   --->   Operation 96 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 97 [7/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32]   --->   Operation 97 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 5.55>
ST_31 : Operation 98 [6/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31]   --->   Operation 98 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 99 [6/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32]   --->   Operation 99 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 5.55>
ST_32 : Operation 100 [5/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31]   --->   Operation 100 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 101 [5/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32]   --->   Operation 101 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 5.55>
ST_33 : Operation 102 [4/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31]   --->   Operation 102 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 103 [4/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32]   --->   Operation 103 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 5.55>
ST_34 : Operation 104 [3/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31]   --->   Operation 104 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 105 [3/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32]   --->   Operation 105 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 5.55>
ST_35 : Operation 106 [2/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31]   --->   Operation 106 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 107 [2/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32]   --->   Operation 107 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 4.94>
ST_36 : Operation 108 [1/9] (4.94ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31]   --->   Operation 108 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 109 [1/9] (4.94ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32]   --->   Operation 109 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 110 [2/2] (0.71ns)   --->   "%tmp = load i3 %a_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:33]   --->   Operation 110 'load' 'tmp' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_36 : Operation 111 [2/2] (0.71ns)   --->   "%a_y_load = load i3 %a_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 111 'load' 'a_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 37 <SV = 36> <Delay = 5.21>
ST_37 : Operation 112 [1/2] (0.71ns)   --->   "%tmp = load i3 %a_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:33]   --->   Operation 112 'load' 'tmp' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 113 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 113 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 114 [1/2] (0.71ns)   --->   "%a_y_load = load i3 %a_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 114 'load' 'a_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_37 : Operation 115 [4/4] (4.50ns)   --->   "%mul1 = dmul i64 %a_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 115 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 116 [4/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 116 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 117 [4/4] (4.50ns)   --->   "%mul3 = dmul i64 %a_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 117 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.50>
ST_38 : Operation 118 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 118 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 119 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %a_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 119 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 120 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 120 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 121 [3/4] (4.50ns)   --->   "%mul3 = dmul i64 %a_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 121 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.50>
ST_39 : Operation 122 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 122 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 123 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %a_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 123 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 124 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 124 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 125 [2/4] (4.50ns)   --->   "%mul3 = dmul i64 %a_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 125 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.50>
ST_40 : Operation 126 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 126 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 127 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %a_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 127 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 128 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 128 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 129 [1/4] (4.50ns)   --->   "%mul3 = dmul i64 %a_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 129 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 130 [4/4] (4.33ns)   --->   "%sub = dsub i64 %mul8, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 130 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 131 [4/4] (4.33ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 131 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.33>
ST_42 : Operation 132 [3/4] (4.33ns)   --->   "%sub = dsub i64 %mul8, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 132 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 133 [3/4] (4.33ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 133 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.33>
ST_43 : Operation 134 [2/4] (4.33ns)   --->   "%sub = dsub i64 %mul8, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 134 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 135 [2/4] (4.33ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 135 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.04>
ST_44 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [data/benchmarks/trans_fft/transposed_fft.c:25]   --->   Operation 136 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [data/benchmarks/trans_fft/transposed_fft.c:29]   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/trans_fft/transposed_fft.c:28]   --->   Operation 138 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 139 [1/4] (4.33ns)   --->   "%sub = dsub i64 %mul8, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 139 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 140 [1/1] (0.71ns)   --->   "%store_ln34 = store i64 %sub, i3 %a_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:34]   --->   Operation 140 'store' 'store_ln34' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_44 : Operation 141 [1/4] (4.33ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 141 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 142 [1/1] (0.71ns)   --->   "%store_ln35 = store i64 %add, i3 %a_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:35]   --->   Operation 142 'store' 'store_ln35' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_44 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [data/benchmarks/trans_fft/transposed_fft.c:28]   --->   Operation 143 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 45 <SV = 3> <Delay = 0.00>
ST_45 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [data/benchmarks/trans_fft/transposed_fft.c:37]   --->   Operation 144 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ a_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ twiddles8_reversed8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 0111111111111111111111111111111111111111111110]
n_read                   (read             ) [ 0000000000000000000000000000000000000000000000]
i_read                   (read             ) [ 0000000000000000000000000000000000000000000000]
n_cast                   (zext             ) [ 0010000000000000000000000000000000000000000000]
i_cast                   (zext             ) [ 0010000000000000000000000000000000000000000000]
store_ln25               (store            ) [ 0000000000000000000000000000000000000000000000]
conv1                    (sitodp           ) [ 0001111111111111111111111111111111111111111110]
conv2                    (sitodp           ) [ 0001111111111111111111111111111111111111111110]
br_ln28                  (br               ) [ 0000000000000000000000000000000000000000000000]
j_1                      (load             ) [ 0000000000000000000000000000000000000000000000]
icmp_ln28                (icmp             ) [ 0001111111111111111111111111111111111111111110]
br_ln28                  (br               ) [ 0000000000000000000000000000000000000000000000]
zext_ln28                (zext             ) [ 0000000000000000000000000000000000000000000000]
twiddles8_reversed8_addr (getelementptr    ) [ 0001100000000000000000000000000000000000000000]
a_x_addr                 (getelementptr    ) [ 0001111111111111111111111111111111111111111110]
a_y_addr                 (getelementptr    ) [ 0001111111111111111111111111111111111111111110]
add_ln28                 (add              ) [ 0000000000000000000000000000000000000000000000]
store_ln25               (store            ) [ 0000000000000000000000000000000000000000000000]
twiddles8_reversed8_load (load             ) [ 0001010000000000000000000000000000000000000000]
conv                     (sitodp           ) [ 0001001111000000000000000000000000000000000000]
mul                      (dmul             ) [ 0001000000111111111111110000000000000000000000]
div                      (ddiv             ) [ 0001000000000000000000001111000000000000000000]
phi                      (dmul             ) [ 0001000000000000000000000000100000000000000000]
phi_x                    (call             ) [ 0001000000000000000000000000000000000111100000]
phi_y                    (call             ) [ 0001000000000000000000000000000000000111100000]
tmp                      (load             ) [ 0001000000000000000000000000000000000011100000]
a_y_load                 (load             ) [ 0001000000000000000000000000000000000011100000]
mul8                     (dmul             ) [ 0001000000000000000000000000000000000000011110]
mul1                     (dmul             ) [ 0001000000000000000000000000000000000000011110]
mul2                     (dmul             ) [ 0001000000000000000000000000000000000000011110]
mul3                     (dmul             ) [ 0001000000000000000000000000000000000000011110]
specpipeline_ln25        (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
speclooptripcount_ln29   (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln28        (specloopname     ) [ 0000000000000000000000000000000000000000000000]
sub                      (dsub             ) [ 0000000000000000000000000000000000000000000000]
store_ln34               (store            ) [ 0000000000000000000000000000000000000000000000]
add                      (dadd             ) [ 0000000000000000000000000000000000000000000000]
store_ln35               (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln28                  (br               ) [ 0000000000000000000000000000000000000000000000]
ret_ln37                 (ret              ) [ 0000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_x"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_y"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="twiddles8_reversed8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddles8_reversed8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ref_4oPi_table_256">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_sin_cos_K1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_sin_cos_K2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_sin_cos_K3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fourth_order_double_sin_cos_K4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="n_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="10" slack="0"/>
<pin id="65" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="twiddles8_reversed8_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddles8_reversed8_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="twiddles8_reversed8_load/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="a_x_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="33"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_x_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_y_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="33"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_y_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="41"/>
<pin id="103" dir="0" index="1" bw="64" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="33"/>
<pin id="106" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="109" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp/36 store_ln34/44 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="41"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="33"/>
<pin id="115" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="118" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_y_load/36 store_ln35/44 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_sin_or_cos_double_s_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="1"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="0" index="3" bw="256" slack="0"/>
<pin id="124" dir="0" index="4" bw="59" slack="0"/>
<pin id="125" dir="0" index="5" bw="52" slack="0"/>
<pin id="126" dir="0" index="6" bw="44" slack="0"/>
<pin id="127" dir="0" index="7" bw="33" slack="0"/>
<pin id="128" dir="0" index="8" bw="25" slack="0"/>
<pin id="129" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="phi_x/28 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_sin_or_cos_double_s_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="1"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="0" index="3" bw="256" slack="0"/>
<pin id="143" dir="0" index="4" bw="59" slack="0"/>
<pin id="144" dir="0" index="5" bw="52" slack="0"/>
<pin id="145" dir="0" index="6" bw="44" slack="0"/>
<pin id="146" dir="0" index="7" bw="33" slack="0"/>
<pin id="147" dir="0" index="8" bw="25" slack="0"/>
<pin id="148" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="phi_y/28 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="0" index="1" bw="64" slack="1"/>
<pin id="160" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/41 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="0" index="1" bw="64" slack="1"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/41 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="0" index="1" bw="64" slack="22"/>
<pin id="175" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="phi/24 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="1"/>
<pin id="179" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8/37 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="1"/>
<pin id="184" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/37 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="1"/>
<pin id="189" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul2/37 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="1"/>
<pin id="194" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul3/37 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="0" index="1" bw="64" slack="8"/>
<pin id="199" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv1/1 conv/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv2/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="n_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln25_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="j_1_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="2"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln28_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln28_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln28_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln25_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="2"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="j_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="256" class="1005" name="n_cast_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_cast "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_cast_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="266" class="1005" name="conv1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="8"/>
<pin id="268" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="conv2_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="22"/>
<pin id="273" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="conv2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="icmp_ln28_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="25"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="280" class="1005" name="twiddles8_reversed8_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="1"/>
<pin id="282" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="twiddles8_reversed8_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="a_x_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="33"/>
<pin id="287" dir="1" index="1" bw="3" slack="33"/>
</pin_list>
<bind>
<opset="a_x_addr "/>
</bind>
</comp>

<comp id="291" class="1005" name="a_y_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="33"/>
<pin id="293" dir="1" index="1" bw="3" slack="33"/>
</pin_list>
<bind>
<opset="a_y_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="twiddles8_reversed8_load_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="twiddles8_reversed8_load "/>
</bind>
</comp>

<comp id="302" class="1005" name="conv_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="307" class="1005" name="mul_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="312" class="1005" name="div_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="317" class="1005" name="phi_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi "/>
</bind>
</comp>

<comp id="323" class="1005" name="phi_x_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_x "/>
</bind>
</comp>

<comp id="329" class="1005" name="phi_y_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_y "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="341" class="1005" name="a_y_load_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_y_load "/>
</bind>
</comp>

<comp id="347" class="1005" name="mul8_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="352" class="1005" name="mul1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="mul2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="mul3_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="119" pin=5"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="119" pin=6"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="119" pin=7"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="119" pin=8"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="138" pin=8"/></net>

<net id="161"><net_src comp="157" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="166"><net_src comp="162" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="180"><net_src comp="101" pin="7"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="110" pin="7"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="101" pin="7"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="110" pin="7"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="81" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="62" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="68" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="242"><net_src comp="222" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="58" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="259"><net_src comp="207" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="264"><net_src comp="212" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="269"><net_src comp="200" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="274"><net_src comp="203" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="279"><net_src comp="225" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="74" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="288"><net_src comp="87" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="294"><net_src comp="94" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="300"><net_src comp="81" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="305"><net_src comp="200" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="310"><net_src comp="167" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="315"><net_src comp="196" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="320"><net_src comp="172" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="326"><net_src comp="119" pin="9"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="332"><net_src comp="138" pin="9"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="338"><net_src comp="101" pin="7"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="344"><net_src comp="110" pin="7"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="350"><net_src comp="176" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="355"><net_src comp="181" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="360"><net_src comp="186" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="365"><net_src comp="191" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="162" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_x | {44 }
	Port: a_y | {44 }
	Port: twiddles8_reversed8 | {}
	Port: ref_4oPi_table_256 | {}
	Port: fourth_order_double_sin_cos_K0 | {}
	Port: fourth_order_double_sin_cos_K1 | {}
	Port: fourth_order_double_sin_cos_K2 | {}
	Port: fourth_order_double_sin_cos_K3 | {}
	Port: fourth_order_double_sin_cos_K4 | {}
 - Input state : 
	Port: twiddles8 : a_x | {36 37 }
	Port: twiddles8 : a_y | {36 37 }
	Port: twiddles8 : i | {1 }
	Port: twiddles8 : n | {1 }
	Port: twiddles8 : twiddles8_reversed8 | {3 4 }
	Port: twiddles8 : ref_4oPi_table_256 | {28 29 }
	Port: twiddles8 : fourth_order_double_sin_cos_K0 | {32 33 }
	Port: twiddles8 : fourth_order_double_sin_cos_K1 | {32 33 }
	Port: twiddles8 : fourth_order_double_sin_cos_K2 | {32 33 }
	Port: twiddles8 : fourth_order_double_sin_cos_K3 | {32 33 }
	Port: twiddles8 : fourth_order_double_sin_cos_K4 | {32 33 }
  - Chain level:
	State 1
		conv1 : 1
		conv2 : 1
		store_ln25 : 1
	State 2
	State 3
		icmp_ln28 : 1
		br_ln28 : 2
		zext_ln28 : 1
		twiddles8_reversed8_addr : 2
		twiddles8_reversed8_load : 3
		a_x_addr : 2
		a_y_addr : 2
		add_ln28 : 1
		store_ln25 : 2
	State 4
		conv : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		mul8 : 1
		mul1 : 1
		mul2 : 1
		mul3 : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		store_ln34 : 1
		store_ln35 : 1
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_119 |    91   |  3.096  |   1639  |   4759  |
|          | grp_sin_or_cos_double_s_fu_138 |    91   |  3.096  |   1639  |   4759  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_167           |    8    |    0    |   275   |   108   |
|          |           grp_fu_172           |    8    |    0    |   275   |   108   |
|   dmul   |           grp_fu_176           |    8    |    0    |   275   |   108   |
|          |           grp_fu_181           |    8    |    0    |   275   |   108   |
|          |           grp_fu_186           |    8    |    0    |   275   |   108   |
|          |           grp_fu_191           |    8    |    0    |   275   |   108   |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_157           |    3    |    0    |   430   |   708   |
|          |           grp_fu_162           |    3    |    0    |   430   |   708   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln28_fu_225        |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |         add_ln28_fu_238        |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |        n_read_read_fu_62       |    0    |    0    |    0    |    0    |
|          |        i_read_read_fu_68       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_196           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_200           |    0    |    0    |    0    |    0    |
|          |           grp_fu_203           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          n_cast_fu_207         |    0    |    0    |    0    |    0    |
|   zext   |          i_cast_fu_212         |    0    |    0    |    0    |    0    |
|          |        zext_ln28_fu_231        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   236   |  6.192  |   5788  |  11606  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        a_x_addr_reg_285        |    3   |
|        a_y_addr_reg_291        |    3   |
|        a_y_load_reg_341        |   64   |
|          conv1_reg_266         |   64   |
|          conv2_reg_271         |   64   |
|          conv_reg_302          |   64   |
|           div_reg_312          |   64   |
|         i_cast_reg_261         |   32   |
|        icmp_ln28_reg_276       |    1   |
|            j_reg_249           |    4   |
|          mul1_reg_352          |   64   |
|          mul2_reg_357          |   64   |
|          mul3_reg_362          |   64   |
|          mul8_reg_347          |   64   |
|           mul_reg_307          |   64   |
|         n_cast_reg_256         |   32   |
|           phi_reg_317          |   64   |
|          phi_x_reg_323         |   64   |
|          phi_y_reg_329         |   64   |
|           tmp_reg_335          |   64   |
|twiddles8_reversed8_addr_reg_280|    3   |
|twiddles8_reversed8_load_reg_297|   32   |
+--------------------------------+--------+
|              Total             |  1006  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   3  |    6   ||    9    |
|    grp_fu_176    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_181    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_186    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_191    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_200    |  p0  |   4  |  10  |   40   ||    20   |
|    grp_fu_203    |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   570  || 2.77471 ||    74   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   236  |    6   |  5788  |  11606 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   74   |
|  Register |    -   |    -   |  1006  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   236  |    8   |  6794  |  11680 |
+-----------+--------+--------+--------+--------+
