Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66cc5ebfce27477e80007caad51b70f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_raw_rgb_behav xil_defaultlib.tb_raw_rgb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dgain_offset' [D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sim_1/new/isp_top_wrapper.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'stat_ae_rect_x' [D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sim_1/new/isp_top_wrapper.v:136]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'rect_x' [D:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0/hdl/isp_lite/isp_top.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'crop_x' [D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sim_1/new/vip_top_wrapper.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb_dvp_raw_send_default
WARNING: [XSIM 43-3373] "D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sim_1/new/tb_dvp_raw_send.v" Line 52. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.vid_mux
Compiling module xil_defaultlib.simple_dp_ram(AW=10,SZ=959)
Compiling module xil_defaultlib.shift_register(WIDTH=960,LINES=4...
Compiling module xil_defaultlib.isp_dpc(WIDTH=960,HEIGHT=544,BAY...
Compiling module xil_defaultlib.isp_blc(WIDTH=960,HEIGHT=544,BAY...
Compiling module xil_defaultlib.isp_bnr(WIDTH=960,HEIGHT=544,BAY...
Compiling module xil_defaultlib.simple_dp_ram(DW=28,AW=10)
Compiling module xil_defaultlib.hist_ram(ADDR_BITS=10,DATA_BITS=...
Compiling module xil_defaultlib.isp_stat_ae(WIDTH=960,HEIGHT=544...
Compiling module xil_defaultlib.isp_dgain(WIDTH=960,HEIGHT=544)
Compiling module xil_defaultlib.isp_demosaic(WIDTH=960,HEIGHT=54...
Compiling module xil_defaultlib.vid_mux(BITS=24)
Compiling module xil_defaultlib.simple_dp_ram(DW=28,AW=8)
Compiling module xil_defaultlib.hist_ram(DATA_BITS=28)
Compiling module xil_defaultlib.isp_stat_awb(WIDTH=960,HEIGHT=54...
Compiling module xil_defaultlib.isp_wb(WIDTH=960,HEIGHT=544)
Compiling module xil_defaultlib.isp_ccm(WIDTH=960,HEIGHT=544)
Compiling module xil_defaultlib.isp_csc(WIDTH=960,HEIGHT=544)
Compiling module xil_defaultlib.isp_gamma_lut_y
Compiling module xil_defaultlib.isp_gamma(WIDTH=960,HEIGHT=544)
Compiling module xil_defaultlib.shift_register(WIDTH=960,LINES=2...
Compiling module xil_defaultlib.isp_ee(WIDTH=960,HEIGHT=544)
Compiling module xil_defaultlib.isp_top(WIDTH=960,HEIGHT=544,BAY...
Compiling module xil_defaultlib.isp_top_wrapper(WIDTH=960,HEIGHT...
Compiling module xil_defaultlib.simple_dp_ram(DW=19,AW=8)
Compiling module xil_defaultlib.hist_ram(DATA_BITS=19)
Compiling module xil_defaultlib.simple_dp_ram(AW=8)
Compiling module xil_defaultlib.vip_hist_equ(WIDTH=960,HEIGHT=54...
Compiling module xil_defaultlib.vip_sobel(WIDTH=960,HEIGHT=544)
Compiling module xil_defaultlib.vip_yuv2rgb(WIDTH=960,HEIGHT=544...
Compiling module xil_defaultlib.vip_crop(BITS=24,WIDTH=960,HEIGH...
Compiling module xil_defaultlib.vip_dscale(BITS=24,WIDTH=960,HEI...
Compiling module xil_defaultlib.vip_top(WIDTH=960,HEIGHT=544)
Compiling module xil_defaultlib.vip_top_wrapper(WIDTH=960,HEIGHT...
Compiling module xil_defaultlib.tb_dvp_xrgb_recv(WIDTH=480,HEIGH...
Compiling module xil_defaultlib.tb_raw_rgb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_raw_rgb_behav
