dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
data_mem_ip.v,verilog,xil_defaultlib,../../../../lab5_5_Stage_CPU.gen/sources_1/ip/data_mem_ip/sim/data_mem_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
