// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_65_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        inputHeight_cast10,
        zext_ln1027_5,
        mul_ln17_1,
        convWidth,
        mul_ln17,
        tmp4_cast_mid175,
        icmp_ln1027_1,
        inputWidth_cast11,
        x_V_cast18,
        input_r,
        coeff_cache_address0,
        coeff_cache_ce0,
        coeff_cache_q0,
        acc_2_out,
        acc_2_out_ap_vld,
        grp_fu_364_p_din0,
        grp_fu_364_p_din1,
        grp_fu_364_p_dout0,
        grp_fu_364_p_ce,
        grp_fu_370_p_din0,
        grp_fu_370_p_din1,
        grp_fu_370_p_dout0,
        grp_fu_370_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [31:0] inputHeight_cast10;
input  [31:0] zext_ln1027_5;
input  [95:0] mul_ln17_1;
input  [31:0] convWidth;
input  [63:0] mul_ln17;
input  [31:0] tmp4_cast_mid175;
input  [0:0] icmp_ln1027_1;
input  [31:0] inputWidth_cast11;
input  [31:0] x_V_cast18;
input  [63:0] input_r;
output  [11:0] coeff_cache_address0;
output   coeff_cache_ce0;
input  [31:0] coeff_cache_q0;
output  [31:0] acc_2_out;
output   acc_2_out_ap_vld;
output  [31:0] grp_fu_364_p_din0;
output  [31:0] grp_fu_364_p_din1;
input  [61:0] grp_fu_364_p_dout0;
output   grp_fu_364_p_ce;
output  [31:0] grp_fu_370_p_din0;
output  [31:0] grp_fu_370_p_din1;
input  [61:0] grp_fu_370_p_dout0;
output   grp_fu_370_p_ce;

reg ap_idle;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg coeff_cache_ce0;
reg acc_2_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
reg   [0:0] or_ln1027_1_reg_813;
reg   [0:0] or_ln1027_1_reg_813_pp0_iter10_reg;
reg    ap_block_state12_io;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
reg   [0:0] icmp_ln1027_reg_756;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter17_reg;
reg    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1027_fu_292_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_R;
wire    ap_block_pp0_stage0;
reg    gmem_blk_n_AR;
reg   [0:0] first_iter_2_reg_220;
reg    ap_block_pp0_stage0_11001;
wire   [61:0] x_V_cast18_cast_fu_233_p1;
reg   [61:0] x_V_cast18_cast_reg_724;
wire   [61:0] inputWidth_cast11_cast_fu_237_p1;
reg   [61:0] inputWidth_cast11_cast_reg_729;
wire   [61:0] tmp4_cast_mid175_cast_fu_241_p1;
reg   [61:0] tmp4_cast_mid175_cast_reg_734;
wire   [32:0] zext_ln1027_5_cast_fu_245_p1;
reg   [32:0] zext_ln1027_5_cast_reg_739;
wire   [61:0] inputHeight_cast10_cast_fu_249_p1;
reg   [61:0] inputHeight_cast10_cast_reg_745;
reg   [31:0] iChannel_V_1_reg_751;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter16_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter18_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter19_reg;
reg   [0:0] icmp_ln1027_reg_756_pp0_iter20_reg;
wire   [31:0] add_ln840_fu_303_p2;
reg   [31:0] add_ln840_reg_760;
wire   [0:0] icmp_ln1027_2_fu_309_p2;
reg   [0:0] icmp_ln1027_2_reg_765;
reg   [0:0] icmp_ln1027_2_reg_765_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_2_reg_765_pp0_iter3_reg;
wire   [31:0] select_ln1027_1_fu_314_p3;
reg   [31:0] select_ln1027_1_reg_775;
reg   [31:0] select_ln1027_1_reg_775_pp0_iter2_reg;
wire   [61:0] iChannel_V_1_cast19_fu_351_p1;
wire   [61:0] iChannel_V_1_cast19_mid1_fu_359_p1;
reg   [61:0] empty_reg_791;
wire   [32:0] tmp4_fu_374_p2;
reg   [32:0] tmp4_reg_797;
reg   [61:0] p_mid167_reg_802;
wire   [0:0] select_ln1027_4_fu_423_p3;
reg   [0:0] select_ln1027_4_reg_808;
wire   [0:0] or_ln1027_1_fu_435_p2;
reg   [0:0] or_ln1027_1_reg_813_pp0_iter4_reg;
reg   [0:0] or_ln1027_1_reg_813_pp0_iter5_reg;
reg   [0:0] or_ln1027_1_reg_813_pp0_iter6_reg;
reg   [0:0] or_ln1027_1_reg_813_pp0_iter7_reg;
reg   [0:0] or_ln1027_1_reg_813_pp0_iter8_reg;
reg   [0:0] or_ln1027_1_reg_813_pp0_iter9_reg;
wire   [11:0] trunc_ln68_fu_472_p1;
reg   [11:0] trunc_ln68_reg_817;
wire   [9:0] trunc_ln68_1_fu_476_p1;
reg   [9:0] trunc_ln68_1_reg_822;
wire   [32:0] tmp4_mid1_fu_484_p2;
reg   [32:0] tmp4_mid1_reg_827;
wire   [11:0] trunc_ln68_2_fu_489_p1;
reg   [11:0] trunc_ln68_2_reg_832;
wire   [31:0] add_ln840_2_fu_493_p2;
reg   [31:0] add_ln840_2_reg_837;
wire  signed [61:0] select_ln1027_7_fu_549_p3;
reg  signed [61:0] select_ln1027_7_reg_842;
wire   [11:0] add_ln68_1_fu_556_p2;
reg   [11:0] add_ln68_1_reg_847;
reg   [11:0] add_ln68_1_reg_847_pp0_iter5_reg;
reg   [11:0] add_ln68_1_reg_847_pp0_iter6_reg;
reg   [11:0] add_ln68_1_reg_847_pp0_iter7_reg;
reg   [11:0] add_ln68_1_reg_847_pp0_iter8_reg;
reg   [11:0] add_ln68_1_reg_847_pp0_iter9_reg;
reg   [11:0] add_ln68_1_reg_847_pp0_iter10_reg;
wire   [61:0] grp_fu_565_p2;
reg   [61:0] mul_ln1027_reg_852;
reg   [61:0] sext_ln65_mid2_v_reg_857;
reg   [11:0] coeff_cache_addr_reg_862;
reg   [11:0] coeff_cache_addr_reg_862_pp0_iter12_reg;
reg   [11:0] coeff_cache_addr_reg_862_pp0_iter13_reg;
reg   [11:0] coeff_cache_addr_reg_862_pp0_iter14_reg;
reg   [11:0] coeff_cache_addr_reg_862_pp0_iter15_reg;
reg   [11:0] coeff_cache_addr_reg_862_pp0_iter16_reg;
reg  signed [31:0] filterValue_reg_877;
reg  signed [31:0] pixelValue_reg_882;
reg   [31:0] trunc_ln2_reg_897;
reg    ap_condition_exit_pp0_iter4_stage0;
reg   [0:0] ap_phi_mux_first_iter_2_phi_fu_225_p4;
wire    ap_loop_init;
wire   [63:0] zext_ln68_3_fu_599_p1;
wire  signed [63:0] sext_ln1027_fu_596_p1;
reg   [31:0] acc_fu_106;
wire   [31:0] acc_1_fu_641_p2;
reg   [31:0] cx_V_fu_110;
reg   [31:0] ap_sig_allocacmp_cx_V_load;
reg   [31:0] cy_V_fu_114;
wire   [31:0] select_ln1027_6_fu_454_p3;
reg   [63:0] indvar_flatten53_fu_118;
wire   [63:0] select_ln1027_8_fu_328_p3;
reg   [31:0] iChannel_V_fu_122;
reg   [95:0] indvar_flatten97_fu_126;
wire   [95:0] add_ln1027_fu_297_p2;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] add_ln1027_3_fu_322_p2;
wire   [32:0] cy_V_1_cast_fu_370_p1;
wire   [33:0] tmp_5_fu_397_p3;
wire   [34:0] zext_ln68_1_fu_404_p1;
wire   [34:0] zext_ln68_fu_394_p1;
wire   [34:0] sub_ln68_fu_408_p2;
wire   [0:0] icmp_ln1027_3_fu_418_p2;
wire   [31:0] select_ln1027_fu_382_p3;
wire   [0:0] or_ln1027_fu_389_p2;
wire   [0:0] or_ln1027_2_fu_441_p2;
wire   [31:0] add_ln840_1_fu_429_p2;
wire  signed [35:0] sub_ln68_cast_fu_414_p1;
wire   [35:0] zext_ln68_2_fu_462_p1;
wire   [35:0] add_ln68_fu_466_p2;
wire   [32:0] cy_V_1_cast_mid1_fu_480_p1;
wire   [31:0] select_ln1027_5_fu_446_p3;
wire   [61:0] tmp4_cast_fu_504_p1;
wire   [61:0] p_mid177_fu_517_p2;
wire   [61:0] empty_44_fu_507_p2;
wire   [11:0] p_shl1_fu_528_p3;
wire   [61:0] tmp4_cast_mid1_fu_540_p1;
wire   [61:0] select_ln1027_2_fu_512_p3;
wire   [61:0] p_mid143_fu_543_p2;
wire   [61:0] select_ln1027_3_fu_521_p3;
wire   [11:0] sub_ln68_1_fu_535_p2;
wire   [31:0] grp_fu_565_p1;
wire   [61:0] add_ln1027_1_fu_569_p2;
wire   [63:0] sext_ln65_mid2_v_v_v_v_fu_573_p3;
wire   [63:0] add_ln1027_2_fu_581_p2;
wire   [51:0] grp_fu_622_p2;
reg    grp_fu_354_ce;
reg    grp_fu_362_ce;
reg    grp_fu_565_ce;
reg    grp_fu_622_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Conv2D_HW_mul_62s_32ns_62_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 62 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_62s_32ns_62_5_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln1027_7_reg_842),
    .din1(grp_fu_565_p1),
    .ce(grp_fu_565_ce),
    .dout(grp_fu_565_p2)
);

Conv2D_HW_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixelValue_reg_882),
    .din1(filterValue_reg_877),
    .ce(grp_fu_622_ce),
    .dout(grp_fu_622_p2)
);

Conv2D_HW_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter4_stage0)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_fu_106 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln1027_reg_756_pp0_iter20_reg == 1'd0))) begin
            acc_fu_106 <= acc_1_fu_641_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cx_V_fu_110 <= 32'd0;
        end else if (((icmp_ln1027_reg_756_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            cx_V_fu_110 <= add_ln840_2_reg_837;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cy_V_fu_114 <= 32'd0;
        end else if (((icmp_ln1027_reg_756_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            cy_V_fu_114 <= select_ln1027_6_fu_454_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_756_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_iter_2_reg_220 <= 1'd0;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        first_iter_2_reg_220 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            iChannel_V_fu_122 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_fu_292_p2 == 1'd0))) begin
            iChannel_V_fu_122 <= select_ln1027_1_fu_314_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten53_fu_118 <= 64'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_fu_292_p2 == 1'd0))) begin
            indvar_flatten53_fu_118 <= select_ln1027_8_fu_328_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten97_fu_126 <= 96'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_fu_292_p2 == 1'd0))) begin
            indvar_flatten97_fu_126 <= add_ln1027_fu_297_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_756_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln68_1_reg_847 <= add_ln68_1_fu_556_p2;
        select_ln1027_7_reg_842 <= select_ln1027_7_fu_549_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln68_1_reg_847_pp0_iter10_reg <= add_ln68_1_reg_847_pp0_iter9_reg;
        add_ln68_1_reg_847_pp0_iter5_reg <= add_ln68_1_reg_847;
        add_ln68_1_reg_847_pp0_iter6_reg <= add_ln68_1_reg_847_pp0_iter5_reg;
        add_ln68_1_reg_847_pp0_iter7_reg <= add_ln68_1_reg_847_pp0_iter6_reg;
        add_ln68_1_reg_847_pp0_iter8_reg <= add_ln68_1_reg_847_pp0_iter7_reg;
        add_ln68_1_reg_847_pp0_iter9_reg <= add_ln68_1_reg_847_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        coeff_cache_addr_reg_862 <= zext_ln68_3_fu_599_p1;
        coeff_cache_addr_reg_862_pp0_iter12_reg <= coeff_cache_addr_reg_862;
        coeff_cache_addr_reg_862_pp0_iter13_reg <= coeff_cache_addr_reg_862_pp0_iter12_reg;
        coeff_cache_addr_reg_862_pp0_iter14_reg <= coeff_cache_addr_reg_862_pp0_iter13_reg;
        coeff_cache_addr_reg_862_pp0_iter15_reg <= coeff_cache_addr_reg_862_pp0_iter14_reg;
        coeff_cache_addr_reg_862_pp0_iter16_reg <= coeff_cache_addr_reg_862_pp0_iter15_reg;
        empty_reg_791 <= grp_fu_364_p_dout0;
        icmp_ln1027_2_reg_765_pp0_iter2_reg <= icmp_ln1027_2_reg_765;
        icmp_ln1027_2_reg_765_pp0_iter3_reg <= icmp_ln1027_2_reg_765_pp0_iter2_reg;
        icmp_ln1027_reg_756_pp0_iter10_reg <= icmp_ln1027_reg_756_pp0_iter9_reg;
        icmp_ln1027_reg_756_pp0_iter11_reg <= icmp_ln1027_reg_756_pp0_iter10_reg;
        icmp_ln1027_reg_756_pp0_iter12_reg <= icmp_ln1027_reg_756_pp0_iter11_reg;
        icmp_ln1027_reg_756_pp0_iter13_reg <= icmp_ln1027_reg_756_pp0_iter12_reg;
        icmp_ln1027_reg_756_pp0_iter14_reg <= icmp_ln1027_reg_756_pp0_iter13_reg;
        icmp_ln1027_reg_756_pp0_iter15_reg <= icmp_ln1027_reg_756_pp0_iter14_reg;
        icmp_ln1027_reg_756_pp0_iter16_reg <= icmp_ln1027_reg_756_pp0_iter15_reg;
        icmp_ln1027_reg_756_pp0_iter17_reg <= icmp_ln1027_reg_756_pp0_iter16_reg;
        icmp_ln1027_reg_756_pp0_iter18_reg <= icmp_ln1027_reg_756_pp0_iter17_reg;
        icmp_ln1027_reg_756_pp0_iter19_reg <= icmp_ln1027_reg_756_pp0_iter18_reg;
        icmp_ln1027_reg_756_pp0_iter20_reg <= icmp_ln1027_reg_756_pp0_iter19_reg;
        icmp_ln1027_reg_756_pp0_iter2_reg <= icmp_ln1027_reg_756;
        icmp_ln1027_reg_756_pp0_iter3_reg <= icmp_ln1027_reg_756_pp0_iter2_reg;
        icmp_ln1027_reg_756_pp0_iter4_reg <= icmp_ln1027_reg_756_pp0_iter3_reg;
        icmp_ln1027_reg_756_pp0_iter5_reg <= icmp_ln1027_reg_756_pp0_iter4_reg;
        icmp_ln1027_reg_756_pp0_iter6_reg <= icmp_ln1027_reg_756_pp0_iter5_reg;
        icmp_ln1027_reg_756_pp0_iter7_reg <= icmp_ln1027_reg_756_pp0_iter6_reg;
        icmp_ln1027_reg_756_pp0_iter8_reg <= icmp_ln1027_reg_756_pp0_iter7_reg;
        icmp_ln1027_reg_756_pp0_iter9_reg <= icmp_ln1027_reg_756_pp0_iter8_reg;
        mul_ln1027_reg_852 <= grp_fu_565_p2;
        or_ln1027_1_reg_813_pp0_iter10_reg <= or_ln1027_1_reg_813_pp0_iter9_reg;
        or_ln1027_1_reg_813_pp0_iter4_reg <= or_ln1027_1_reg_813;
        or_ln1027_1_reg_813_pp0_iter5_reg <= or_ln1027_1_reg_813_pp0_iter4_reg;
        or_ln1027_1_reg_813_pp0_iter6_reg <= or_ln1027_1_reg_813_pp0_iter5_reg;
        or_ln1027_1_reg_813_pp0_iter7_reg <= or_ln1027_1_reg_813_pp0_iter6_reg;
        or_ln1027_1_reg_813_pp0_iter8_reg <= or_ln1027_1_reg_813_pp0_iter7_reg;
        or_ln1027_1_reg_813_pp0_iter9_reg <= or_ln1027_1_reg_813_pp0_iter8_reg;
        select_ln1027_1_reg_775_pp0_iter2_reg <= select_ln1027_1_reg_775;
        sext_ln65_mid2_v_reg_857 <= {{add_ln1027_2_fu_581_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_756_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln840_2_reg_837 <= add_ln840_2_fu_493_p2;
        or_ln1027_1_reg_813 <= or_ln1027_1_fu_435_p2;
        p_mid167_reg_802 <= grp_fu_370_p_dout0;
        select_ln1027_4_reg_808 <= select_ln1027_4_fu_423_p3;
        tmp4_mid1_reg_827 <= tmp4_mid1_fu_484_p2;
        trunc_ln68_1_reg_822 <= trunc_ln68_1_fu_476_p1;
        trunc_ln68_2_reg_832 <= trunc_ln68_2_fu_489_p1;
        trunc_ln68_reg_817 <= trunc_ln68_fu_472_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_292_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln840_reg_760 <= add_ln840_fu_303_p2;
        icmp_ln1027_2_reg_765 <= icmp_ln1027_2_fu_309_p2;
        select_ln1027_1_reg_775 <= select_ln1027_1_fu_314_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        iChannel_V_1_reg_751 <= iChannel_V_fu_122;
        icmp_ln1027_reg_756 <= icmp_ln1027_fu_292_p2;
        inputHeight_cast10_cast_reg_745[31 : 0] <= inputHeight_cast10_cast_fu_249_p1[31 : 0];
        inputWidth_cast11_cast_reg_729[31 : 0] <= inputWidth_cast11_cast_fu_237_p1[31 : 0];
        tmp4_cast_mid175_cast_reg_734[31 : 0] <= tmp4_cast_mid175_cast_fu_241_p1[31 : 0];
        x_V_cast18_cast_reg_724[31 : 0] <= x_V_cast18_cast_fu_233_p1[31 : 0];
        zext_ln1027_5_cast_reg_739[31 : 0] <= zext_ln1027_5_cast_fu_245_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_756_pp0_iter17_reg == 1'd0))) begin
        filterValue_reg_877 <= coeff_cache_q0;
        pixelValue_reg_882 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_2_reg_765_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp4_reg_797 <= tmp4_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_756_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln2_reg_897 <= {{grp_fu_622_p2[51:20]}};
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_756_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_2_out_ap_vld = 1'b1;
    end else begin
        acc_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_292_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_756_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_756_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_first_iter_2_phi_fu_225_p4 = 1'd0;
    end else begin
        ap_phi_mux_first_iter_2_phi_fu_225_p4 = first_iter_2_reg_220;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_756_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_cx_V_load = add_ln840_2_reg_837;
    end else begin
        ap_sig_allocacmp_cx_V_load = cx_V_fu_110;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        coeff_cache_ce0 = 1'b1;
    end else begin
        coeff_cache_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln1027_1_reg_813_pp0_iter10_reg == 1'd1))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1027_reg_756_pp0_iter17_reg == 1'd0))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_354_ce = 1'b1;
    end else begin
        grp_fu_354_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_362_ce = 1'b1;
    end else begin
        grp_fu_362_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_565_ce = 1'b1;
    end else begin
        grp_fu_565_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_622_ce = 1'b1;
    end else begin
        grp_fu_622_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln1027_1_reg_813_pp0_iter10_reg == 1'd1))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_756_pp0_iter17_reg == 1'd0))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_1_fu_641_p2 = (trunc_ln2_reg_897 + acc_fu_106);

assign acc_2_out = acc_fu_106;

assign add_ln1027_1_fu_569_p2 = (mul_ln1027_reg_852 + x_V_cast18_cast_reg_724);

assign add_ln1027_2_fu_581_p2 = (sext_ln65_mid2_v_v_v_v_fu_573_p3 + input_r);

assign add_ln1027_3_fu_322_p2 = (indvar_flatten53_fu_118 + 64'd1);

assign add_ln1027_fu_297_p2 = (indvar_flatten97_fu_126 + 96'd1);

assign add_ln68_1_fu_556_p2 = (sub_ln68_1_fu_535_p2 + trunc_ln68_2_reg_832);

assign add_ln68_fu_466_p2 = ($signed(sub_ln68_cast_fu_414_p1) + $signed(zext_ln68_2_fu_462_p1));

assign add_ln840_1_fu_429_p2 = (select_ln1027_fu_382_p3 + 32'd1);

assign add_ln840_2_fu_493_p2 = (select_ln1027_5_fu_446_p3 + 32'd1);

assign add_ln840_fu_303_p2 = (iChannel_V_fu_122 + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln1027_reg_756_pp0_iter17_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln1027_reg_756_pp0_iter17_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln1027_reg_756_pp0_iter17_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_io)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_io = ((or_ln1027_1_reg_813_pp0_iter10_reg == 1'd1) & (m_axi_gmem_ARREADY == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18 = ((icmp_ln1027_reg_756_pp0_iter17_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign coeff_cache_address0 = coeff_cache_addr_reg_862_pp0_iter16_reg;

assign cy_V_1_cast_fu_370_p1 = cy_V_fu_114;

assign cy_V_1_cast_mid1_fu_480_p1 = add_ln840_1_fu_429_p2;

assign empty_44_fu_507_p2 = (tmp4_cast_fu_504_p1 + empty_reg_791);

assign grp_fu_364_p_ce = grp_fu_354_ce;

assign grp_fu_364_p_din0 = iChannel_V_1_cast19_fu_351_p1;

assign grp_fu_364_p_din1 = inputHeight_cast10_cast_reg_745;

assign grp_fu_370_p_ce = grp_fu_362_ce;

assign grp_fu_370_p_din0 = iChannel_V_1_cast19_mid1_fu_359_p1;

assign grp_fu_370_p_din1 = inputHeight_cast10_cast_reg_745;

assign grp_fu_565_p1 = inputWidth_cast11_cast_reg_729;

assign iChannel_V_1_cast19_fu_351_p1 = iChannel_V_1_reg_751;

assign iChannel_V_1_cast19_mid1_fu_359_p1 = add_ln840_reg_760;

assign icmp_ln1027_2_fu_309_p2 = ((indvar_flatten53_fu_118 == mul_ln17) ? 1'b1 : 1'b0);

assign icmp_ln1027_3_fu_418_p2 = ((ap_sig_allocacmp_cx_V_load == convWidth) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_292_p2 = ((indvar_flatten97_fu_126 == mul_ln17_1) ? 1'b1 : 1'b0);

assign inputHeight_cast10_cast_fu_249_p1 = inputHeight_cast10;

assign inputWidth_cast11_cast_fu_237_p1 = inputWidth_cast11;

assign m_axi_gmem_ARADDR = sext_ln1027_fu_596_p1;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = convWidth;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign or_ln1027_1_fu_435_p2 = (select_ln1027_4_fu_423_p3 | or_ln1027_fu_389_p2);

assign or_ln1027_2_fu_441_p2 = (select_ln1027_4_fu_423_p3 | icmp_ln1027_2_reg_765_pp0_iter2_reg);

assign or_ln1027_fu_389_p2 = (icmp_ln1027_2_reg_765_pp0_iter2_reg | ap_phi_mux_first_iter_2_phi_fu_225_p4);

assign p_mid143_fu_543_p2 = (tmp4_cast_mid1_fu_540_p1 + select_ln1027_2_fu_512_p3);

assign p_mid177_fu_517_p2 = (tmp4_cast_mid175_cast_reg_734 + p_mid167_reg_802);

assign p_shl1_fu_528_p3 = {{trunc_ln68_1_reg_822}, {2'd0}};

assign select_ln1027_1_fu_314_p3 = ((icmp_ln1027_2_fu_309_p2[0:0] == 1'b1) ? add_ln840_fu_303_p2 : iChannel_V_fu_122);

assign select_ln1027_2_fu_512_p3 = ((icmp_ln1027_2_reg_765_pp0_iter3_reg[0:0] == 1'b1) ? p_mid167_reg_802 : empty_reg_791);

assign select_ln1027_3_fu_521_p3 = ((icmp_ln1027_2_reg_765_pp0_iter3_reg[0:0] == 1'b1) ? p_mid177_fu_517_p2 : empty_44_fu_507_p2);

assign select_ln1027_4_fu_423_p3 = ((icmp_ln1027_2_reg_765_pp0_iter2_reg[0:0] == 1'b1) ? icmp_ln1027_1 : icmp_ln1027_3_fu_418_p2);

assign select_ln1027_5_fu_446_p3 = ((or_ln1027_2_fu_441_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_cx_V_load);

assign select_ln1027_6_fu_454_p3 = ((select_ln1027_4_fu_423_p3[0:0] == 1'b1) ? add_ln840_1_fu_429_p2 : select_ln1027_fu_382_p3);

assign select_ln1027_7_fu_549_p3 = ((select_ln1027_4_reg_808[0:0] == 1'b1) ? p_mid143_fu_543_p2 : select_ln1027_3_fu_521_p3);

assign select_ln1027_8_fu_328_p3 = ((icmp_ln1027_2_fu_309_p2[0:0] == 1'b1) ? 64'd1 : add_ln1027_3_fu_322_p2);

assign select_ln1027_fu_382_p3 = ((icmp_ln1027_2_reg_765_pp0_iter2_reg[0:0] == 1'b1) ? 32'd0 : cy_V_fu_114);

assign sext_ln1027_fu_596_p1 = $signed(sext_ln65_mid2_v_reg_857);

assign sext_ln65_mid2_v_v_v_v_fu_573_p3 = {{add_ln1027_1_fu_569_p2}, {2'd0}};

assign sub_ln68_1_fu_535_p2 = (p_shl1_fu_528_p3 - trunc_ln68_reg_817);

assign sub_ln68_cast_fu_414_p1 = $signed(sub_ln68_fu_408_p2);

assign sub_ln68_fu_408_p2 = (zext_ln68_1_fu_404_p1 - zext_ln68_fu_394_p1);

assign tmp4_cast_fu_504_p1 = tmp4_reg_797;

assign tmp4_cast_mid175_cast_fu_241_p1 = tmp4_cast_mid175;

assign tmp4_cast_mid1_fu_540_p1 = tmp4_mid1_reg_827;

assign tmp4_fu_374_p2 = (cy_V_1_cast_fu_370_p1 + zext_ln1027_5_cast_reg_739);

assign tmp4_mid1_fu_484_p2 = (cy_V_1_cast_mid1_fu_480_p1 + zext_ln1027_5_cast_reg_739);

assign tmp_5_fu_397_p3 = {{select_ln1027_1_reg_775_pp0_iter2_reg}, {2'd0}};

assign trunc_ln68_1_fu_476_p1 = add_ln68_fu_466_p2[9:0];

assign trunc_ln68_2_fu_489_p1 = select_ln1027_5_fu_446_p3[11:0];

assign trunc_ln68_fu_472_p1 = add_ln68_fu_466_p2[11:0];

assign x_V_cast18_cast_fu_233_p1 = x_V_cast18;

assign zext_ln1027_5_cast_fu_245_p1 = zext_ln1027_5;

assign zext_ln68_1_fu_404_p1 = tmp_5_fu_397_p3;

assign zext_ln68_2_fu_462_p1 = select_ln1027_6_fu_454_p3;

assign zext_ln68_3_fu_599_p1 = add_ln68_1_reg_847_pp0_iter10_reg;

assign zext_ln68_fu_394_p1 = select_ln1027_1_reg_775_pp0_iter2_reg;

always @ (posedge ap_clk) begin
    x_V_cast18_cast_reg_724[61:32] <= 30'b000000000000000000000000000000;
    inputWidth_cast11_cast_reg_729[61:32] <= 30'b000000000000000000000000000000;
    tmp4_cast_mid175_cast_reg_734[61:32] <= 30'b000000000000000000000000000000;
    zext_ln1027_5_cast_reg_739[32] <= 1'b0;
    inputHeight_cast10_cast_reg_745[61:32] <= 30'b000000000000000000000000000000;
end

endmodule //Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_65_9
