Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug  8 09:31:35 2022
| Host         : ShenYilin-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.749        0.000                      0                 2703        0.041        0.000                      0                 2703        4.020        0.000                       0                  1326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.749        0.000                      0                 2703        0.041        0.000                      0                 2703        4.020        0.000                       0                  1326  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 3.141ns (45.513%)  route 3.760ns (54.487%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.844     3.138    design_1_i/cordic_0/inst/ap_clk
    SLICE_X46Y102        FDRE                                         r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/Q
                         net (fo=76, routed)          2.902     6.558    design_1_i/cordic_0/inst/tmp_31_reg_1824
    SLICE_X28Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.682 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.688    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_2_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.022 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[8]_i_2/O[1]
                         net (fo=3, routed)           0.859     8.880    design_1_i/cordic_0/inst/current_sin_V_29_fu_1230_p3[21]
    SLICE_X30Y97         LUT3 (Prop_lut3_I0_O)        0.303     9.183 r  design_1_i/cordic_0/inst/tmp_37_reg_1889[8]_i_5/O
                         net (fo=1, routed)           0.000     9.183    design_1_i/cordic_0/inst/tmp_37_reg_1889[8]_i_5_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.716 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[8]_i_1_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.039 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.039    design_1_i/cordic_0/inst/current_sin_V_32_fu_1314_p3[25]
    SLICE_X30Y98         FDRE                                         r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.526    12.705    design_1_i/cordic_0/inst/ap_clk
    SLICE_X30Y98         FDRE                                         r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[13]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)        0.109    12.789    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[13]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 design_1_i/cordic_0/inst/tmp_1_reg_1609_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 2.843ns (41.991%)  route 3.927ns (58.009%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.845     3.139    design_1_i/cordic_0/inst/ap_clk
    SLICE_X38Y101        FDRE                                         r  design_1_i/cordic_0/inst/tmp_1_reg_1609_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/cordic_0/inst/tmp_1_reg_1609_reg[0]/Q
                         net (fo=75, routed)          2.661     6.318    design_1_i/cordic_0/inst/tmp_2_reg_1615
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124     6.442 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[3]_i_15/O
                         net (fo=1, routed)           0.000     6.442    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[3]_i_15_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.974 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.974    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[3]_i_3_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.287 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.267     8.553    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_2_n_4
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.306     8.859 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[4]_i_3/O
                         net (fo=1, routed)           0.000     8.859    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[4]_i_3_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.235 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_1_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[8]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[12]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[16]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.909 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.909    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[20]_i_1_n_6
    SLICE_X42Y94         FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.479    12.658    design_1_i/cordic_0/inst/ap_clk
    SLICE_X42Y94         FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[21]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.109    12.742    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[21]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 3.037ns (44.679%)  route 3.760ns (55.321%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.844     3.138    design_1_i/cordic_0/inst/ap_clk
    SLICE_X46Y102        FDRE                                         r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/Q
                         net (fo=76, routed)          2.902     6.558    design_1_i/cordic_0/inst/tmp_31_reg_1824
    SLICE_X28Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.682 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.688    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_2_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.022 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[8]_i_2/O[1]
                         net (fo=3, routed)           0.859     8.880    design_1_i/cordic_0/inst/current_sin_V_29_fu_1230_p3[21]
    SLICE_X30Y97         LUT3 (Prop_lut3_I0_O)        0.303     9.183 r  design_1_i/cordic_0/inst/tmp_37_reg_1889[8]_i_5/O
                         net (fo=1, routed)           0.000     9.183    design_1_i/cordic_0/inst/tmp_37_reg_1889[8]_i_5_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.716 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.716    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[8]_i_1_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.935 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.935    design_1_i/cordic_0/inst/current_sin_V_32_fu_1314_p3[24]
    SLICE_X30Y98         FDRE                                         r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.526    12.705    design_1_i/cordic_0/inst/ap_clk
    SLICE_X30Y98         FDRE                                         r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[12]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)        0.109    12.789    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[12]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 3.030ns (44.667%)  route 3.753ns (55.333%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.844     3.138    design_1_i/cordic_0/inst/ap_clk
    SLICE_X46Y102        FDRE                                         r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/Q
                         net (fo=76, routed)          2.902     6.558    design_1_i/cordic_0/inst/tmp_31_reg_1824
    SLICE_X28Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.682 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.794 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.852     8.645    design_1_i/cordic_0/inst/current_sin_V_29_fu_1230_p3[13]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.303     8.948 r  design_1_i/cordic_0/inst/tmp_37_reg_1889[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    design_1_i/cordic_0/inst/tmp_37_reg_1889[0]_i_5_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_1_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_1_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.921    design_1_i/cordic_0/inst/current_sin_V_32_fu_1314_p3[21]
    SLICE_X30Y97         FDRE                                         r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.526    12.705    design_1_i/cordic_0/inst/ap_clk
    SLICE_X30Y97         FDRE                                         r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[9]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.109    12.789    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[9]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 3.022ns (44.602%)  route 3.753ns (55.398%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.844     3.138    design_1_i/cordic_0/inst/ap_clk
    SLICE_X46Y102        FDRE                                         r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/Q
                         net (fo=76, routed)          2.902     6.558    design_1_i/cordic_0/inst/tmp_31_reg_1824
    SLICE_X28Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.682 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.794 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.852     8.645    design_1_i/cordic_0/inst/current_sin_V_29_fu_1230_p3[13]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.303     8.948 r  design_1_i/cordic_0/inst/tmp_37_reg_1889[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    design_1_i/cordic_0/inst/tmp_37_reg_1889[0]_i_5_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_1_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_1_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.913 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.913    design_1_i/cordic_0/inst/current_sin_V_32_fu_1314_p3[23]
    SLICE_X30Y97         FDRE                                         r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.526    12.705    design_1_i/cordic_0/inst/ap_clk
    SLICE_X30Y97         FDRE                                         r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[11]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.109    12.789    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[11]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 3.133ns (46.569%)  route 3.595ns (53.431%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.844     3.138    design_1_i/cordic_0/inst/ap_clk
    SLICE_X46Y102        FDRE                                         r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/Q
                         net (fo=76, routed)          2.902     6.558    design_1_i/cordic_0/inst/tmp_31_reg_1824
    SLICE_X28Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.682 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.688    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_2_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.001 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.693     8.694    design_1_i/cordic_0/inst/current_sin_V_29_fu_1230_p3[23]
    SLICE_X29Y98         LUT3 (Prop_lut3_I1_O)        0.306     9.000 r  design_1_i/cordic_0/inst/select_ln1496_29_reg_1867[12]_i_6/O
                         net (fo=1, routed)           0.000     9.000    design_1_i/cordic_0/inst/select_ln1496_29_reg_1867[12]_i_6_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.532 r  design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[12]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.866 r  design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.866    design_1_i/cordic_0/inst/select_ln1496_29_fu_1289_p3[17]
    SLICE_X29Y99         FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.526    12.705    design_1_i/cordic_0/inst/ap_clk
    SLICE_X29Y99         FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[17]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y99         FDRE (Setup_fdre_C_D)        0.062    12.742    design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[17]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 3.112ns (46.402%)  route 3.595ns (53.598%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.844     3.138    design_1_i/cordic_0/inst/ap_clk
    SLICE_X46Y102        FDRE                                         r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/cordic_0/inst/tmp_30_reg_1818_reg[0]/Q
                         net (fo=76, routed)          2.902     6.558    design_1_i/cordic_0/inst/tmp_31_reg_1824
    SLICE_X28Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.682 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9/O
                         net (fo=1, routed)           0.000     6.682    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878[3]_i_9_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.232    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[3]_i_2_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[7]_i_2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    design_1_i/cordic_0/inst/current_sin_V_32_reg_1878_reg[11]_i_2_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[0]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.688 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.688    design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[4]_i_2_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.001 r  design_1_i/cordic_0/inst/tmp_37_reg_1889_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.693     8.694    design_1_i/cordic_0/inst/current_sin_V_29_fu_1230_p3[23]
    SLICE_X29Y98         LUT3 (Prop_lut3_I1_O)        0.306     9.000 r  design_1_i/cordic_0/inst/select_ln1496_29_reg_1867[12]_i_6/O
                         net (fo=1, routed)           0.000     9.000    design_1_i/cordic_0/inst/select_ln1496_29_reg_1867[12]_i_6_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.532 r  design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[12]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.845 r  design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.845    design_1_i/cordic_0/inst/select_ln1496_29_fu_1289_p3[19]
    SLICE_X29Y99         FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.526    12.705    design_1_i/cordic_0/inst/ap_clk
    SLICE_X29Y99         FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[19]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y99         FDRE (Setup_fdre_C_D)        0.062    12.742    design_1_i/cordic_0/inst/select_ln1496_29_reg_1867_reg[19]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/select_ln1496_35_reg_1926_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 3.319ns (47.975%)  route 3.599ns (52.025%))
  Logic Levels:           12  (CARRY4=10 LUT3=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.842     3.136    design_1_i/cordic_0/inst/ap_clk
    SLICE_X49Y103        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[27]/Q
                         net (fo=75, routed)          2.593     6.185    design_1_i/cordic_0/inst/theta_V_11_reg_1873[27]
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.309 r  design_1_i/cordic_0/inst/current_sin_V_35_reg_1910[3]_i_5/O
                         net (fo=1, routed)           0.000     6.309    design_1_i/cordic_0/inst/current_sin_V_35_reg_1910[3]_i_5_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.822 r  design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.822    design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[3]_i_1_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.939 r  design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.939    design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[7]_i_1_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[11]_i_1_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.173 r  design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[15]_i_1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[19]_i_1_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[23]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.744 r  design_1_i/cordic_0/inst/current_sin_V_35_reg_1910_reg[25]_i_1/O[1]
                         net (fo=13, routed)          1.006     8.750    design_1_i/cordic_0/inst/current_sin_V_35_fu_1408_p3[25]
    SLICE_X33Y101        LUT3 (Prop_lut3_I1_O)        0.306     9.056 r  design_1_i/cordic_0/inst/select_ln1496_35_reg_1926[13]_i_4/O
                         net (fo=1, routed)           0.000     9.056    design_1_i/cordic_0/inst/select_ln1496_35_reg_1926[13]_i_4_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.606 r  design_1_i/cordic_0/inst/select_ln1496_35_reg_1926_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    design_1_i/cordic_0/inst/select_ln1496_35_reg_1926_reg[13]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  design_1_i/cordic_0/inst/select_ln1496_35_reg_1926_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.720    design_1_i/cordic_0/inst/select_ln1496_35_reg_1926_reg[16]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 r  design_1_i/cordic_0/inst/select_ln1496_35_reg_1926_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.054    design_1_i/cordic_0/inst/select_ln1496_35_fu_1459_p3[21]
    SLICE_X33Y103        FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_35_reg_1926_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.653    12.832    design_1_i/cordic_0/inst/ap_clk
    SLICE_X33Y103        FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_35_reg_1926_reg[21]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062    12.987    design_1_i/cordic_0/inst/select_ln1496_35_reg_1926_reg[21]
  -------------------------------------------------------------------
                         required time                         12.987    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 design_1_i/cordic_0/inst/tmp_1_reg_1609_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 2.739ns (41.086%)  route 3.927ns (58.914%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.845     3.139    design_1_i/cordic_0/inst/ap_clk
    SLICE_X38Y101        FDRE                                         r  design_1_i/cordic_0/inst/tmp_1_reg_1609_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/cordic_0/inst/tmp_1_reg_1609_reg[0]/Q
                         net (fo=75, routed)          2.661     6.318    design_1_i/cordic_0/inst/tmp_2_reg_1615
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124     6.442 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[3]_i_15/O
                         net (fo=1, routed)           0.000     6.442    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[3]_i_15_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.974 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.974    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[3]_i_3_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.287 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.267     8.553    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_2_n_4
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.306     8.859 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[4]_i_3/O
                         net (fo=1, routed)           0.000     8.859    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[4]_i_3_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.235 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_1_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[8]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[12]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[16]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.805 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.805    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[20]_i_1_n_7
    SLICE_X42Y94         FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.479    12.658    design_1_i/cordic_0/inst/ap_clk
    SLICE_X42Y94         FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[20]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.109    12.742    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[20]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 design_1_i/cordic_0/inst/tmp_1_reg_1609_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 2.726ns (40.971%)  route 3.927ns (59.029%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.845     3.139    design_1_i/cordic_0/inst/ap_clk
    SLICE_X38Y101        FDRE                                         r  design_1_i/cordic_0/inst/tmp_1_reg_1609_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/cordic_0/inst/tmp_1_reg_1609_reg[0]/Q
                         net (fo=75, routed)          2.661     6.318    design_1_i/cordic_0/inst/tmp_2_reg_1615
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124     6.442 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[3]_i_15/O
                         net (fo=1, routed)           0.000     6.442    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[3]_i_15_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.974 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.974    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[3]_i_3_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.287 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_2/O[3]
                         net (fo=3, routed)           1.267     8.553    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_2_n_4
    SLICE_X42Y90         LUT3 (Prop_lut3_I0_O)        0.306     8.859 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[4]_i_3/O
                         net (fo=1, routed)           0.000     8.859    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716[4]_i_3_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.235 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[4]_i_1_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[8]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[12]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.792 r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.792    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[16]_i_1_n_6
    SLICE_X42Y93         FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        1.479    12.658    design_1_i/cordic_0/inst/ap_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[17]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X42Y93         FDRE (Setup_fdre_C_D)        0.109    12.742    design_1_i/cordic_0/inst/select_ln1496_5_reg_1716_reg[17]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  2.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/inst/theta_V_8_reg_1775_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.348ns (66.231%)  route 0.177ns (33.769%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.556     0.892    design_1_i/cordic_0/inst/ap_clk
    SLICE_X48Y97         FDRE                                         r  design_1_i/cordic_0/inst/theta_V_8_reg_1775_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/cordic_0/inst/theta_V_8_reg_1775_reg[15]/Q
                         net (fo=1, routed)           0.177     1.209    design_1_i/cordic_0/inst/theta_V_8_reg_1775[15]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.254 r  design_1_i/cordic_0/inst/theta_V_9_reg_1813[15]_i_2/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/cordic_0/inst/theta_V_9_reg_1813[15]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.363 r  design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.364    design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[15]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.417 r  design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.417    design_1_i/cordic_0/inst/theta_V_9_fu_1015_p2[16]
    SLICE_X46Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.911     1.277    design_1_i/cordic_0/inst/ap_clk
    SLICE_X46Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.308ns (62.126%)  route 0.188ns (37.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.557     0.893    design_1_i/cordic_0/inst/ap_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[11]/Q
                         net (fo=3, routed)           0.187     1.221    design_1_i/cordic_0/inst/theta_V_10_reg_1851[11]
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.334 r  design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.334    design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[12]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.388 r  design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.388    design_1_i/cordic_0/inst/theta_V_11_fu_1308_p2[13]
    SLICE_X49Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.911     1.277    design_1_i/cordic_0/inst/ap_clk
    SLICE_X49Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[13]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.374ns (74.507%)  route 0.128ns (25.493%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.557     0.893    design_1_i/cordic_0/inst/ap_clk
    SLICE_X46Y98         FDRE                                         r  design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[11]/Q
                         net (fo=2, routed)           0.127     1.184    design_1_i/cordic_0/inst/theta_V_9_reg_1813[11]
    SLICE_X47Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.301 r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.301    design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[12]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.340 r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.341    design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[16]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.395 r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.395    design_1_i/cordic_0/inst/theta_V_10_fu_1175_p2[17]
    SLICE_X47Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.911     1.277    design_1_i/cordic_0/inst/ap_clk
    SLICE_X47Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[17]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.744%)  route 0.195ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.557     0.893    design_1_i/cordic_0/inst/ap_clk
    SLICE_X42Y99         FDRE                                         r  design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/Q
                         net (fo=80, routed)          0.195     1.251    design_1_i/cordic_0/inst/ap_CS_fsm_state11
    SLICE_X47Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.911     1.277    design_1_i/cordic_0/inst/ap_clk
    SLICE_X47Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[17]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.203    design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.744%)  route 0.195ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.557     0.893    design_1_i/cordic_0/inst/ap_clk
    SLICE_X42Y99         FDRE                                         r  design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/Q
                         net (fo=80, routed)          0.195     1.251    design_1_i/cordic_0/inst/ap_CS_fsm_state11
    SLICE_X47Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.911     1.277    design_1_i/cordic_0/inst/ap_clk
    SLICE_X47Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[18]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.203    design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.744%)  route 0.195ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.557     0.893    design_1_i/cordic_0/inst/ap_clk
    SLICE_X42Y99         FDRE                                         r  design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/Q
                         net (fo=80, routed)          0.195     1.251    design_1_i/cordic_0/inst/ap_CS_fsm_state11
    SLICE_X47Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.911     1.277    design_1_i/cordic_0/inst/ap_clk
    SLICE_X47Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[19]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.203    design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.744%)  route 0.195ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.557     0.893    design_1_i/cordic_0/inst/ap_clk
    SLICE_X42Y99         FDRE                                         r  design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/Q
                         net (fo=80, routed)          0.195     1.251    design_1_i/cordic_0/inst/ap_CS_fsm_state11
    SLICE_X47Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.911     1.277    design_1_i/cordic_0/inst/ap_clk
    SLICE_X47Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[20]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.203    design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.319ns (62.948%)  route 0.188ns (37.052%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.557     0.893    design_1_i/cordic_0/inst/ap_clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/cordic_0/inst/theta_V_10_reg_1851_reg[11]/Q
                         net (fo=3, routed)           0.187     1.221    design_1_i/cordic_0/inst/theta_V_10_reg_1851[11]
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.334 r  design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.334    design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[12]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.399 r  design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.399    design_1_i/cordic_0/inst/theta_V_11_fu_1308_p2[15]
    SLICE_X49Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.911     1.277    design_1_i/cordic_0/inst/ap_clk
    SLICE_X49Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[15]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/cordic_0/inst/theta_V_11_reg_1873_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/inst/theta_V_8_reg_1775_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.361ns (67.046%)  route 0.177ns (32.954%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.556     0.892    design_1_i/cordic_0/inst/ap_clk
    SLICE_X48Y97         FDRE                                         r  design_1_i/cordic_0/inst/theta_V_8_reg_1775_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/cordic_0/inst/theta_V_8_reg_1775_reg[15]/Q
                         net (fo=1, routed)           0.177     1.209    design_1_i/cordic_0/inst/theta_V_8_reg_1775[15]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.254 r  design_1_i/cordic_0/inst/theta_V_9_reg_1813[15]_i_2/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/cordic_0/inst/theta_V_9_reg_1813[15]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.363 r  design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.364    design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[15]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.430 r  design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.430    design_1_i/cordic_0/inst/theta_V_9_fu_1015_p2[18]
    SLICE_X46Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.911     1.277    design_1_i/cordic_0/inst/ap_clk
    SLICE_X46Y100        FDRE                                         r  design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[18]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/cordic_0/inst/theta_V_9_reg_1813_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/inst/control_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.557     0.893    design_1_i/cordic_0/inst/control_s_axi_U/ap_clk
    SLICE_X35Y90         FDRE                                         r  design_1_i/cordic_0/inst/control_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/cordic_0/inst/control_s_axi_U/rdata_reg[7]/Q
                         net (fo=1, routed)           0.115     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1326, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X45Y98    design_1_i/cordic_0/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y99    design_1_i/cordic_0/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y99    design_1_i/cordic_0/inst/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y99    design_1_i/cordic_0/inst/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y96    design_1_i/cordic_0/inst/ap_CS_fsm_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y92    design_1_i/cordic_0/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y92    design_1_i/cordic_0/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y92    design_1_i/cordic_0/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y92    design_1_i/cordic_0/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y107   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y107   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y107   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y107   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y106   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y106   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



