######################################################################

# Created by Genus(TM) Synthesis Solution 19.11-s087_1 on Sun Dec 13 19:46:23 PST 2020

# This file contains the RC script for design:riscv_top

######################################################################

set_db -quiet design_mode_process 72.0
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_hum false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet db_units 4000
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet lp_insert_clock_gating true
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 33 0.0 45.0} {to_generic 27 61 29 74} {first_condense 45 112 58 138} {PBS_Generic_Opt-Post 80 113 82.39551800000001 127.39551800000001} {{PBS_Generic-Postgen HBO Optimizations} 0 114 1.0 128.395518} {PBS_TechMap-Start 0 120 0.0 133.395518} {{PBS_TechMap-Premap HBO Optimizations} 0 120 1.0 134.395518} {second_condense 13 134 25 173} {reify 59 193 102 275} {global_incr_map 22 215 23 300} {{PBS_Techmap-Global Mapping} 96 216 99.61340300000003 234.00892100000004} {{PBS_TechMap-Datapath Postmap Operations} 4 220 3.872257999999988 237.88117900000003} {{PBS_TechMap-Postmap HBO Optimizations} 1 221 0.8896219999999744 238.770801} {{PBS_TechMap-Postmap Clock Gating} 1 222 1.0 239.770801} {{PBS_TechMap-Postmap Cleanup} 4 226 3.8734560000000045 243.644257} {PBS_Techmap-Post_MBCI 0 226 0.0 243.644257}}
set_db -quiet hdl_error_on_blackbox true
set_db -quiet tinfo_tstamp_file .rs_eecs151-acb.tstamp
set_db -quiet metric_enable true
set_db -quiet max_cpus_per_server 4
set_db -quiet lp_clock_gating_prefix CLKGATE
set_db -quiet lp_clock_gating_hierarchical true
set_db -quiet lp_insert_clock_gating_incremental true
set_db -quiet lp_clock_gating_register_aware true
set_db -quiet use_area_from_lef true
set_db -quiet flow_metrics_snapshot_uuid 32e0b9b3-6093-4bdf-906c-b4b2509fbe07
set_db -quiet read_qrc_tech_file_rc_corner true
set_db -quiet auto_ungroup none
set_db -quiet use_tiehilo_for_const duplicate
if {[vfind design:riscv_top -mode PVT_0P63V_100C.setup_view] eq ""} {
 create_mode -name PVT_0P63V_100C.setup_view -design design:riscv_top 
}
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet ple_mode global
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_RVT_SS_170906/BUFx16f_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_LVT_SS_170906/BUFx16f_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_SLVT_SS_170906/BUFx16f_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_SRAM_SS_170906/BUFx16f_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW1024x8_PVT_0P63V_100C/SRAM1RW1024x8 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW128x46_PVT_0P63V_100C/SRAM1RW128x46 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW128x48_PVT_0P63V_100C/SRAM1RW128x48 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW128x8_PVT_0P63V_100C/SRAM1RW128x8 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW256x128_PVT_0P63V_100C/SRAM1RW256x128 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW256x32_PVT_0P63V_100C/SRAM1RW256x32 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW256x46_PVT_0P63V_100C/SRAM1RW256x46 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW256x48_PVT_0P63V_100C/SRAM1RW256x48 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW256x8_PVT_0P63V_100C/SRAM1RW256x8 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW32x50_PVT_0P63V_100C/SRAM1RW32x50 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW512x128_PVT_0P63V_100C/SRAM1RW512x128 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW512x32_PVT_0P63V_100C/SRAM1RW512x32 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW512x8_PVT_0P63V_100C/SRAM1RW512x8 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW64x128_PVT_0P63V_100C/SRAM1RW64x128 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW64x32_PVT_0P63V_100C/SRAM1RW64x32 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW64x34_PVT_0P63V_100C/SRAM1RW64x34 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW64x8_PVT_0P63V_100C/SRAM1RW64x8 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW128x16_PVT_0P63V_100C/SRAM2RW128x16 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW128x32_PVT_0P63V_100C/SRAM2RW128x32 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW128x4_PVT_0P63V_100C/SRAM2RW128x4 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW128x8_PVT_0P63V_100C/SRAM2RW128x8 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW16x16_PVT_0P63V_100C/SRAM2RW16x16 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW16x32_PVT_0P63V_100C/SRAM2RW16x32 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW16x4_PVT_0P63V_100C/SRAM2RW16x4 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW16x8_PVT_0P63V_100C/SRAM2RW16x8 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW32x16_PVT_0P63V_100C/SRAM2RW32x16 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW32x22_PVT_0P63V_100C/SRAM2RW32x22 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW32x32_PVT_0P63V_100C/SRAM2RW32x32 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW32x39_PVT_0P63V_100C/SRAM2RW32x39 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW32x4_PVT_0P63V_100C/SRAM2RW32x4 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW32x8_PVT_0P63V_100C/SRAM2RW32x8 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW64x16_PVT_0P63V_100C/SRAM2RW64x16 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW64x32_PVT_0P63V_100C/SRAM2RW64x32 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW64x4_PVT_0P63V_100C/SRAM2RW64x4 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW64x8_PVT_0P63V_100C/SRAM2RW64x8 .is_macro_cell true
set_db -quiet library_domain:PVT_0P63V_100C.setup_cond .wireload_selection none
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SIMPLE_RVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SIMPLE_RVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SIMPLE_LVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SIMPLE_LVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SIMPLE_SLVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SIMPLE_SLVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SIMPLE_SRAM_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SIMPLE_SRAM_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_AO_RVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_AO_RVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_AO_LVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_AO_LVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_AO_SLVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_AO_SLVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_AO_SRAM_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_AO_SRAM_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_OA_RVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_OA_RVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_OA_LVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_OA_LVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_OA_SLVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_OA_SLVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_OA_SRAM_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_OA_SRAM_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SEQ_RVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SEQ_RVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SEQ_LVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SEQ_LVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SEQ_SLVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SEQ_SLVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SEQ_SRAM_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_SEQ_SRAM_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_RVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_RVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_LVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_LVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_SLVT_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_SLVT_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_SRAM_SS_170906/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_22b_INVBUF_SRAM_SS_170906/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW1024x8_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW1024x8_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW128x46_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW128x46_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW128x48_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW128x48_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW128x8_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW128x8_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x128_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x128_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x32_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x32_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x46_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x46_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x48_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x48_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x8_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x8_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW32x50_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW32x50_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW512x128_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW512x128_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW512x32_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW512x32_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW512x8_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW512x8_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW64x128_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW64x128_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW64x32_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW64x32_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW64x34_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW64x34_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW64x8_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW64x8_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW128x16_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW128x16_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW128x32_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW128x32_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW128x4_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW128x4_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW128x8_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW128x8_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW16x16_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW16x16_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW16x32_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW16x32_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW16x4_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW16x4_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW16x8_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW16x8_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x16_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x16_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x22_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x22_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x32_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x32_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x39_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x39_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x4_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x4_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x8_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW32x8_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW64x16_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW64x16_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW64x32_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW64x32_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW64x4_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW64x4_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW64x8_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW64x8_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name clk -mode mode:riscv_top/PVT_0P63V_100C.setup_view -domain domain_1 -period 900.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:riscv_top port:riscv_top/clk
set_db -quiet clock:riscv_top/PVT_0P63V_100C.setup_view/clk .clock_setup_uncertainty {100.0 100.0}
set_db -quiet clock:riscv_top/PVT_0P63V_100C.setup_view/clk .clock_hold_uncertainty {100.0 100.0}
define_cost_group -design design:riscv_top -name cg_enable_group_clk
define_cost_group -design design:riscv_top -name clk
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name create_clock_delay_domain_1_clk_R_0 port:riscv_top/clk
set_db -quiet external_delay:riscv_top/PVT_0P63V_100C.setup_view/create_clock_delay_domain_1_clk_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -edge_fall -name create_clock_delay_domain_1_clk_F_0 port:riscv_top/clk
set_db -quiet external_delay:riscv_top/PVT_0P63V_100C.setup_view/create_clock_delay_domain_1_clk_F_0 .clock_network_latency_included true
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2 port:riscv_top/mem_req_ready
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_1_1 port:riscv_top/mem_req_data_ready
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_2_1 port:riscv_top/mem_resp_valid
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_3_1 {{port:riscv_top/mem_resp_tag[4]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_4_1 {{port:riscv_top/mem_resp_tag[3]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_5_1 {{port:riscv_top/mem_resp_tag[2]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_6_1 {{port:riscv_top/mem_resp_tag[1]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_7_1 {{port:riscv_top/mem_resp_tag[0]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_8_1 {{port:riscv_top/mem_resp_data[127]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_9_1 {{port:riscv_top/mem_resp_data[126]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_10_1 {{port:riscv_top/mem_resp_data[125]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_11_1 {{port:riscv_top/mem_resp_data[124]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_12_1 {{port:riscv_top/mem_resp_data[123]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_13_1 {{port:riscv_top/mem_resp_data[122]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_14_1 {{port:riscv_top/mem_resp_data[121]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_15_1 {{port:riscv_top/mem_resp_data[120]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_16_1 {{port:riscv_top/mem_resp_data[119]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_17_1 {{port:riscv_top/mem_resp_data[118]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_18_1 {{port:riscv_top/mem_resp_data[117]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_19_1 {{port:riscv_top/mem_resp_data[116]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_20_1 {{port:riscv_top/mem_resp_data[115]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_21_1 {{port:riscv_top/mem_resp_data[114]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_22_1 {{port:riscv_top/mem_resp_data[113]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_23_1 {{port:riscv_top/mem_resp_data[112]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_24_1 {{port:riscv_top/mem_resp_data[111]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_25_1 {{port:riscv_top/mem_resp_data[110]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_26_1 {{port:riscv_top/mem_resp_data[109]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_27_1 {{port:riscv_top/mem_resp_data[108]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_28_1 {{port:riscv_top/mem_resp_data[107]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_29_1 {{port:riscv_top/mem_resp_data[106]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_30_1 {{port:riscv_top/mem_resp_data[105]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_31_1 {{port:riscv_top/mem_resp_data[104]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_32_1 {{port:riscv_top/mem_resp_data[103]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_33_1 {{port:riscv_top/mem_resp_data[102]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_34_1 {{port:riscv_top/mem_resp_data[101]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_35_1 {{port:riscv_top/mem_resp_data[100]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_36_1 {{port:riscv_top/mem_resp_data[99]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_37_1 {{port:riscv_top/mem_resp_data[98]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_38_1 {{port:riscv_top/mem_resp_data[97]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_39_1 {{port:riscv_top/mem_resp_data[96]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_40_1 {{port:riscv_top/mem_resp_data[95]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_41_1 {{port:riscv_top/mem_resp_data[94]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_42_1 {{port:riscv_top/mem_resp_data[93]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_43_1 {{port:riscv_top/mem_resp_data[92]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_44_1 {{port:riscv_top/mem_resp_data[91]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_45_1 {{port:riscv_top/mem_resp_data[90]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_46_1 {{port:riscv_top/mem_resp_data[89]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_47_1 {{port:riscv_top/mem_resp_data[88]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_48_1 {{port:riscv_top/mem_resp_data[87]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_49_1 {{port:riscv_top/mem_resp_data[86]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_50_1 {{port:riscv_top/mem_resp_data[85]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_51_1 {{port:riscv_top/mem_resp_data[84]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_52_1 {{port:riscv_top/mem_resp_data[83]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_53_1 {{port:riscv_top/mem_resp_data[82]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_54_1 {{port:riscv_top/mem_resp_data[81]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_55_1 {{port:riscv_top/mem_resp_data[80]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_56_1 {{port:riscv_top/mem_resp_data[79]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_57_1 {{port:riscv_top/mem_resp_data[78]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_58_1 {{port:riscv_top/mem_resp_data[77]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_59_1 {{port:riscv_top/mem_resp_data[76]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_60_1 {{port:riscv_top/mem_resp_data[75]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_61_1 {{port:riscv_top/mem_resp_data[74]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_62_1 {{port:riscv_top/mem_resp_data[73]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_63_1 {{port:riscv_top/mem_resp_data[72]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_64_1 {{port:riscv_top/mem_resp_data[71]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_65_1 {{port:riscv_top/mem_resp_data[70]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_66_1 {{port:riscv_top/mem_resp_data[69]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_67_1 {{port:riscv_top/mem_resp_data[68]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_68_1 {{port:riscv_top/mem_resp_data[67]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_69_1 {{port:riscv_top/mem_resp_data[66]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_70_1 {{port:riscv_top/mem_resp_data[65]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_71_1 {{port:riscv_top/mem_resp_data[64]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_72_1 {{port:riscv_top/mem_resp_data[63]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_73_1 {{port:riscv_top/mem_resp_data[62]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_74_1 {{port:riscv_top/mem_resp_data[61]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_75_1 {{port:riscv_top/mem_resp_data[60]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_76_1 {{port:riscv_top/mem_resp_data[59]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_77_1 {{port:riscv_top/mem_resp_data[58]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_78_1 {{port:riscv_top/mem_resp_data[57]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_79_1 {{port:riscv_top/mem_resp_data[56]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_80_1 {{port:riscv_top/mem_resp_data[55]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_81_1 {{port:riscv_top/mem_resp_data[54]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_82_1 {{port:riscv_top/mem_resp_data[53]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_83_1 {{port:riscv_top/mem_resp_data[52]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_84_1 {{port:riscv_top/mem_resp_data[51]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_85_1 {{port:riscv_top/mem_resp_data[50]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_86_1 {{port:riscv_top/mem_resp_data[49]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_87_1 {{port:riscv_top/mem_resp_data[48]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_88_1 {{port:riscv_top/mem_resp_data[47]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_89_1 {{port:riscv_top/mem_resp_data[46]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_90_1 {{port:riscv_top/mem_resp_data[45]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_91_1 {{port:riscv_top/mem_resp_data[44]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_92_1 {{port:riscv_top/mem_resp_data[43]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_93_1 {{port:riscv_top/mem_resp_data[42]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_94_1 {{port:riscv_top/mem_resp_data[41]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_95_1 {{port:riscv_top/mem_resp_data[40]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_96_1 {{port:riscv_top/mem_resp_data[39]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_97_1 {{port:riscv_top/mem_resp_data[38]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_98_1 {{port:riscv_top/mem_resp_data[37]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_99_1 {{port:riscv_top/mem_resp_data[36]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_100_1 {{port:riscv_top/mem_resp_data[35]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_101_1 {{port:riscv_top/mem_resp_data[34]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_102_1 {{port:riscv_top/mem_resp_data[33]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_103_1 {{port:riscv_top/mem_resp_data[32]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_104_1 {{port:riscv_top/mem_resp_data[31]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_105_1 {{port:riscv_top/mem_resp_data[30]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_106_1 {{port:riscv_top/mem_resp_data[29]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_107_1 {{port:riscv_top/mem_resp_data[28]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_108_1 {{port:riscv_top/mem_resp_data[27]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_109_1 {{port:riscv_top/mem_resp_data[26]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_110_1 {{port:riscv_top/mem_resp_data[25]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_111_1 {{port:riscv_top/mem_resp_data[24]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_112_1 {{port:riscv_top/mem_resp_data[23]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_113_1 {{port:riscv_top/mem_resp_data[22]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_114_1 {{port:riscv_top/mem_resp_data[21]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_115_1 {{port:riscv_top/mem_resp_data[20]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_116_1 {{port:riscv_top/mem_resp_data[19]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_117_1 {{port:riscv_top/mem_resp_data[18]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_118_1 {{port:riscv_top/mem_resp_data[17]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_119_1 {{port:riscv_top/mem_resp_data[16]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_120_1 {{port:riscv_top/mem_resp_data[15]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_121_1 {{port:riscv_top/mem_resp_data[14]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_122_1 {{port:riscv_top/mem_resp_data[13]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_123_1 {{port:riscv_top/mem_resp_data[12]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_124_1 {{port:riscv_top/mem_resp_data[11]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_125_1 {{port:riscv_top/mem_resp_data[10]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_126_1 {{port:riscv_top/mem_resp_data[9]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_127_1 {{port:riscv_top/mem_resp_data[8]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_128_1 {{port:riscv_top/mem_resp_data[7]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_129_1 {{port:riscv_top/mem_resp_data[6]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_130_1 {{port:riscv_top/mem_resp_data[5]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_131_1 {{port:riscv_top/mem_resp_data[4]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_132_1 {{port:riscv_top/mem_resp_data[3]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_133_1 {{port:riscv_top/mem_resp_data[2]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_134_1 {{port:riscv_top/mem_resp_data[1]}}
external_delay -accumulate -input {180.0 180.0 180.0 180.0} -clock clock:riscv_top/PVT_0P63V_100C.setup_view/clk -name pin_constraints_frag_line_2_135_1 {{port:riscv_top/mem_resp_data[0]}}
path_group -paths [specify_paths -mode mode:riscv_top/PVT_0P63V_100C.setup_view -to clock:riscv_top/PVT_0P63V_100C.setup_view/clk]  -name clk -group cost_group:riscv_top/clk -user_priority -1047552
path_group -paths [specify_paths -mode mode:riscv_top/PVT_0P63V_100C.setup_view -through {hpin:riscv_top/cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/enable hpin:riscv_top/cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/enable hpin:riscv_top/cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/enable hpin:riscv_top/cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/enable hpin:riscv_top/cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/enable hpin:riscv_top/cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/enable hpin:riscv_top/cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/enable hpin:riscv_top/cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/enable hpin:riscv_top/cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/enable hpin:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/enable hpin:riscv_top/cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/enable}]  -name cg_enable_group_clk -group cost_group:riscv_top/cg_enable_group_clk
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
identify_multibit_cell_abstract_scan_segments -design design:riscv_top
# END DFT SECTION
set_db -quiet design:riscv_top .seq_reason_deleted_internal {{{mem/icache/mem_req_data_bits_reg[0]} unloaded {mem/icache/mem_req_data_bits[0]}} {{mem/icache/mem_req_data_bits_reg[1]} unloaded {mem/icache/mem_req_data_bits[1]}} {{mem/icache/mem_req_data_bits_reg[2]} unloaded {mem/icache/mem_req_data_bits[2]}} {{mem/icache/mem_req_data_bits_reg[3]} unloaded {mem/icache/mem_req_data_bits[3]}} {{mem/icache/mem_req_data_bits_reg[4]} unloaded {mem/icache/mem_req_data_bits[4]}} {{mem/icache/mem_req_data_bits_reg[5]} unloaded {mem/icache/mem_req_data_bits[5]}} {{mem/icache/mem_req_data_bits_reg[6]} unloaded {mem/icache/mem_req_data_bits[6]}} {{mem/icache/mem_req_data_bits_reg[7]} unloaded {mem/icache/mem_req_data_bits[7]}} {{mem/icache/mem_req_data_bits_reg[8]} unloaded {mem/icache/mem_req_data_bits[8]}} {{mem/icache/mem_req_data_bits_reg[9]} unloaded {mem/icache/mem_req_data_bits[9]}} {{mem/icache/mem_req_data_bits_reg[10]} unloaded {mem/icache/mem_req_data_bits[10]}} {{mem/icache/mem_req_data_bits_reg[11]} unloaded {mem/icache/mem_req_data_bits[11]}} {{mem/icache/mem_req_data_bits_reg[12]} unloaded {mem/icache/mem_req_data_bits[12]}} {{mem/icache/mem_req_data_bits_reg[13]} unloaded {mem/icache/mem_req_data_bits[13]}} {{mem/icache/mem_req_data_bits_reg[14]} unloaded {mem/icache/mem_req_data_bits[14]}} {{mem/icache/mem_req_data_bits_reg[15]} unloaded {mem/icache/mem_req_data_bits[15]}} {{mem/icache/mem_req_data_bits_reg[16]} unloaded {mem/icache/mem_req_data_bits[16]}} {{mem/icache/mem_req_data_bits_reg[17]} unloaded {mem/icache/mem_req_data_bits[17]}} {{mem/icache/mem_req_data_bits_reg[18]} unloaded {mem/icache/mem_req_data_bits[18]}} {{mem/icache/mem_req_data_bits_reg[19]} unloaded {mem/icache/mem_req_data_bits[19]}} {{mem/icache/mem_req_data_bits_reg[20]} unloaded {mem/icache/mem_req_data_bits[20]}} {{mem/icache/mem_req_data_bits_reg[21]} unloaded {mem/icache/mem_req_data_bits[21]}} {{mem/icache/mem_req_data_bits_reg[22]} unloaded {mem/icache/mem_req_data_bits[22]}} {{mem/icache/mem_req_data_bits_reg[23]} unloaded {mem/icache/mem_req_data_bits[23]}} {{mem/icache/mem_req_data_bits_reg[24]} unloaded {mem/icache/mem_req_data_bits[24]}} {{mem/icache/mem_req_data_bits_reg[25]} unloaded {mem/icache/mem_req_data_bits[25]}} {{mem/icache/mem_req_data_bits_reg[26]} unloaded {mem/icache/mem_req_data_bits[26]}} {{mem/icache/mem_req_data_bits_reg[27]} unloaded {mem/icache/mem_req_data_bits[27]}} {{mem/icache/mem_req_data_bits_reg[28]} unloaded {mem/icache/mem_req_data_bits[28]}} {{mem/icache/mem_req_data_bits_reg[29]} unloaded {mem/icache/mem_req_data_bits[29]}} {{mem/icache/mem_req_data_bits_reg[30]} unloaded {mem/icache/mem_req_data_bits[30]}} {{mem/icache/mem_req_data_bits_reg[31]} unloaded {mem/icache/mem_req_data_bits[31]}} {{mem/icache/mem_req_data_bits_reg[32]} unloaded {mem/icache/mem_req_data_bits[32]}} {{mem/icache/mem_req_data_bits_reg[33]} unloaded {mem/icache/mem_req_data_bits[33]}} {{mem/icache/mem_req_data_bits_reg[34]} unloaded {mem/icache/mem_req_data_bits[34]}} {{mem/icache/mem_req_data_bits_reg[35]} unloaded {mem/icache/mem_req_data_bits[35]}} {{mem/icache/mem_req_data_bits_reg[36]} unloaded {mem/icache/mem_req_data_bits[36]}} {{mem/icache/mem_req_data_bits_reg[37]} unloaded {mem/icache/mem_req_data_bits[37]}} {{mem/icache/mem_req_data_bits_reg[38]} unloaded {mem/icache/mem_req_data_bits[38]}} {{mem/icache/mem_req_data_bits_reg[39]} unloaded {mem/icache/mem_req_data_bits[39]}} {{mem/icache/mem_req_data_bits_reg[40]} unloaded {mem/icache/mem_req_data_bits[40]}} {{mem/icache/mem_req_data_bits_reg[41]} unloaded {mem/icache/mem_req_data_bits[41]}} {{mem/icache/mem_req_data_bits_reg[42]} unloaded {mem/icache/mem_req_data_bits[42]}} {{mem/icache/mem_req_data_bits_reg[43]} unloaded {mem/icache/mem_req_data_bits[43]}} {{mem/icache/mem_req_data_bits_reg[44]} unloaded {mem/icache/mem_req_data_bits[44]}} {{mem/icache/mem_req_data_bits_reg[45]} unloaded {mem/icache/mem_req_data_bits[45]}} {{mem/icache/mem_req_data_bits_reg[46]} unloaded {mem/icache/mem_req_data_bits[46]}} {{mem/icache/mem_req_data_bits_reg[47]} unloaded {mem/icache/mem_req_data_bits[47]}} {{mem/icache/mem_req_data_bits_reg[48]} unloaded {mem/icache/mem_req_data_bits[48]}} {{mem/icache/mem_req_data_bits_reg[49]} unloaded {mem/icache/mem_req_data_bits[49]}} {{mem/icache/mem_req_data_bits_reg[50]} unloaded {mem/icache/mem_req_data_bits[50]}} {{mem/icache/mem_req_data_bits_reg[51]} unloaded {mem/icache/mem_req_data_bits[51]}} {{mem/icache/mem_req_data_bits_reg[52]} unloaded {mem/icache/mem_req_data_bits[52]}} {{mem/icache/mem_req_data_bits_reg[53]} unloaded {mem/icache/mem_req_data_bits[53]}} {{mem/icache/mem_req_data_bits_reg[54]} unloaded {mem/icache/mem_req_data_bits[54]}} {{mem/icache/mem_req_data_bits_reg[55]} unloaded {mem/icache/mem_req_data_bits[55]}} {{mem/icache/mem_req_data_bits_reg[56]} unloaded {mem/icache/mem_req_data_bits[56]}} {{mem/icache/mem_req_data_bits_reg[57]} unloaded {mem/icache/mem_req_data_bits[57]}} {{mem/icache/mem_req_data_bits_reg[58]} unloaded {mem/icache/mem_req_data_bits[58]}} {{mem/icache/mem_req_data_bits_reg[59]} unloaded {mem/icache/mem_req_data_bits[59]}} {{mem/icache/mem_req_data_bits_reg[60]} unloaded {mem/icache/mem_req_data_bits[60]}} {{mem/icache/mem_req_data_bits_reg[61]} unloaded {mem/icache/mem_req_data_bits[61]}} {{mem/icache/mem_req_data_bits_reg[62]} unloaded {mem/icache/mem_req_data_bits[62]}} {{mem/icache/mem_req_data_bits_reg[63]} unloaded {mem/icache/mem_req_data_bits[63]}} {{mem/icache/mem_req_data_bits_reg[64]} unloaded {mem/icache/mem_req_data_bits[64]}} {{mem/icache/mem_req_data_bits_reg[65]} unloaded {mem/icache/mem_req_data_bits[65]}} {{mem/icache/mem_req_data_bits_reg[66]} unloaded {mem/icache/mem_req_data_bits[66]}} {{mem/icache/mem_req_data_bits_reg[67]} unloaded {mem/icache/mem_req_data_bits[67]}} {{mem/icache/mem_req_data_bits_reg[68]} unloaded {mem/icache/mem_req_data_bits[68]}} {{mem/icache/mem_req_data_bits_reg[69]} unloaded {mem/icache/mem_req_data_bits[69]}} {{mem/icache/mem_req_data_bits_reg[70]} unloaded {mem/icache/mem_req_data_bits[70]}} {{mem/icache/mem_req_data_bits_reg[71]} unloaded {mem/icache/mem_req_data_bits[71]}} {{mem/icache/mem_req_data_bits_reg[72]} unloaded {mem/icache/mem_req_data_bits[72]}} {{mem/icache/mem_req_data_bits_reg[73]} unloaded {mem/icache/mem_req_data_bits[73]}} {{mem/icache/mem_req_data_bits_reg[74]} unloaded {mem/icache/mem_req_data_bits[74]}} {{mem/icache/mem_req_data_bits_reg[75]} unloaded {mem/icache/mem_req_data_bits[75]}} {{mem/icache/mem_req_data_bits_reg[76]} unloaded {mem/icache/mem_req_data_bits[76]}} {{mem/icache/mem_req_data_bits_reg[77]} unloaded {mem/icache/mem_req_data_bits[77]}} {{mem/icache/mem_req_data_bits_reg[78]} unloaded {mem/icache/mem_req_data_bits[78]}} {{mem/icache/mem_req_data_bits_reg[79]} unloaded {mem/icache/mem_req_data_bits[79]}} {{mem/icache/mem_req_data_bits_reg[80]} unloaded {mem/icache/mem_req_data_bits[80]}} {{mem/icache/mem_req_data_bits_reg[81]} unloaded {mem/icache/mem_req_data_bits[81]}} {{mem/icache/mem_req_data_bits_reg[82]} unloaded {mem/icache/mem_req_data_bits[82]}} {{mem/icache/mem_req_data_bits_reg[83]} unloaded {mem/icache/mem_req_data_bits[83]}} {{mem/icache/mem_req_data_bits_reg[84]} unloaded {mem/icache/mem_req_data_bits[84]}} {{mem/icache/mem_req_data_bits_reg[85]} unloaded {mem/icache/mem_req_data_bits[85]}} {{mem/icache/mem_req_data_bits_reg[86]} unloaded {mem/icache/mem_req_data_bits[86]}} {{mem/icache/mem_req_data_bits_reg[87]} unloaded {mem/icache/mem_req_data_bits[87]}} {{mem/icache/mem_req_data_bits_reg[88]} unloaded {mem/icache/mem_req_data_bits[88]}} {{mem/icache/mem_req_data_bits_reg[89]} unloaded {mem/icache/mem_req_data_bits[89]}} {{mem/icache/mem_req_data_bits_reg[90]} unloaded {mem/icache/mem_req_data_bits[90]}} {{mem/icache/mem_req_data_bits_reg[91]} unloaded {mem/icache/mem_req_data_bits[91]}} {{mem/icache/mem_req_data_bits_reg[92]} unloaded {mem/icache/mem_req_data_bits[92]}} {{mem/icache/mem_req_data_bits_reg[93]} unloaded {mem/icache/mem_req_data_bits[93]}} {{mem/icache/mem_req_data_bits_reg[94]} unloaded {mem/icache/mem_req_data_bits[94]}} {{mem/icache/mem_req_data_bits_reg[95]} unloaded {mem/icache/mem_req_data_bits[95]}} {{mem/icache/mem_req_data_bits_reg[96]} unloaded {mem/icache/mem_req_data_bits[96]}} {{mem/icache/mem_req_data_bits_reg[97]} unloaded {mem/icache/mem_req_data_bits[97]}} {{mem/icache/mem_req_data_bits_reg[98]} unloaded {mem/icache/mem_req_data_bits[98]}} {{mem/icache/mem_req_data_bits_reg[99]} unloaded {mem/icache/mem_req_data_bits[99]}} {{mem/icache/mem_req_data_bits_reg[100]} unloaded {mem/icache/mem_req_data_bits[100]}} {{mem/icache/mem_req_data_bits_reg[101]} unloaded {mem/icache/mem_req_data_bits[101]}} {{mem/icache/mem_req_data_bits_reg[102]} unloaded {mem/icache/mem_req_data_bits[102]}} {{mem/icache/mem_req_data_bits_reg[103]} unloaded {mem/icache/mem_req_data_bits[103]}} {{mem/icache/mem_req_data_bits_reg[104]} unloaded {mem/icache/mem_req_data_bits[104]}} {{mem/icache/mem_req_data_bits_reg[105]} unloaded {mem/icache/mem_req_data_bits[105]}} {{mem/icache/mem_req_data_bits_reg[106]} unloaded {mem/icache/mem_req_data_bits[106]}} {{mem/icache/mem_req_data_bits_reg[107]} unloaded {mem/icache/mem_req_data_bits[107]}} {{mem/icache/mem_req_data_bits_reg[108]} unloaded {mem/icache/mem_req_data_bits[108]}} {{mem/icache/mem_req_data_bits_reg[109]} unloaded {mem/icache/mem_req_data_bits[109]}} {{mem/icache/mem_req_data_bits_reg[110]} unloaded {mem/icache/mem_req_data_bits[110]}} {{mem/icache/mem_req_data_bits_reg[111]} unloaded {mem/icache/mem_req_data_bits[111]}} {{mem/icache/mem_req_data_bits_reg[112]} unloaded {mem/icache/mem_req_data_bits[112]}} {{mem/icache/mem_req_data_bits_reg[113]} unloaded {mem/icache/mem_req_data_bits[113]}} {{mem/icache/mem_req_data_bits_reg[114]} unloaded {mem/icache/mem_req_data_bits[114]}} {{mem/icache/mem_req_data_bits_reg[115]} unloaded {mem/icache/mem_req_data_bits[115]}} {{mem/icache/mem_req_data_bits_reg[116]} unloaded {mem/icache/mem_req_data_bits[116]}} {{mem/icache/mem_req_data_bits_reg[117]} unloaded {mem/icache/mem_req_data_bits[117]}} {{mem/icache/mem_req_data_bits_reg[118]} unloaded {mem/icache/mem_req_data_bits[118]}} {{mem/icache/mem_req_data_bits_reg[119]} unloaded {mem/icache/mem_req_data_bits[119]}} {{mem/icache/mem_req_data_bits_reg[120]} unloaded {mem/icache/mem_req_data_bits[120]}} {{mem/icache/mem_req_data_bits_reg[121]} unloaded {mem/icache/mem_req_data_bits[121]}} {{mem/icache/mem_req_data_bits_reg[122]} unloaded {mem/icache/mem_req_data_bits[122]}} {{mem/icache/mem_req_data_bits_reg[123]} unloaded {mem/icache/mem_req_data_bits[123]}} {{mem/icache/mem_req_data_bits_reg[124]} unloaded {mem/icache/mem_req_data_bits[124]}} {{mem/icache/mem_req_data_bits_reg[125]} unloaded {mem/icache/mem_req_data_bits[125]}} {{mem/icache/mem_req_data_bits_reg[126]} unloaded {mem/icache/mem_req_data_bits[126]}} {{mem/icache/mem_req_data_bits_reg[127]} unloaded {mem/icache/mem_req_data_bits[127]}} {{mem/icache/mem_req_data_mask_reg[0]} unloaded {mem/icache/mem_req_data_mask[0]}} {{mem/icache/mem_req_data_mask_reg[1]} unloaded {mem/icache/mem_req_data_mask[1]}} {{mem/icache/mem_req_data_mask_reg[2]} unloaded {mem/icache/mem_req_data_mask[2]}} {{mem/icache/mem_req_data_mask_reg[3]} unloaded {mem/icache/mem_req_data_mask[3]}} {{mem/icache/mem_req_data_mask_reg[4]} unloaded {mem/icache/mem_req_data_mask[4]}} {{mem/icache/mem_req_data_mask_reg[5]} unloaded {mem/icache/mem_req_data_mask[5]}} {{mem/icache/mem_req_data_mask_reg[6]} unloaded {mem/icache/mem_req_data_mask[6]}} {{mem/icache/mem_req_data_mask_reg[7]} unloaded {mem/icache/mem_req_data_mask[7]}} {{mem/icache/mem_req_data_mask_reg[8]} unloaded {mem/icache/mem_req_data_mask[8]}} {{mem/icache/mem_req_data_mask_reg[9]} unloaded {mem/icache/mem_req_data_mask[9]}} {{mem/icache/mem_req_data_mask_reg[10]} unloaded {mem/icache/mem_req_data_mask[10]}} {{mem/icache/mem_req_data_mask_reg[11]} unloaded {mem/icache/mem_req_data_mask[11]}} {{mem/icache/mem_req_data_mask_reg[12]} unloaded {mem/icache/mem_req_data_mask[12]}} {{mem/icache/mem_req_data_mask_reg[13]} unloaded {mem/icache/mem_req_data_mask[13]}} {{mem/icache/mem_req_data_mask_reg[14]} unloaded {mem/icache/mem_req_data_mask[14]}} {{mem/icache/mem_req_data_mask_reg[15]} unloaded {mem/icache/mem_req_data_mask[15]}} {mem/icache/mem_req_data_valid_reg unloaded mem/icache/mem_req_data_valid} {mem/icache/mem_req_rw_reg unloaded mem/icache/mem_req_rw} {{cpu/stage1/regfile/mem_reg[0][0]} {{constant 0}} {cpu/stage1/regfile/mem[0][0]}} {{cpu/stage1/regfile/mem_reg[0][1]} {{constant 0}} {cpu/stage1/regfile/mem[0][1]}} {{cpu/stage1/regfile/mem_reg[0][2]} {{constant 0}} {cpu/stage1/regfile/mem[0][2]}} {{cpu/stage1/regfile/mem_reg[0][3]} {{constant 0}} {cpu/stage1/regfile/mem[0][3]}} {{cpu/stage1/regfile/mem_reg[0][4]} {{constant 0}} {cpu/stage1/regfile/mem[0][4]}} {{cpu/stage1/regfile/mem_reg[0][5]} {{constant 0}} {cpu/stage1/regfile/mem[0][5]}} {{cpu/stage1/regfile/mem_reg[0][6]} {{constant 0}} {cpu/stage1/regfile/mem[0][6]}} {{cpu/stage1/regfile/mem_reg[0][7]} {{constant 0}} {cpu/stage1/regfile/mem[0][7]}} {{cpu/stage1/regfile/mem_reg[0][8]} {{constant 0}} {cpu/stage1/regfile/mem[0][8]}} {{cpu/stage1/regfile/mem_reg[0][9]} {{constant 0}} {cpu/stage1/regfile/mem[0][9]}} {{cpu/stage1/regfile/mem_reg[0][10]} {{constant 0}} {cpu/stage1/regfile/mem[0][10]}} {{cpu/stage1/regfile/mem_reg[0][11]} {{constant 0}} {cpu/stage1/regfile/mem[0][11]}} {{cpu/stage1/regfile/mem_reg[0][12]} {{constant 0}} {cpu/stage1/regfile/mem[0][12]}} {{cpu/stage1/regfile/mem_reg[0][13]} {{constant 0}} {cpu/stage1/regfile/mem[0][13]}} {{cpu/stage1/regfile/mem_reg[0][14]} {{constant 0}} {cpu/stage1/regfile/mem[0][14]}} {{cpu/stage1/regfile/mem_reg[0][15]} {{constant 0}} {cpu/stage1/regfile/mem[0][15]}} {{cpu/stage1/regfile/mem_reg[0][16]} {{constant 0}} {cpu/stage1/regfile/mem[0][16]}} {{cpu/stage1/regfile/mem_reg[0][17]} {{constant 0}} {cpu/stage1/regfile/mem[0][17]}} {{cpu/stage1/regfile/mem_reg[0][18]} {{constant 0}} {cpu/stage1/regfile/mem[0][18]}} {{cpu/stage1/regfile/mem_reg[0][19]} {{constant 0}} {cpu/stage1/regfile/mem[0][19]}} {{cpu/stage1/regfile/mem_reg[0][20]} {{constant 0}} {cpu/stage1/regfile/mem[0][20]}} {{cpu/stage1/regfile/mem_reg[0][21]} {{constant 0}} {cpu/stage1/regfile/mem[0][21]}} {{cpu/stage1/regfile/mem_reg[0][22]} {{constant 0}} {cpu/stage1/regfile/mem[0][22]}} {{cpu/stage1/regfile/mem_reg[0][23]} {{constant 0}} {cpu/stage1/regfile/mem[0][23]}} {{cpu/stage1/regfile/mem_reg[0][24]} {{constant 0}} {cpu/stage1/regfile/mem[0][24]}} {{cpu/stage1/regfile/mem_reg[0][25]} {{constant 0}} {cpu/stage1/regfile/mem[0][25]}} {{cpu/stage1/regfile/mem_reg[0][26]} {{constant 0}} {cpu/stage1/regfile/mem[0][26]}} {{cpu/stage1/regfile/mem_reg[0][27]} {{constant 0}} {cpu/stage1/regfile/mem[0][27]}} {{cpu/stage1/regfile/mem_reg[0][28]} {{constant 0}} {cpu/stage1/regfile/mem[0][28]}} {{cpu/stage1/regfile/mem_reg[0][29]} {{constant 0}} {cpu/stage1/regfile/mem[0][29]}} {{cpu/stage1/regfile/mem_reg[0][30]} {{constant 0}} {cpu/stage1/regfile/mem[0][30]}} {{cpu/stage1/regfile/mem_reg[0][31]} {{constant 0}} {cpu/stage1/regfile/mem[0][31]}} {{mem/dcache/original_addr_reg[4]} {{merged with mem/dcache/index_reg[0]}} {mem/dcache/original_addr[4]} {mem/dcache/index[0]}} {{mem/dcache/original_addr_reg[5]} {{merged with mem/dcache/index_reg[1]}} {mem/dcache/original_addr[5]} {mem/dcache/index[1]}} {{mem/dcache/original_addr_reg[6]} {{merged with mem/dcache/index_reg[2]}} {mem/dcache/original_addr[6]} {mem/dcache/index[2]}} {{mem/dcache/mask_reg[1]} {{merged with mem/dcache/mask_reg[0]}} {mem/dcache/mask[1]} {mem/dcache/mask[0]}} {{mem/dcache/mask_reg[2]} {{merged with mem/dcache/mask_reg[0]}} {mem/dcache/mask[2]} {mem/dcache/mask[0]}} {{mem/dcache/mask_reg[3]} {{merged with mem/dcache/mask_reg[0]}} {mem/dcache/mask[3]} {mem/dcache/mask[0]}} {{mem/dcache/mask_reg[4]} {{merged with mem/dcache/mask_reg[0]}} {mem/dcache/mask[4]} {mem/dcache/mask[0]}} {{mem/dcache/mask_reg[5]} {{merged with mem/dcache/mask_reg[0]}} {mem/dcache/mask[5]} {mem/dcache/mask[0]}} {{mem/dcache/mask_reg[6]} {{merged with mem/dcache/mask_reg[0]}} {mem/dcache/mask[6]} {mem/dcache/mask[0]}} {{mem/dcache/mask_reg[7]} {{merged with mem/dcache/mask_reg[0]}} {mem/dcache/mask[7]} {mem/dcache/mask[0]}} {{mem/dcache/mask_reg[9]} {{merged with mem/dcache/mask_reg[8]}} {mem/dcache/mask[9]} {mem/dcache/mask[8]}} {{mem/dcache/mask_reg[10]} {{merged with mem/dcache/mask_reg[8]}} {mem/dcache/mask[10]} {mem/dcache/mask[8]}} {{mem/dcache/mask_reg[11]} {{merged with mem/dcache/mask_reg[8]}} {mem/dcache/mask[11]} {mem/dcache/mask[8]}} {{mem/dcache/mask_reg[12]} {{merged with mem/dcache/mask_reg[8]}} {mem/dcache/mask[12]} {mem/dcache/mask[8]}} {{mem/dcache/mask_reg[13]} {{merged with mem/dcache/mask_reg[8]}} {mem/dcache/mask[13]} {mem/dcache/mask[8]}} {{mem/dcache/mask_reg[14]} {{merged with mem/dcache/mask_reg[8]}} {mem/dcache/mask[14]} {mem/dcache/mask[8]}} {{mem/dcache/mask_reg[15]} {{merged with mem/dcache/mask_reg[8]}} {mem/dcache/mask[15]} {mem/dcache/mask[8]}} {{mem/dcache/mask_reg[17]} {{merged with mem/dcache/mask_reg[16]}} {mem/dcache/mask[17]} {mem/dcache/mask[16]}} {{mem/dcache/mask_reg[18]} {{merged with mem/dcache/mask_reg[16]}} {mem/dcache/mask[18]} {mem/dcache/mask[16]}} {{mem/dcache/mask_reg[19]} {{merged with mem/dcache/mask_reg[16]}} {mem/dcache/mask[19]} {mem/dcache/mask[16]}} {{mem/dcache/mask_reg[20]} {{merged with mem/dcache/mask_reg[16]}} {mem/dcache/mask[20]} {mem/dcache/mask[16]}} {{mem/dcache/mask_reg[21]} {{merged with mem/dcache/mask_reg[16]}} {mem/dcache/mask[21]} {mem/dcache/mask[16]}} {{mem/dcache/mask_reg[22]} {{merged with mem/dcache/mask_reg[16]}} {mem/dcache/mask[22]} {mem/dcache/mask[16]}} {{mem/dcache/mask_reg[23]} {{merged with mem/dcache/mask_reg[16]}} {mem/dcache/mask[23]} {mem/dcache/mask[16]}} {{mem/dcache/mask_reg[25]} {{merged with mem/dcache/mask_reg[24]}} {mem/dcache/mask[25]} {mem/dcache/mask[24]}} {{mem/dcache/mask_reg[26]} {{merged with mem/dcache/mask_reg[24]}} {mem/dcache/mask[26]} {mem/dcache/mask[24]}} {{mem/dcache/mask_reg[27]} {{merged with mem/dcache/mask_reg[24]}} {mem/dcache/mask[27]} {mem/dcache/mask[24]}} {{mem/dcache/mask_reg[28]} {{merged with mem/dcache/mask_reg[24]}} {mem/dcache/mask[28]} {mem/dcache/mask[24]}} {{mem/dcache/mask_reg[29]} {{merged with mem/dcache/mask_reg[24]}} {mem/dcache/mask[29]} {mem/dcache/mask[24]}} {{mem/dcache/mask_reg[30]} {{merged with mem/dcache/mask_reg[24]}} {mem/dcache/mask[30]} {mem/dcache/mask[24]}} {{mem/dcache/mask_reg[31]} {{merged with mem/dcache/mask_reg[24]}} {mem/dcache/mask[31]} {mem/dcache/mask[24]}} {{mem/dcache/original_addr_reg[0]} {{merged with mem/dcache/offset_reg[0]}} {mem/dcache/original_addr[0]} {mem/dcache/offset[0]}} {{mem/dcache/original_addr_reg[1]} {{merged with mem/dcache/offset_reg[1]}} {mem/dcache/original_addr[1]} {mem/dcache/offset[1]}} {{mem/dcache/original_addr_reg[2]} {{merged with mem/dcache/offset_reg[2]}} {mem/dcache/original_addr[2]} {mem/dcache/offset[2]}} {{mem/dcache/original_addr_reg[3]} {{merged with mem/dcache/offset_reg[3]}} {mem/dcache/original_addr[3]} {mem/dcache/offset[3]}} {{mem/dcache/tag_reg[0]} {{merged with mem/dcache/original_addr_reg[7]}} {mem/dcache/tag[0]} {mem/dcache/original_addr[7]}} {{mem/dcache/tag_reg[1]} {{merged with mem/dcache/original_addr_reg[8]}} {mem/dcache/tag[1]} {mem/dcache/original_addr[8]}} {{mem/dcache/tag_reg[2]} {{merged with mem/dcache/original_addr_reg[9]}} {mem/dcache/tag[2]} {mem/dcache/original_addr[9]}} {{mem/dcache/tag_reg[3]} {{merged with mem/dcache/original_addr_reg[10]}} {mem/dcache/tag[3]} {mem/dcache/original_addr[10]}} {{mem/dcache/tag_reg[4]} {{merged with mem/dcache/original_addr_reg[11]}} {mem/dcache/tag[4]} {mem/dcache/original_addr[11]}} {{mem/dcache/tag_reg[5]} {{merged with mem/dcache/original_addr_reg[12]}} {mem/dcache/tag[5]} {mem/dcache/original_addr[12]}} {{mem/dcache/tag_reg[6]} {{merged with mem/dcache/original_addr_reg[13]}} {mem/dcache/tag[6]} {mem/dcache/original_addr[13]}} {{mem/dcache/tag_reg[7]} {{merged with mem/dcache/original_addr_reg[14]}} {mem/dcache/tag[7]} {mem/dcache/original_addr[14]}} {{mem/dcache/tag_reg[8]} {{merged with mem/dcache/original_addr_reg[15]}} {mem/dcache/tag[8]} {mem/dcache/original_addr[15]}} {{mem/dcache/tag_reg[9]} {{merged with mem/dcache/original_addr_reg[16]}} {mem/dcache/tag[9]} {mem/dcache/original_addr[16]}} {{mem/dcache/tag_reg[10]} {{merged with mem/dcache/original_addr_reg[17]}} {mem/dcache/tag[10]} {mem/dcache/original_addr[17]}} {{mem/dcache/tag_reg[11]} {{merged with mem/dcache/original_addr_reg[18]}} {mem/dcache/tag[11]} {mem/dcache/original_addr[18]}} {{mem/dcache/tag_reg[12]} {{merged with mem/dcache/original_addr_reg[19]}} {mem/dcache/tag[12]} {mem/dcache/original_addr[19]}} {{mem/dcache/tag_reg[13]} {{merged with mem/dcache/original_addr_reg[20]}} {mem/dcache/tag[13]} {mem/dcache/original_addr[20]}} {{mem/dcache/tag_reg[14]} {{merged with mem/dcache/original_addr_reg[21]}} {mem/dcache/tag[14]} {mem/dcache/original_addr[21]}} {{mem/dcache/tag_reg[15]} {{merged with mem/dcache/original_addr_reg[22]}} {mem/dcache/tag[15]} {mem/dcache/original_addr[22]}} {{mem/dcache/tag_reg[16]} {{merged with mem/dcache/original_addr_reg[23]}} {mem/dcache/tag[16]} {mem/dcache/original_addr[23]}} {{mem/dcache/tag_reg[17]} {{merged with mem/dcache/original_addr_reg[24]}} {mem/dcache/tag[17]} {mem/dcache/original_addr[24]}} {{mem/dcache/tag_reg[18]} {{merged with mem/dcache/original_addr_reg[25]}} {mem/dcache/tag[18]} {mem/dcache/original_addr[25]}} {{mem/dcache/tag_reg[19]} {{merged with mem/dcache/original_addr_reg[26]}} {mem/dcache/tag[19]} {mem/dcache/original_addr[26]}} {{mem/dcache/tag_reg[20]} {{merged with mem/dcache/original_addr_reg[27]}} {mem/dcache/tag[20]} {mem/dcache/original_addr[27]}} {{mem/dcache/tag_reg[21]} {{merged with mem/dcache/original_addr_reg[28]}} {mem/dcache/tag[21]} {mem/dcache/original_addr[28]}} {{mem/dcache/tag_reg[22]} {{merged with mem/dcache/original_addr_reg[29]}} {mem/dcache/tag[22]} {mem/dcache/original_addr[29]}} {{mem/dcache/tag_valid_in_reg[24]} {{merged with mem/dcache/tag_valid_in_reg[23]}} {mem/dcache/tag_valid_in[24]} {mem/dcache/tag_valid_in[23]}} {{mem/dcache/tag_valid_in_reg[25]} {{merged with mem/dcache/tag_valid_in_reg[23]}} {mem/dcache/tag_valid_in[25]} {mem/dcache/tag_valid_in[23]}} {{mem/dcache/tag_valid_in_reg[26]} {{merged with mem/dcache/tag_valid_in_reg[23]}} {mem/dcache/tag_valid_in[26]} {mem/dcache/tag_valid_in[23]}} {{mem/dcache/tag_valid_in_reg[27]} {{merged with mem/dcache/tag_valid_in_reg[23]}} {mem/dcache/tag_valid_in[27]} {mem/dcache/tag_valid_in[23]}} {{mem/dcache/tag_valid_in_reg[28]} {{merged with mem/dcache/tag_valid_in_reg[23]}} {mem/dcache/tag_valid_in[28]} {mem/dcache/tag_valid_in[23]}} {{mem/dcache/tag_valid_in_reg[29]} {{merged with mem/dcache/tag_valid_in_reg[23]}} {mem/dcache/tag_valid_in[29]} {mem/dcache/tag_valid_in[23]}} {{mem/dcache/tag_valid_in_reg[30]} {{merged with mem/dcache/tag_valid_in_reg[23]}} {mem/dcache/tag_valid_in[30]} {mem/dcache/tag_valid_in[23]}} {{mem/icache/original_addr_reg[4]} {{merged with mem/icache/index_reg[0]}} {mem/icache/original_addr[4]} {mem/icache/index[0]}} {{mem/icache/original_addr_reg[5]} {{merged with mem/icache/index_reg[1]}} {mem/icache/original_addr[5]} {mem/icache/index[1]}} {{mem/icache/original_addr_reg[6]} {{merged with mem/icache/index_reg[2]}} {mem/icache/original_addr[6]} {mem/icache/index[2]}} {{mem/icache/mask_reg[1]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[1]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[2]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[2]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[3]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[3]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[4]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[4]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[5]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[5]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[6]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[6]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[7]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[7]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[8]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[8]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[9]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[9]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[10]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[10]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[11]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[11]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[12]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[12]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[13]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[13]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[14]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[14]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[15]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[15]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[16]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[16]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[17]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[17]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[18]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[18]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[19]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[19]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[20]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[20]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[21]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[21]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[22]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[22]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[23]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[23]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[24]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[24]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[25]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[25]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[26]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[26]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[27]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[27]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[28]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[28]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[29]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[29]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[30]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[30]} {mem/icache/mask[0]}} {{mem/icache/mask_reg[31]} {{merged with mem/icache/mask_reg[0]}} {mem/icache/mask[31]} {mem/icache/mask[0]}} {{mem/icache/original_addr_reg[0]} {{merged with mem/icache/offset_reg[0]}} {mem/icache/original_addr[0]} {mem/icache/offset[0]}} {{mem/icache/original_addr_reg[1]} {{merged with mem/icache/offset_reg[1]}} {mem/icache/original_addr[1]} {mem/icache/offset[1]}} {{mem/icache/original_addr_reg[2]} {{merged with mem/icache/offset_reg[2]}} {mem/icache/original_addr[2]} {mem/icache/offset[2]}} {{mem/icache/original_addr_reg[3]} {{merged with mem/icache/offset_reg[3]}} {mem/icache/original_addr[3]} {mem/icache/offset[3]}} {{mem/icache/tag_reg[0]} {{merged with mem/icache/original_addr_reg[7]}} {mem/icache/tag[0]} {mem/icache/original_addr[7]}} {{mem/icache/tag_reg[1]} {{merged with mem/icache/original_addr_reg[8]}} {mem/icache/tag[1]} {mem/icache/original_addr[8]}} {{mem/icache/tag_reg[2]} {{merged with mem/icache/original_addr_reg[9]}} {mem/icache/tag[2]} {mem/icache/original_addr[9]}} {{mem/icache/tag_reg[3]} {{merged with mem/icache/original_addr_reg[10]}} {mem/icache/tag[3]} {mem/icache/original_addr[10]}} {{mem/icache/tag_reg[4]} {{merged with mem/icache/original_addr_reg[11]}} {mem/icache/tag[4]} {mem/icache/original_addr[11]}} {{mem/icache/tag_reg[5]} {{merged with mem/icache/original_addr_reg[12]}} {mem/icache/tag[5]} {mem/icache/original_addr[12]}} {{mem/icache/tag_reg[6]} {{merged with mem/icache/original_addr_reg[13]}} {mem/icache/tag[6]} {mem/icache/original_addr[13]}} {{mem/icache/tag_reg[7]} {{merged with mem/icache/original_addr_reg[14]}} {mem/icache/tag[7]} {mem/icache/original_addr[14]}} {{mem/icache/tag_reg[8]} {{merged with mem/icache/original_addr_reg[15]}} {mem/icache/tag[8]} {mem/icache/original_addr[15]}} {{mem/icache/tag_reg[9]} {{merged with mem/icache/original_addr_reg[16]}} {mem/icache/tag[9]} {mem/icache/original_addr[16]}} {{mem/icache/tag_reg[10]} {{merged with mem/icache/original_addr_reg[17]}} {mem/icache/tag[10]} {mem/icache/original_addr[17]}} {{mem/icache/tag_reg[11]} {{merged with mem/icache/original_addr_reg[18]}} {mem/icache/tag[11]} {mem/icache/original_addr[18]}} {{mem/icache/tag_reg[12]} {{merged with mem/icache/original_addr_reg[19]}} {mem/icache/tag[12]} {mem/icache/original_addr[19]}} {{mem/icache/tag_reg[13]} {{merged with mem/icache/original_addr_reg[20]}} {mem/icache/tag[13]} {mem/icache/original_addr[20]}} {{mem/icache/tag_reg[14]} {{merged with mem/icache/original_addr_reg[21]}} {mem/icache/tag[14]} {mem/icache/original_addr[21]}} {{mem/icache/tag_reg[15]} {{merged with mem/icache/original_addr_reg[22]}} {mem/icache/tag[15]} {mem/icache/original_addr[22]}} {{mem/icache/tag_reg[16]} {{merged with mem/icache/original_addr_reg[23]}} {mem/icache/tag[16]} {mem/icache/original_addr[23]}} {{mem/icache/tag_reg[17]} {{merged with mem/icache/original_addr_reg[24]}} {mem/icache/tag[17]} {mem/icache/original_addr[24]}} {{mem/icache/tag_reg[18]} {{merged with mem/icache/original_addr_reg[25]}} {mem/icache/tag[18]} {mem/icache/original_addr[25]}} {{mem/icache/tag_reg[19]} {{merged with mem/icache/original_addr_reg[26]}} {mem/icache/tag[19]} {mem/icache/original_addr[26]}} {{mem/icache/tag_reg[20]} {{merged with mem/icache/original_addr_reg[27]}} {mem/icache/tag[20]} {mem/icache/original_addr[27]}} {{mem/icache/tag_reg[21]} {{merged with mem/icache/original_addr_reg[28]}} {mem/icache/tag[21]} {mem/icache/original_addr[28]}} {{mem/icache/tag_reg[22]} {{merged with mem/icache/original_addr_reg[29]}} {mem/icache/tag[22]} {mem/icache/original_addr[29]}} {{mem/icache/tag_valid_in_reg[24]} {{merged with mem/icache/tag_valid_in_reg[23]}} {mem/icache/tag_valid_in[24]} {mem/icache/tag_valid_in[23]}} {{mem/icache/tag_valid_in_reg[25]} {{merged with mem/icache/tag_valid_in_reg[23]}} {mem/icache/tag_valid_in[25]} {mem/icache/tag_valid_in[23]}} {{mem/icache/tag_valid_in_reg[26]} {{merged with mem/icache/tag_valid_in_reg[23]}} {mem/icache/tag_valid_in[26]} {mem/icache/tag_valid_in[23]}} {{mem/icache/tag_valid_in_reg[27]} {{merged with mem/icache/tag_valid_in_reg[23]}} {mem/icache/tag_valid_in[27]} {mem/icache/tag_valid_in[23]}} {{mem/icache/tag_valid_in_reg[28]} {{merged with mem/icache/tag_valid_in_reg[23]}} {mem/icache/tag_valid_in[28]} {mem/icache/tag_valid_in[23]}} {{mem/icache/tag_valid_in_reg[29]} {{merged with mem/icache/tag_valid_in_reg[23]}} {mem/icache/tag_valid_in[29]} {mem/icache/tag_valid_in[23]}} {{mem/icache/tag_valid_in_reg[30]} {{merged with mem/icache/tag_valid_in_reg[23]}} {mem/icache/tag_valid_in[30]} {mem/icache/tag_valid_in[23]}} {{cpu/s2_to_s3_inst/register_reg[15]} unloaded {cpu/s2_to_s3_inst/register[15]}} {{cpu/s2_to_s3_inst/register_reg[16]} unloaded {cpu/s2_to_s3_inst/register[16]}} {{cpu/s2_to_s3_inst/register_reg[17]} unloaded {cpu/s2_to_s3_inst/register[17]}} {{cpu/s2_to_s3_inst/register_reg[18]} unloaded {cpu/s2_to_s3_inst/register[18]}} {{cpu/s2_to_s3_inst/register_reg[19]} unloaded {cpu/s2_to_s3_inst/register[19]}} {{cpu/s2_to_s3_inst/register_reg[20]} unloaded {cpu/s2_to_s3_inst/register[20]}} {{cpu/s2_to_s3_inst/register_reg[21]} unloaded {cpu/s2_to_s3_inst/register[21]}} {{cpu/s2_to_s3_inst/register_reg[22]} unloaded {cpu/s2_to_s3_inst/register[22]}} {{cpu/s2_to_s3_inst/register_reg[23]} unloaded {cpu/s2_to_s3_inst/register[23]}} {{cpu/s2_to_s3_inst/register_reg[24]} unloaded {cpu/s2_to_s3_inst/register[24]}} {{cpu/s2_to_s3_inst/register_reg[25]} unloaded {cpu/s2_to_s3_inst/register[25]}} {{cpu/s2_to_s3_inst/register_reg[26]} unloaded {cpu/s2_to_s3_inst/register[26]}} {{cpu/s2_to_s3_inst/register_reg[27]} unloaded {cpu/s2_to_s3_inst/register[27]}} {{cpu/s2_to_s3_inst/register_reg[28]} unloaded {cpu/s2_to_s3_inst/register[28]}} {{cpu/s2_to_s3_inst/register_reg[29]} unloaded {cpu/s2_to_s3_inst/register[29]}} {{cpu/s2_to_s3_inst/register_reg[30]} unloaded {cpu/s2_to_s3_inst/register[30]}} {{cpu/s2_to_s3_inst/register_reg[31]} unloaded {cpu/s2_to_s3_inst/register[31]}} {{mem/icache/mask_reg[0]} {{constant 0}} {mem/icache/mask[0]}} {{mem/icache/tag_valid_addr_reg[3]} {{constant 0}} {mem/icache/tag_valid_addr[3]}} {{mem/icache/tag_valid_in_reg[23]} {{constant 0}} {mem/icache/tag_valid_in[23]}} {{mem/icache/tag_valid_in_reg[31]} {{constant 1}} {mem/icache/tag_valid_in[31]}} {{mem/dcache/tag_valid_addr_reg[3]} {{constant 0}} {mem/dcache/tag_valid_addr[3]}} {{mem/dcache/tag_valid_in_reg[23]} {{constant 0}} {mem/dcache/tag_valid_in[23]}} {{mem/dcache/tag_valid_in_reg[31]} {{constant 1}} {mem/dcache/tag_valid_in[31]}}}
set_db -quiet design:riscv_top .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 60471} {cell_count 11626} {utilization  0.00} {runtime 27 61 29 74} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 61755} {cell_count 15961} {utilization  0.00} {runtime 45 112 58 138} }{second_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 61740} {cell_count 15945} {utilization  0.00} {runtime 13 134 25 173} }{reify {wns 65} {tns 0} {vep 0} {area 58082} {cell_count 9234} {utilization  0.00} {runtime 59 193 102 276} }{global_incr_map {wns 3} {tns 0} {vep 0} {area 56934} {cell_count 8218} {utilization  0.00} {runtime 22 216 23 300} }}
set_db -quiet design:riscv_top .seq_mbci_coverage 0.0
set_db -quiet design:riscv_top .hdl_user_name riscv_top
set_db -quiet design:riscv_top .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALU.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Memory151.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Riscv151.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/riscv_arbiter.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/riscv_top.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ImmediateGenerator.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BranchComparator.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Adder.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ASel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ASelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BrUn.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/CSR.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/CSRSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data1Sel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data2Sel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/DataSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ImmSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/LdSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/LdSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/MemRW.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/NOPSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/NOPSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCAddSignal.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCFour.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/RegFile.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/RegWEn.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Stage1Module.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Stage2Module.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Stage3Module.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/StoreSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/StoreSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/WBSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/WBSelMux.v} {} {}}}
set_db -quiet design:riscv_top .verification_directory fv/riscv_top
set_db -quiet design:riscv_top .seq_reason_deleted {{{mem/icache/mem_req_data_bits_reg[0]} unloaded} {{mem/icache/mem_req_data_bits_reg[1]} unloaded} {{mem/icache/mem_req_data_bits_reg[2]} unloaded} {{mem/icache/mem_req_data_bits_reg[3]} unloaded} {{mem/icache/mem_req_data_bits_reg[4]} unloaded} {{mem/icache/mem_req_data_bits_reg[5]} unloaded} {{mem/icache/mem_req_data_bits_reg[6]} unloaded} {{mem/icache/mem_req_data_bits_reg[7]} unloaded} {{mem/icache/mem_req_data_bits_reg[8]} unloaded} {{mem/icache/mem_req_data_bits_reg[9]} unloaded} {{mem/icache/mem_req_data_bits_reg[10]} unloaded} {{mem/icache/mem_req_data_bits_reg[11]} unloaded} {{mem/icache/mem_req_data_bits_reg[12]} unloaded} {{mem/icache/mem_req_data_bits_reg[13]} unloaded} {{mem/icache/mem_req_data_bits_reg[14]} unloaded} {{mem/icache/mem_req_data_bits_reg[15]} unloaded} {{mem/icache/mem_req_data_bits_reg[16]} unloaded} {{mem/icache/mem_req_data_bits_reg[17]} unloaded} {{mem/icache/mem_req_data_bits_reg[18]} unloaded} {{mem/icache/mem_req_data_bits_reg[19]} unloaded} {{mem/icache/mem_req_data_bits_reg[20]} unloaded} {{mem/icache/mem_req_data_bits_reg[21]} unloaded} {{mem/icache/mem_req_data_bits_reg[22]} unloaded} {{mem/icache/mem_req_data_bits_reg[23]} unloaded} {{mem/icache/mem_req_data_bits_reg[24]} unloaded} {{mem/icache/mem_req_data_bits_reg[25]} unloaded} {{mem/icache/mem_req_data_bits_reg[26]} unloaded} {{mem/icache/mem_req_data_bits_reg[27]} unloaded} {{mem/icache/mem_req_data_bits_reg[28]} unloaded} {{mem/icache/mem_req_data_bits_reg[29]} unloaded} {{mem/icache/mem_req_data_bits_reg[30]} unloaded} {{mem/icache/mem_req_data_bits_reg[31]} unloaded} {{mem/icache/mem_req_data_bits_reg[32]} unloaded} {{mem/icache/mem_req_data_bits_reg[33]} unloaded} {{mem/icache/mem_req_data_bits_reg[34]} unloaded} {{mem/icache/mem_req_data_bits_reg[35]} unloaded} {{mem/icache/mem_req_data_bits_reg[36]} unloaded} {{mem/icache/mem_req_data_bits_reg[37]} unloaded} {{mem/icache/mem_req_data_bits_reg[38]} unloaded} {{mem/icache/mem_req_data_bits_reg[39]} unloaded} {{mem/icache/mem_req_data_bits_reg[40]} unloaded} {{mem/icache/mem_req_data_bits_reg[41]} unloaded} {{mem/icache/mem_req_data_bits_reg[42]} unloaded} {{mem/icache/mem_req_data_bits_reg[43]} unloaded} {{mem/icache/mem_req_data_bits_reg[44]} unloaded} {{mem/icache/mem_req_data_bits_reg[45]} unloaded} {{mem/icache/mem_req_data_bits_reg[46]} unloaded} {{mem/icache/mem_req_data_bits_reg[47]} unloaded} {{mem/icache/mem_req_data_bits_reg[48]} unloaded} {{mem/icache/mem_req_data_bits_reg[49]} unloaded} {{mem/icache/mem_req_data_bits_reg[50]} unloaded} {{mem/icache/mem_req_data_bits_reg[51]} unloaded} {{mem/icache/mem_req_data_bits_reg[52]} unloaded} {{mem/icache/mem_req_data_bits_reg[53]} unloaded} {{mem/icache/mem_req_data_bits_reg[54]} unloaded} {{mem/icache/mem_req_data_bits_reg[55]} unloaded} {{mem/icache/mem_req_data_bits_reg[56]} unloaded} {{mem/icache/mem_req_data_bits_reg[57]} unloaded} {{mem/icache/mem_req_data_bits_reg[58]} unloaded} {{mem/icache/mem_req_data_bits_reg[59]} unloaded} {{mem/icache/mem_req_data_bits_reg[60]} unloaded} {{mem/icache/mem_req_data_bits_reg[61]} unloaded} {{mem/icache/mem_req_data_bits_reg[62]} unloaded} {{mem/icache/mem_req_data_bits_reg[63]} unloaded} {{mem/icache/mem_req_data_bits_reg[64]} unloaded} {{mem/icache/mem_req_data_bits_reg[65]} unloaded} {{mem/icache/mem_req_data_bits_reg[66]} unloaded} {{mem/icache/mem_req_data_bits_reg[67]} unloaded} {{mem/icache/mem_req_data_bits_reg[68]} unloaded} {{mem/icache/mem_req_data_bits_reg[69]} unloaded} {{mem/icache/mem_req_data_bits_reg[70]} unloaded} {{mem/icache/mem_req_data_bits_reg[71]} unloaded} {{mem/icache/mem_req_data_bits_reg[72]} unloaded} {{mem/icache/mem_req_data_bits_reg[73]} unloaded} {{mem/icache/mem_req_data_bits_reg[74]} unloaded} {{mem/icache/mem_req_data_bits_reg[75]} unloaded} {{mem/icache/mem_req_data_bits_reg[76]} unloaded} {{mem/icache/mem_req_data_bits_reg[77]} unloaded} {{mem/icache/mem_req_data_bits_reg[78]} unloaded} {{mem/icache/mem_req_data_bits_reg[79]} unloaded} {{mem/icache/mem_req_data_bits_reg[80]} unloaded} {{mem/icache/mem_req_data_bits_reg[81]} unloaded} {{mem/icache/mem_req_data_bits_reg[82]} unloaded} {{mem/icache/mem_req_data_bits_reg[83]} unloaded} {{mem/icache/mem_req_data_bits_reg[84]} unloaded} {{mem/icache/mem_req_data_bits_reg[85]} unloaded} {{mem/icache/mem_req_data_bits_reg[86]} unloaded} {{mem/icache/mem_req_data_bits_reg[87]} unloaded} {{mem/icache/mem_req_data_bits_reg[88]} unloaded} {{mem/icache/mem_req_data_bits_reg[89]} unloaded} {{mem/icache/mem_req_data_bits_reg[90]} unloaded} {{mem/icache/mem_req_data_bits_reg[91]} unloaded} {{mem/icache/mem_req_data_bits_reg[92]} unloaded} {{mem/icache/mem_req_data_bits_reg[93]} unloaded} {{mem/icache/mem_req_data_bits_reg[94]} unloaded} {{mem/icache/mem_req_data_bits_reg[95]} unloaded} {{mem/icache/mem_req_data_bits_reg[96]} unloaded} {{mem/icache/mem_req_data_bits_reg[97]} unloaded} {{mem/icache/mem_req_data_bits_reg[98]} unloaded} {{mem/icache/mem_req_data_bits_reg[99]} unloaded} {{mem/icache/mem_req_data_bits_reg[100]} unloaded} {{mem/icache/mem_req_data_bits_reg[101]} unloaded} {{mem/icache/mem_req_data_bits_reg[102]} unloaded} {{mem/icache/mem_req_data_bits_reg[103]} unloaded} {{mem/icache/mem_req_data_bits_reg[104]} unloaded} {{mem/icache/mem_req_data_bits_reg[105]} unloaded} {{mem/icache/mem_req_data_bits_reg[106]} unloaded} {{mem/icache/mem_req_data_bits_reg[107]} unloaded} {{mem/icache/mem_req_data_bits_reg[108]} unloaded} {{mem/icache/mem_req_data_bits_reg[109]} unloaded} {{mem/icache/mem_req_data_bits_reg[110]} unloaded} {{mem/icache/mem_req_data_bits_reg[111]} unloaded} {{mem/icache/mem_req_data_bits_reg[112]} unloaded} {{mem/icache/mem_req_data_bits_reg[113]} unloaded} {{mem/icache/mem_req_data_bits_reg[114]} unloaded} {{mem/icache/mem_req_data_bits_reg[115]} unloaded} {{mem/icache/mem_req_data_bits_reg[116]} unloaded} {{mem/icache/mem_req_data_bits_reg[117]} unloaded} {{mem/icache/mem_req_data_bits_reg[118]} unloaded} {{mem/icache/mem_req_data_bits_reg[119]} unloaded} {{mem/icache/mem_req_data_bits_reg[120]} unloaded} {{mem/icache/mem_req_data_bits_reg[121]} unloaded} {{mem/icache/mem_req_data_bits_reg[122]} unloaded} {{mem/icache/mem_req_data_bits_reg[123]} unloaded} {{mem/icache/mem_req_data_bits_reg[124]} unloaded} {{mem/icache/mem_req_data_bits_reg[125]} unloaded} {{mem/icache/mem_req_data_bits_reg[126]} unloaded} {{mem/icache/mem_req_data_bits_reg[127]} unloaded} {{mem/icache/mem_req_data_mask_reg[0]} unloaded} {{mem/icache/mem_req_data_mask_reg[1]} unloaded} {{mem/icache/mem_req_data_mask_reg[2]} unloaded} {{mem/icache/mem_req_data_mask_reg[3]} unloaded} {{mem/icache/mem_req_data_mask_reg[4]} unloaded} {{mem/icache/mem_req_data_mask_reg[5]} unloaded} {{mem/icache/mem_req_data_mask_reg[6]} unloaded} {{mem/icache/mem_req_data_mask_reg[7]} unloaded} {{mem/icache/mem_req_data_mask_reg[8]} unloaded} {{mem/icache/mem_req_data_mask_reg[9]} unloaded} {{mem/icache/mem_req_data_mask_reg[10]} unloaded} {{mem/icache/mem_req_data_mask_reg[11]} unloaded} {{mem/icache/mem_req_data_mask_reg[12]} unloaded} {{mem/icache/mem_req_data_mask_reg[13]} unloaded} {{mem/icache/mem_req_data_mask_reg[14]} unloaded} {{mem/icache/mem_req_data_mask_reg[15]} unloaded} {mem/icache/mem_req_data_valid_reg unloaded} {mem/icache/mem_req_rw_reg unloaded} {{cpu/stage1/regfile/mem_reg[0][0]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][1]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][2]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][3]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][4]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][5]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][6]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][7]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][8]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][9]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][10]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][11]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][12]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][13]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][14]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][15]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][16]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][17]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][18]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][19]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][20]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][21]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][22]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][23]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][24]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][25]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][26]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][27]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][28]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][29]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][30]} {{constant 0}}} {{cpu/stage1/regfile/mem_reg[0][31]} {{constant 0}}} {{mem/dcache/original_addr_reg[4]} {{merged with mem/dcache/index_reg[0]}}} {{mem/dcache/original_addr_reg[5]} {{merged with mem/dcache/index_reg[1]}}} {{mem/dcache/original_addr_reg[6]} {{merged with mem/dcache/index_reg[2]}}} {{mem/dcache/mask_reg[1]} {{merged with mem/dcache/mask_reg[0]}}} {{mem/dcache/mask_reg[2]} {{merged with mem/dcache/mask_reg[0]}}} {{mem/dcache/mask_reg[3]} {{merged with mem/dcache/mask_reg[0]}}} {{mem/dcache/mask_reg[4]} {{merged with mem/dcache/mask_reg[0]}}} {{mem/dcache/mask_reg[5]} {{merged with mem/dcache/mask_reg[0]}}} {{mem/dcache/mask_reg[6]} {{merged with mem/dcache/mask_reg[0]}}} {{mem/dcache/mask_reg[7]} {{merged with mem/dcache/mask_reg[0]}}} {{mem/dcache/mask_reg[9]} {{merged with mem/dcache/mask_reg[8]}}} {{mem/dcache/mask_reg[10]} {{merged with mem/dcache/mask_reg[8]}}} {{mem/dcache/mask_reg[11]} {{merged with mem/dcache/mask_reg[8]}}} {{mem/dcache/mask_reg[12]} {{merged with mem/dcache/mask_reg[8]}}} {{mem/dcache/mask_reg[13]} {{merged with mem/dcache/mask_reg[8]}}} {{mem/dcache/mask_reg[14]} {{merged with mem/dcache/mask_reg[8]}}} {{mem/dcache/mask_reg[15]} {{merged with mem/dcache/mask_reg[8]}}} {{mem/dcache/mask_reg[17]} {{merged with mem/dcache/mask_reg[16]}}} {{mem/dcache/mask_reg[18]} {{merged with mem/dcache/mask_reg[16]}}} {{mem/dcache/mask_reg[19]} {{merged with mem/dcache/mask_reg[16]}}} {{mem/dcache/mask_reg[20]} {{merged with mem/dcache/mask_reg[16]}}} {{mem/dcache/mask_reg[21]} {{merged with mem/dcache/mask_reg[16]}}} {{mem/dcache/mask_reg[22]} {{merged with mem/dcache/mask_reg[16]}}} {{mem/dcache/mask_reg[23]} {{merged with mem/dcache/mask_reg[16]}}} {{mem/dcache/mask_reg[25]} {{merged with mem/dcache/mask_reg[24]}}} {{mem/dcache/mask_reg[26]} {{merged with mem/dcache/mask_reg[24]}}} {{mem/dcache/mask_reg[27]} {{merged with mem/dcache/mask_reg[24]}}} {{mem/dcache/mask_reg[28]} {{merged with mem/dcache/mask_reg[24]}}} {{mem/dcache/mask_reg[29]} {{merged with mem/dcache/mask_reg[24]}}} {{mem/dcache/mask_reg[30]} {{merged with mem/dcache/mask_reg[24]}}} {{mem/dcache/mask_reg[31]} {{merged with mem/dcache/mask_reg[24]}}} {{mem/dcache/original_addr_reg[0]} {{merged with mem/dcache/offset_reg[0]}}} {{mem/dcache/original_addr_reg[1]} {{merged with mem/dcache/offset_reg[1]}}} {{mem/dcache/original_addr_reg[2]} {{merged with mem/dcache/offset_reg[2]}}} {{mem/dcache/original_addr_reg[3]} {{merged with mem/dcache/offset_reg[3]}}} {{mem/dcache/tag_reg[0]} {{merged with mem/dcache/original_addr_reg[7]}}} {{mem/dcache/tag_reg[1]} {{merged with mem/dcache/original_addr_reg[8]}}} {{mem/dcache/tag_reg[2]} {{merged with mem/dcache/original_addr_reg[9]}}} {{mem/dcache/tag_reg[3]} {{merged with mem/dcache/original_addr_reg[10]}}} {{mem/dcache/tag_reg[4]} {{merged with mem/dcache/original_addr_reg[11]}}} {{mem/dcache/tag_reg[5]} {{merged with mem/dcache/original_addr_reg[12]}}} {{mem/dcache/tag_reg[6]} {{merged with mem/dcache/original_addr_reg[13]}}} {{mem/dcache/tag_reg[7]} {{merged with mem/dcache/original_addr_reg[14]}}} {{mem/dcache/tag_reg[8]} {{merged with mem/dcache/original_addr_reg[15]}}} {{mem/dcache/tag_reg[9]} {{merged with mem/dcache/original_addr_reg[16]}}} {{mem/dcache/tag_reg[10]} {{merged with mem/dcache/original_addr_reg[17]}}} {{mem/dcache/tag_reg[11]} {{merged with mem/dcache/original_addr_reg[18]}}} {{mem/dcache/tag_reg[12]} {{merged with mem/dcache/original_addr_reg[19]}}} {{mem/dcache/tag_reg[13]} {{merged with mem/dcache/original_addr_reg[20]}}} {{mem/dcache/tag_reg[14]} {{merged with mem/dcache/original_addr_reg[21]}}} {{mem/dcache/tag_reg[15]} {{merged with mem/dcache/original_addr_reg[22]}}} {{mem/dcache/tag_reg[16]} {{merged with mem/dcache/original_addr_reg[23]}}} {{mem/dcache/tag_reg[17]} {{merged with mem/dcache/original_addr_reg[24]}}} {{mem/dcache/tag_reg[18]} {{merged with mem/dcache/original_addr_reg[25]}}} {{mem/dcache/tag_reg[19]} {{merged with mem/dcache/original_addr_reg[26]}}} {{mem/dcache/tag_reg[20]} {{merged with mem/dcache/original_addr_reg[27]}}} {{mem/dcache/tag_reg[21]} {{merged with mem/dcache/original_addr_reg[28]}}} {{mem/dcache/tag_reg[22]} {{merged with mem/dcache/original_addr_reg[29]}}} {{mem/dcache/tag_valid_in_reg[24]} {{merged with mem/dcache/tag_valid_in_reg[23]}}} {{mem/dcache/tag_valid_in_reg[25]} {{merged with mem/dcache/tag_valid_in_reg[23]}}} {{mem/dcache/tag_valid_in_reg[26]} {{merged with mem/dcache/tag_valid_in_reg[23]}}} {{mem/dcache/tag_valid_in_reg[27]} {{merged with mem/dcache/tag_valid_in_reg[23]}}} {{mem/dcache/tag_valid_in_reg[28]} {{merged with mem/dcache/tag_valid_in_reg[23]}}} {{mem/dcache/tag_valid_in_reg[29]} {{merged with mem/dcache/tag_valid_in_reg[23]}}} {{mem/dcache/tag_valid_in_reg[30]} {{merged with mem/dcache/tag_valid_in_reg[23]}}} {{mem/icache/original_addr_reg[4]} {{merged with mem/icache/index_reg[0]}}} {{mem/icache/original_addr_reg[5]} {{merged with mem/icache/index_reg[1]}}} {{mem/icache/original_addr_reg[6]} {{merged with mem/icache/index_reg[2]}}} {{mem/icache/mask_reg[1]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[2]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[3]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[4]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[5]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[6]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[7]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[8]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[9]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[10]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[11]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[12]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[13]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[14]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[15]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[16]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[17]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[18]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[19]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[20]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[21]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[22]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[23]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[24]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[25]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[26]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[27]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[28]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[29]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[30]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/mask_reg[31]} {{merged with mem/icache/mask_reg[0]}}} {{mem/icache/original_addr_reg[0]} {{merged with mem/icache/offset_reg[0]}}} {{mem/icache/original_addr_reg[1]} {{merged with mem/icache/offset_reg[1]}}} {{mem/icache/original_addr_reg[2]} {{merged with mem/icache/offset_reg[2]}}} {{mem/icache/original_addr_reg[3]} {{merged with mem/icache/offset_reg[3]}}} {{mem/icache/tag_reg[0]} {{merged with mem/icache/original_addr_reg[7]}}} {{mem/icache/tag_reg[1]} {{merged with mem/icache/original_addr_reg[8]}}} {{mem/icache/tag_reg[2]} {{merged with mem/icache/original_addr_reg[9]}}} {{mem/icache/tag_reg[3]} {{merged with mem/icache/original_addr_reg[10]}}} {{mem/icache/tag_reg[4]} {{merged with mem/icache/original_addr_reg[11]}}} {{mem/icache/tag_reg[5]} {{merged with mem/icache/original_addr_reg[12]}}} {{mem/icache/tag_reg[6]} {{merged with mem/icache/original_addr_reg[13]}}} {{mem/icache/tag_reg[7]} {{merged with mem/icache/original_addr_reg[14]}}} {{mem/icache/tag_reg[8]} {{merged with mem/icache/original_addr_reg[15]}}} {{mem/icache/tag_reg[9]} {{merged with mem/icache/original_addr_reg[16]}}} {{mem/icache/tag_reg[10]} {{merged with mem/icache/original_addr_reg[17]}}} {{mem/icache/tag_reg[11]} {{merged with mem/icache/original_addr_reg[18]}}} {{mem/icache/tag_reg[12]} {{merged with mem/icache/original_addr_reg[19]}}} {{mem/icache/tag_reg[13]} {{merged with mem/icache/original_addr_reg[20]}}} {{mem/icache/tag_reg[14]} {{merged with mem/icache/original_addr_reg[21]}}} {{mem/icache/tag_reg[15]} {{merged with mem/icache/original_addr_reg[22]}}} {{mem/icache/tag_reg[16]} {{merged with mem/icache/original_addr_reg[23]}}} {{mem/icache/tag_reg[17]} {{merged with mem/icache/original_addr_reg[24]}}} {{mem/icache/tag_reg[18]} {{merged with mem/icache/original_addr_reg[25]}}} {{mem/icache/tag_reg[19]} {{merged with mem/icache/original_addr_reg[26]}}} {{mem/icache/tag_reg[20]} {{merged with mem/icache/original_addr_reg[27]}}} {{mem/icache/tag_reg[21]} {{merged with mem/icache/original_addr_reg[28]}}} {{mem/icache/tag_reg[22]} {{merged with mem/icache/original_addr_reg[29]}}} {{mem/icache/tag_valid_in_reg[24]} {{merged with mem/icache/tag_valid_in_reg[23]}}} {{mem/icache/tag_valid_in_reg[25]} {{merged with mem/icache/tag_valid_in_reg[23]}}} {{mem/icache/tag_valid_in_reg[26]} {{merged with mem/icache/tag_valid_in_reg[23]}}} {{mem/icache/tag_valid_in_reg[27]} {{merged with mem/icache/tag_valid_in_reg[23]}}} {{mem/icache/tag_valid_in_reg[28]} {{merged with mem/icache/tag_valid_in_reg[23]}}} {{mem/icache/tag_valid_in_reg[29]} {{merged with mem/icache/tag_valid_in_reg[23]}}} {{mem/icache/tag_valid_in_reg[30]} {{merged with mem/icache/tag_valid_in_reg[23]}}} {{cpu/s2_to_s3_inst/register_reg[15]} unloaded} {{cpu/s2_to_s3_inst/register_reg[16]} unloaded} {{cpu/s2_to_s3_inst/register_reg[17]} unloaded} {{cpu/s2_to_s3_inst/register_reg[18]} unloaded} {{cpu/s2_to_s3_inst/register_reg[19]} unloaded} {{cpu/s2_to_s3_inst/register_reg[20]} unloaded} {{cpu/s2_to_s3_inst/register_reg[21]} unloaded} {{cpu/s2_to_s3_inst/register_reg[22]} unloaded} {{cpu/s2_to_s3_inst/register_reg[23]} unloaded} {{cpu/s2_to_s3_inst/register_reg[24]} unloaded} {{cpu/s2_to_s3_inst/register_reg[25]} unloaded} {{cpu/s2_to_s3_inst/register_reg[26]} unloaded} {{cpu/s2_to_s3_inst/register_reg[27]} unloaded} {{cpu/s2_to_s3_inst/register_reg[28]} unloaded} {{cpu/s2_to_s3_inst/register_reg[29]} unloaded} {{cpu/s2_to_s3_inst/register_reg[30]} unloaded} {{cpu/s2_to_s3_inst/register_reg[31]} unloaded} {{mem/icache/mask_reg[0]} {{constant 0}}} {{mem/icache/tag_valid_addr_reg[3]} {{constant 0}}} {{mem/icache/tag_valid_in_reg[23]} {{constant 0}}} {{mem/icache/tag_valid_in_reg[31]} {{constant 1}}} {{mem/dcache/tag_valid_addr_reg[3]} {{constant 0}}} {{mem/dcache/tag_valid_in_reg[23]} {{constant 0}}} {{mem/dcache/tag_valid_in_reg[31]} {{constant 1}}}}
set_db -quiet design:riscv_top .lp_clock_gating_min_flops 3
set_db -quiet design:riscv_top .lp_clock_gating_max_flops inf
set_db -quiet port:riscv_top/clk .original_name clk
set_db -quiet port:riscv_top/reset .original_name reset
set_db -quiet port:riscv_top/mem_req_ready .original_name mem_req_ready
set_db -quiet port:riscv_top/mem_req_data_ready .original_name mem_req_data_ready
set_db -quiet port:riscv_top/mem_resp_valid .original_name mem_resp_valid
set_db -quiet {port:riscv_top/mem_resp_tag[4]} .original_name {mem_resp_tag[4]}
set_db -quiet {port:riscv_top/mem_resp_tag[3]} .original_name {mem_resp_tag[3]}
set_db -quiet {port:riscv_top/mem_resp_tag[2]} .original_name {mem_resp_tag[2]}
set_db -quiet {port:riscv_top/mem_resp_tag[1]} .original_name {mem_resp_tag[1]}
set_db -quiet {port:riscv_top/mem_resp_tag[0]} .original_name {mem_resp_tag[0]}
set_db -quiet {port:riscv_top/mem_resp_data[127]} .original_name {mem_resp_data[127]}
set_db -quiet {port:riscv_top/mem_resp_data[126]} .original_name {mem_resp_data[126]}
set_db -quiet {port:riscv_top/mem_resp_data[125]} .original_name {mem_resp_data[125]}
set_db -quiet {port:riscv_top/mem_resp_data[124]} .original_name {mem_resp_data[124]}
set_db -quiet {port:riscv_top/mem_resp_data[123]} .original_name {mem_resp_data[123]}
set_db -quiet {port:riscv_top/mem_resp_data[122]} .original_name {mem_resp_data[122]}
set_db -quiet {port:riscv_top/mem_resp_data[121]} .original_name {mem_resp_data[121]}
set_db -quiet {port:riscv_top/mem_resp_data[120]} .original_name {mem_resp_data[120]}
set_db -quiet {port:riscv_top/mem_resp_data[119]} .original_name {mem_resp_data[119]}
set_db -quiet {port:riscv_top/mem_resp_data[118]} .original_name {mem_resp_data[118]}
set_db -quiet {port:riscv_top/mem_resp_data[117]} .original_name {mem_resp_data[117]}
set_db -quiet {port:riscv_top/mem_resp_data[116]} .original_name {mem_resp_data[116]}
set_db -quiet {port:riscv_top/mem_resp_data[115]} .original_name {mem_resp_data[115]}
set_db -quiet {port:riscv_top/mem_resp_data[114]} .original_name {mem_resp_data[114]}
set_db -quiet {port:riscv_top/mem_resp_data[113]} .original_name {mem_resp_data[113]}
set_db -quiet {port:riscv_top/mem_resp_data[112]} .original_name {mem_resp_data[112]}
set_db -quiet {port:riscv_top/mem_resp_data[111]} .original_name {mem_resp_data[111]}
set_db -quiet {port:riscv_top/mem_resp_data[110]} .original_name {mem_resp_data[110]}
set_db -quiet {port:riscv_top/mem_resp_data[109]} .original_name {mem_resp_data[109]}
set_db -quiet {port:riscv_top/mem_resp_data[108]} .original_name {mem_resp_data[108]}
set_db -quiet {port:riscv_top/mem_resp_data[107]} .original_name {mem_resp_data[107]}
set_db -quiet {port:riscv_top/mem_resp_data[106]} .original_name {mem_resp_data[106]}
set_db -quiet {port:riscv_top/mem_resp_data[105]} .original_name {mem_resp_data[105]}
set_db -quiet {port:riscv_top/mem_resp_data[104]} .original_name {mem_resp_data[104]}
set_db -quiet {port:riscv_top/mem_resp_data[103]} .original_name {mem_resp_data[103]}
set_db -quiet {port:riscv_top/mem_resp_data[102]} .original_name {mem_resp_data[102]}
set_db -quiet {port:riscv_top/mem_resp_data[101]} .original_name {mem_resp_data[101]}
set_db -quiet {port:riscv_top/mem_resp_data[100]} .original_name {mem_resp_data[100]}
set_db -quiet {port:riscv_top/mem_resp_data[99]} .original_name {mem_resp_data[99]}
set_db -quiet {port:riscv_top/mem_resp_data[98]} .original_name {mem_resp_data[98]}
set_db -quiet {port:riscv_top/mem_resp_data[97]} .original_name {mem_resp_data[97]}
set_db -quiet {port:riscv_top/mem_resp_data[96]} .original_name {mem_resp_data[96]}
set_db -quiet {port:riscv_top/mem_resp_data[95]} .original_name {mem_resp_data[95]}
set_db -quiet {port:riscv_top/mem_resp_data[94]} .original_name {mem_resp_data[94]}
set_db -quiet {port:riscv_top/mem_resp_data[93]} .original_name {mem_resp_data[93]}
set_db -quiet {port:riscv_top/mem_resp_data[92]} .original_name {mem_resp_data[92]}
set_db -quiet {port:riscv_top/mem_resp_data[91]} .original_name {mem_resp_data[91]}
set_db -quiet {port:riscv_top/mem_resp_data[90]} .original_name {mem_resp_data[90]}
set_db -quiet {port:riscv_top/mem_resp_data[89]} .original_name {mem_resp_data[89]}
set_db -quiet {port:riscv_top/mem_resp_data[88]} .original_name {mem_resp_data[88]}
set_db -quiet {port:riscv_top/mem_resp_data[87]} .original_name {mem_resp_data[87]}
set_db -quiet {port:riscv_top/mem_resp_data[86]} .original_name {mem_resp_data[86]}
set_db -quiet {port:riscv_top/mem_resp_data[85]} .original_name {mem_resp_data[85]}
set_db -quiet {port:riscv_top/mem_resp_data[84]} .original_name {mem_resp_data[84]}
set_db -quiet {port:riscv_top/mem_resp_data[83]} .original_name {mem_resp_data[83]}
set_db -quiet {port:riscv_top/mem_resp_data[82]} .original_name {mem_resp_data[82]}
set_db -quiet {port:riscv_top/mem_resp_data[81]} .original_name {mem_resp_data[81]}
set_db -quiet {port:riscv_top/mem_resp_data[80]} .original_name {mem_resp_data[80]}
set_db -quiet {port:riscv_top/mem_resp_data[79]} .original_name {mem_resp_data[79]}
set_db -quiet {port:riscv_top/mem_resp_data[78]} .original_name {mem_resp_data[78]}
set_db -quiet {port:riscv_top/mem_resp_data[77]} .original_name {mem_resp_data[77]}
set_db -quiet {port:riscv_top/mem_resp_data[76]} .original_name {mem_resp_data[76]}
set_db -quiet {port:riscv_top/mem_resp_data[75]} .original_name {mem_resp_data[75]}
set_db -quiet {port:riscv_top/mem_resp_data[74]} .original_name {mem_resp_data[74]}
set_db -quiet {port:riscv_top/mem_resp_data[73]} .original_name {mem_resp_data[73]}
set_db -quiet {port:riscv_top/mem_resp_data[72]} .original_name {mem_resp_data[72]}
set_db -quiet {port:riscv_top/mem_resp_data[71]} .original_name {mem_resp_data[71]}
set_db -quiet {port:riscv_top/mem_resp_data[70]} .original_name {mem_resp_data[70]}
set_db -quiet {port:riscv_top/mem_resp_data[69]} .original_name {mem_resp_data[69]}
set_db -quiet {port:riscv_top/mem_resp_data[68]} .original_name {mem_resp_data[68]}
set_db -quiet {port:riscv_top/mem_resp_data[67]} .original_name {mem_resp_data[67]}
set_db -quiet {port:riscv_top/mem_resp_data[66]} .original_name {mem_resp_data[66]}
set_db -quiet {port:riscv_top/mem_resp_data[65]} .original_name {mem_resp_data[65]}
set_db -quiet {port:riscv_top/mem_resp_data[64]} .original_name {mem_resp_data[64]}
set_db -quiet {port:riscv_top/mem_resp_data[63]} .original_name {mem_resp_data[63]}
set_db -quiet {port:riscv_top/mem_resp_data[62]} .original_name {mem_resp_data[62]}
set_db -quiet {port:riscv_top/mem_resp_data[61]} .original_name {mem_resp_data[61]}
set_db -quiet {port:riscv_top/mem_resp_data[60]} .original_name {mem_resp_data[60]}
set_db -quiet {port:riscv_top/mem_resp_data[59]} .original_name {mem_resp_data[59]}
set_db -quiet {port:riscv_top/mem_resp_data[58]} .original_name {mem_resp_data[58]}
set_db -quiet {port:riscv_top/mem_resp_data[57]} .original_name {mem_resp_data[57]}
set_db -quiet {port:riscv_top/mem_resp_data[56]} .original_name {mem_resp_data[56]}
set_db -quiet {port:riscv_top/mem_resp_data[55]} .original_name {mem_resp_data[55]}
set_db -quiet {port:riscv_top/mem_resp_data[54]} .original_name {mem_resp_data[54]}
set_db -quiet {port:riscv_top/mem_resp_data[53]} .original_name {mem_resp_data[53]}
set_db -quiet {port:riscv_top/mem_resp_data[52]} .original_name {mem_resp_data[52]}
set_db -quiet {port:riscv_top/mem_resp_data[51]} .original_name {mem_resp_data[51]}
set_db -quiet {port:riscv_top/mem_resp_data[50]} .original_name {mem_resp_data[50]}
set_db -quiet {port:riscv_top/mem_resp_data[49]} .original_name {mem_resp_data[49]}
set_db -quiet {port:riscv_top/mem_resp_data[48]} .original_name {mem_resp_data[48]}
set_db -quiet {port:riscv_top/mem_resp_data[47]} .original_name {mem_resp_data[47]}
set_db -quiet {port:riscv_top/mem_resp_data[46]} .original_name {mem_resp_data[46]}
set_db -quiet {port:riscv_top/mem_resp_data[45]} .original_name {mem_resp_data[45]}
set_db -quiet {port:riscv_top/mem_resp_data[44]} .original_name {mem_resp_data[44]}
set_db -quiet {port:riscv_top/mem_resp_data[43]} .original_name {mem_resp_data[43]}
set_db -quiet {port:riscv_top/mem_resp_data[42]} .original_name {mem_resp_data[42]}
set_db -quiet {port:riscv_top/mem_resp_data[41]} .original_name {mem_resp_data[41]}
set_db -quiet {port:riscv_top/mem_resp_data[40]} .original_name {mem_resp_data[40]}
set_db -quiet {port:riscv_top/mem_resp_data[39]} .original_name {mem_resp_data[39]}
set_db -quiet {port:riscv_top/mem_resp_data[38]} .original_name {mem_resp_data[38]}
set_db -quiet {port:riscv_top/mem_resp_data[37]} .original_name {mem_resp_data[37]}
set_db -quiet {port:riscv_top/mem_resp_data[36]} .original_name {mem_resp_data[36]}
set_db -quiet {port:riscv_top/mem_resp_data[35]} .original_name {mem_resp_data[35]}
set_db -quiet {port:riscv_top/mem_resp_data[34]} .original_name {mem_resp_data[34]}
set_db -quiet {port:riscv_top/mem_resp_data[33]} .original_name {mem_resp_data[33]}
set_db -quiet {port:riscv_top/mem_resp_data[32]} .original_name {mem_resp_data[32]}
set_db -quiet {port:riscv_top/mem_resp_data[31]} .original_name {mem_resp_data[31]}
set_db -quiet {port:riscv_top/mem_resp_data[30]} .original_name {mem_resp_data[30]}
set_db -quiet {port:riscv_top/mem_resp_data[29]} .original_name {mem_resp_data[29]}
set_db -quiet {port:riscv_top/mem_resp_data[28]} .original_name {mem_resp_data[28]}
set_db -quiet {port:riscv_top/mem_resp_data[27]} .original_name {mem_resp_data[27]}
set_db -quiet {port:riscv_top/mem_resp_data[26]} .original_name {mem_resp_data[26]}
set_db -quiet {port:riscv_top/mem_resp_data[25]} .original_name {mem_resp_data[25]}
set_db -quiet {port:riscv_top/mem_resp_data[24]} .original_name {mem_resp_data[24]}
set_db -quiet {port:riscv_top/mem_resp_data[23]} .original_name {mem_resp_data[23]}
set_db -quiet {port:riscv_top/mem_resp_data[22]} .original_name {mem_resp_data[22]}
set_db -quiet {port:riscv_top/mem_resp_data[21]} .original_name {mem_resp_data[21]}
set_db -quiet {port:riscv_top/mem_resp_data[20]} .original_name {mem_resp_data[20]}
set_db -quiet {port:riscv_top/mem_resp_data[19]} .original_name {mem_resp_data[19]}
set_db -quiet {port:riscv_top/mem_resp_data[18]} .original_name {mem_resp_data[18]}
set_db -quiet {port:riscv_top/mem_resp_data[17]} .original_name {mem_resp_data[17]}
set_db -quiet {port:riscv_top/mem_resp_data[16]} .original_name {mem_resp_data[16]}
set_db -quiet {port:riscv_top/mem_resp_data[15]} .original_name {mem_resp_data[15]}
set_db -quiet {port:riscv_top/mem_resp_data[14]} .original_name {mem_resp_data[14]}
set_db -quiet {port:riscv_top/mem_resp_data[13]} .original_name {mem_resp_data[13]}
set_db -quiet {port:riscv_top/mem_resp_data[12]} .original_name {mem_resp_data[12]}
set_db -quiet {port:riscv_top/mem_resp_data[11]} .original_name {mem_resp_data[11]}
set_db -quiet {port:riscv_top/mem_resp_data[10]} .original_name {mem_resp_data[10]}
set_db -quiet {port:riscv_top/mem_resp_data[9]} .original_name {mem_resp_data[9]}
set_db -quiet {port:riscv_top/mem_resp_data[8]} .original_name {mem_resp_data[8]}
set_db -quiet {port:riscv_top/mem_resp_data[7]} .original_name {mem_resp_data[7]}
set_db -quiet {port:riscv_top/mem_resp_data[6]} .original_name {mem_resp_data[6]}
set_db -quiet {port:riscv_top/mem_resp_data[5]} .original_name {mem_resp_data[5]}
set_db -quiet {port:riscv_top/mem_resp_data[4]} .original_name {mem_resp_data[4]}
set_db -quiet {port:riscv_top/mem_resp_data[3]} .original_name {mem_resp_data[3]}
set_db -quiet {port:riscv_top/mem_resp_data[2]} .original_name {mem_resp_data[2]}
set_db -quiet {port:riscv_top/mem_resp_data[1]} .original_name {mem_resp_data[1]}
set_db -quiet {port:riscv_top/mem_resp_data[0]} .original_name {mem_resp_data[0]}
set_db -quiet port:riscv_top/mem_req_valid .external_pin_cap_min 1.0
set_db -quiet port:riscv_top/mem_req_valid .external_capacitance_max {1.0 1.0}
set_db -quiet port:riscv_top/mem_req_valid .external_capacitance_min 1.0
set_db -quiet port:riscv_top/mem_req_valid .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:riscv_top/mem_req_valid .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:riscv_top/mem_req_valid .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:riscv_top/mem_req_valid .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:riscv_top/mem_req_valid .original_name mem_req_valid
set_db -quiet port:riscv_top/mem_req_valid .external_pin_cap {1.0 1.0}
set_db -quiet port:riscv_top/mem_req_rw .external_pin_cap_min 1.0
set_db -quiet port:riscv_top/mem_req_rw .external_capacitance_max {1.0 1.0}
set_db -quiet port:riscv_top/mem_req_rw .external_capacitance_min 1.0
set_db -quiet port:riscv_top/mem_req_rw .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:riscv_top/mem_req_rw .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:riscv_top/mem_req_rw .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:riscv_top/mem_req_rw .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:riscv_top/mem_req_rw .original_name mem_req_rw
set_db -quiet port:riscv_top/mem_req_rw .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .original_name {mem_req_addr[27]}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .original_name {mem_req_addr[26]}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .original_name {mem_req_addr[25]}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .original_name {mem_req_addr[24]}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .original_name {mem_req_addr[23]}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .original_name {mem_req_addr[22]}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .original_name {mem_req_addr[21]}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .original_name {mem_req_addr[20]}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .original_name {mem_req_addr[19]}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .original_name {mem_req_addr[18]}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .original_name {mem_req_addr[17]}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .original_name {mem_req_addr[16]}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .original_name {mem_req_addr[15]}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .original_name {mem_req_addr[14]}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .original_name {mem_req_addr[13]}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .original_name {mem_req_addr[12]}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .original_name {mem_req_addr[11]}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .original_name {mem_req_addr[10]}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .original_name {mem_req_addr[9]}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .original_name {mem_req_addr[8]}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .original_name {mem_req_addr[7]}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .original_name {mem_req_addr[6]}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .original_name {mem_req_addr[5]}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .original_name {mem_req_addr[4]}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .original_name {mem_req_addr[3]}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .original_name {mem_req_addr[2]}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .original_name {mem_req_addr[1]}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .original_name {mem_req_addr[0]}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .original_name {mem_req_tag[4]}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .original_name {mem_req_tag[3]}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .original_name {mem_req_tag[2]}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .original_name {mem_req_tag[1]}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .original_name {mem_req_tag[0]}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_pin_cap {1.0 1.0}
set_db -quiet port:riscv_top/mem_req_data_valid .external_pin_cap_min 1.0
set_db -quiet port:riscv_top/mem_req_data_valid .external_capacitance_max {1.0 1.0}
set_db -quiet port:riscv_top/mem_req_data_valid .external_capacitance_min 1.0
set_db -quiet port:riscv_top/mem_req_data_valid .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:riscv_top/mem_req_data_valid .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:riscv_top/mem_req_data_valid .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:riscv_top/mem_req_data_valid .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:riscv_top/mem_req_data_valid .original_name mem_req_data_valid
set_db -quiet port:riscv_top/mem_req_data_valid .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .original_name {mem_req_data_bits[127]}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .original_name {mem_req_data_bits[126]}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .original_name {mem_req_data_bits[125]}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .original_name {mem_req_data_bits[124]}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .original_name {mem_req_data_bits[123]}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .original_name {mem_req_data_bits[122]}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .original_name {mem_req_data_bits[121]}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .original_name {mem_req_data_bits[120]}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .original_name {mem_req_data_bits[119]}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .original_name {mem_req_data_bits[118]}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .original_name {mem_req_data_bits[117]}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .original_name {mem_req_data_bits[116]}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .original_name {mem_req_data_bits[115]}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .original_name {mem_req_data_bits[114]}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .original_name {mem_req_data_bits[113]}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .original_name {mem_req_data_bits[112]}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .original_name {mem_req_data_bits[111]}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .original_name {mem_req_data_bits[110]}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .original_name {mem_req_data_bits[109]}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .original_name {mem_req_data_bits[108]}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .original_name {mem_req_data_bits[107]}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .original_name {mem_req_data_bits[106]}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .original_name {mem_req_data_bits[105]}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .original_name {mem_req_data_bits[104]}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .original_name {mem_req_data_bits[103]}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .original_name {mem_req_data_bits[102]}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .original_name {mem_req_data_bits[101]}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .original_name {mem_req_data_bits[100]}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .original_name {mem_req_data_bits[99]}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .original_name {mem_req_data_bits[98]}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .original_name {mem_req_data_bits[97]}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .original_name {mem_req_data_bits[96]}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .original_name {mem_req_data_bits[95]}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .original_name {mem_req_data_bits[94]}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .original_name {mem_req_data_bits[93]}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .original_name {mem_req_data_bits[92]}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .original_name {mem_req_data_bits[91]}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .original_name {mem_req_data_bits[90]}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .original_name {mem_req_data_bits[89]}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .original_name {mem_req_data_bits[88]}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .original_name {mem_req_data_bits[87]}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .original_name {mem_req_data_bits[86]}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .original_name {mem_req_data_bits[85]}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .original_name {mem_req_data_bits[84]}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .original_name {mem_req_data_bits[83]}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .original_name {mem_req_data_bits[82]}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .original_name {mem_req_data_bits[81]}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .original_name {mem_req_data_bits[80]}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .original_name {mem_req_data_bits[79]}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .original_name {mem_req_data_bits[78]}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .original_name {mem_req_data_bits[77]}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .original_name {mem_req_data_bits[76]}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .original_name {mem_req_data_bits[75]}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .original_name {mem_req_data_bits[74]}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .original_name {mem_req_data_bits[73]}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .original_name {mem_req_data_bits[72]}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .original_name {mem_req_data_bits[71]}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .original_name {mem_req_data_bits[70]}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .original_name {mem_req_data_bits[69]}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .original_name {mem_req_data_bits[68]}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .original_name {mem_req_data_bits[67]}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .original_name {mem_req_data_bits[66]}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .original_name {mem_req_data_bits[65]}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .original_name {mem_req_data_bits[64]}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .original_name {mem_req_data_bits[63]}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .original_name {mem_req_data_bits[62]}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .original_name {mem_req_data_bits[61]}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .original_name {mem_req_data_bits[60]}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .original_name {mem_req_data_bits[59]}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .original_name {mem_req_data_bits[58]}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .original_name {mem_req_data_bits[57]}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .original_name {mem_req_data_bits[56]}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .original_name {mem_req_data_bits[55]}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .original_name {mem_req_data_bits[54]}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .original_name {mem_req_data_bits[53]}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .original_name {mem_req_data_bits[52]}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .original_name {mem_req_data_bits[51]}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .original_name {mem_req_data_bits[50]}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .original_name {mem_req_data_bits[49]}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .original_name {mem_req_data_bits[48]}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .original_name {mem_req_data_bits[47]}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .original_name {mem_req_data_bits[46]}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .original_name {mem_req_data_bits[45]}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .original_name {mem_req_data_bits[44]}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .original_name {mem_req_data_bits[43]}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .original_name {mem_req_data_bits[42]}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .original_name {mem_req_data_bits[41]}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .original_name {mem_req_data_bits[40]}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .original_name {mem_req_data_bits[39]}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .original_name {mem_req_data_bits[38]}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .original_name {mem_req_data_bits[37]}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .original_name {mem_req_data_bits[36]}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .original_name {mem_req_data_bits[35]}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .original_name {mem_req_data_bits[34]}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .original_name {mem_req_data_bits[33]}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .original_name {mem_req_data_bits[32]}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .original_name {mem_req_data_bits[31]}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .original_name {mem_req_data_bits[30]}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .original_name {mem_req_data_bits[29]}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .original_name {mem_req_data_bits[28]}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .original_name {mem_req_data_bits[27]}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .original_name {mem_req_data_bits[26]}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .original_name {mem_req_data_bits[25]}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .original_name {mem_req_data_bits[24]}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .original_name {mem_req_data_bits[23]}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .original_name {mem_req_data_bits[22]}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .original_name {mem_req_data_bits[21]}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .original_name {mem_req_data_bits[20]}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .original_name {mem_req_data_bits[19]}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .original_name {mem_req_data_bits[18]}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .original_name {mem_req_data_bits[17]}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .original_name {mem_req_data_bits[16]}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .original_name {mem_req_data_bits[15]}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .original_name {mem_req_data_bits[14]}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .original_name {mem_req_data_bits[13]}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .original_name {mem_req_data_bits[12]}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .original_name {mem_req_data_bits[11]}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .original_name {mem_req_data_bits[10]}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .original_name {mem_req_data_bits[9]}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .original_name {mem_req_data_bits[8]}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .original_name {mem_req_data_bits[7]}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .original_name {mem_req_data_bits[6]}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .original_name {mem_req_data_bits[5]}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .original_name {mem_req_data_bits[4]}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .original_name {mem_req_data_bits[3]}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .original_name {mem_req_data_bits[2]}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .original_name {mem_req_data_bits[1]}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .original_name {mem_req_data_bits[0]}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .original_name {mem_req_data_mask[15]}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .original_name {mem_req_data_mask[14]}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .original_name {mem_req_data_mask[13]}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .original_name {mem_req_data_mask[12]}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .original_name {mem_req_data_mask[11]}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .original_name {mem_req_data_mask[10]}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .original_name {mem_req_data_mask[9]}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .original_name {mem_req_data_mask[8]}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .original_name {mem_req_data_mask[7]}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .original_name {mem_req_data_mask[6]}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .original_name {mem_req_data_mask[5]}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .original_name {mem_req_data_mask[4]}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .original_name {mem_req_data_mask[3]}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .original_name {mem_req_data_mask[2]}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .original_name {mem_req_data_mask[1]}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .original_name {mem_req_data_mask[0]}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[31]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[31]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[31]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[31]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[31]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[31]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[31]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[31]} .original_name {csr[31]}
set_db -quiet {port:riscv_top/csr[31]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[30]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[30]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[30]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[30]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[30]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[30]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[30]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[30]} .original_name {csr[30]}
set_db -quiet {port:riscv_top/csr[30]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[29]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[29]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[29]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[29]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[29]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[29]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[29]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[29]} .original_name {csr[29]}
set_db -quiet {port:riscv_top/csr[29]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[28]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[28]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[28]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[28]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[28]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[28]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[28]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[28]} .original_name {csr[28]}
set_db -quiet {port:riscv_top/csr[28]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[27]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[27]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[27]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[27]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[27]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[27]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[27]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[27]} .original_name {csr[27]}
set_db -quiet {port:riscv_top/csr[27]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[26]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[26]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[26]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[26]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[26]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[26]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[26]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[26]} .original_name {csr[26]}
set_db -quiet {port:riscv_top/csr[26]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[25]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[25]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[25]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[25]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[25]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[25]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[25]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[25]} .original_name {csr[25]}
set_db -quiet {port:riscv_top/csr[25]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[24]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[24]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[24]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[24]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[24]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[24]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[24]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[24]} .original_name {csr[24]}
set_db -quiet {port:riscv_top/csr[24]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[23]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[23]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[23]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[23]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[23]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[23]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[23]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[23]} .original_name {csr[23]}
set_db -quiet {port:riscv_top/csr[23]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[22]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[22]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[22]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[22]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[22]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[22]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[22]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[22]} .original_name {csr[22]}
set_db -quiet {port:riscv_top/csr[22]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[21]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[21]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[21]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[21]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[21]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[21]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[21]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[21]} .original_name {csr[21]}
set_db -quiet {port:riscv_top/csr[21]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[20]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[20]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[20]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[20]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[20]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[20]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[20]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[20]} .original_name {csr[20]}
set_db -quiet {port:riscv_top/csr[20]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[19]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[19]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[19]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[19]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[19]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[19]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[19]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[19]} .original_name {csr[19]}
set_db -quiet {port:riscv_top/csr[19]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[18]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[18]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[18]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[18]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[18]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[18]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[18]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[18]} .original_name {csr[18]}
set_db -quiet {port:riscv_top/csr[18]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[17]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[17]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[17]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[17]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[17]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[17]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[17]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[17]} .original_name {csr[17]}
set_db -quiet {port:riscv_top/csr[17]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[16]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[16]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[16]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[16]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[16]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[16]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[16]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[16]} .original_name {csr[16]}
set_db -quiet {port:riscv_top/csr[16]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[15]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[15]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[15]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[15]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[15]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[15]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[15]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[15]} .original_name {csr[15]}
set_db -quiet {port:riscv_top/csr[15]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[14]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[14]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[14]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[14]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[14]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[14]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[14]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[14]} .original_name {csr[14]}
set_db -quiet {port:riscv_top/csr[14]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[13]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[13]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[13]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[13]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[13]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[13]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[13]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[13]} .original_name {csr[13]}
set_db -quiet {port:riscv_top/csr[13]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[12]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[12]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[12]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[12]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[12]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[12]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[12]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[12]} .original_name {csr[12]}
set_db -quiet {port:riscv_top/csr[12]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[11]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[11]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[11]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[11]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[11]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[11]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[11]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[11]} .original_name {csr[11]}
set_db -quiet {port:riscv_top/csr[11]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[10]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[10]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[10]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[10]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[10]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[10]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[10]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[10]} .original_name {csr[10]}
set_db -quiet {port:riscv_top/csr[10]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[9]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[9]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[9]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[9]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[9]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[9]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[9]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[9]} .original_name {csr[9]}
set_db -quiet {port:riscv_top/csr[9]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[8]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[8]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[8]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[8]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[8]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[8]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[8]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[8]} .original_name {csr[8]}
set_db -quiet {port:riscv_top/csr[8]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[7]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[7]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[7]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[7]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[7]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[7]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[7]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[7]} .original_name {csr[7]}
set_db -quiet {port:riscv_top/csr[7]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[6]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[6]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[6]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[6]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[6]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[6]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[6]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[6]} .original_name {csr[6]}
set_db -quiet {port:riscv_top/csr[6]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[5]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[5]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[5]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[5]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[5]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[5]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[5]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[5]} .original_name {csr[5]}
set_db -quiet {port:riscv_top/csr[5]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[4]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[4]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[4]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[4]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[4]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[4]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[4]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[4]} .original_name {csr[4]}
set_db -quiet {port:riscv_top/csr[4]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[3]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[3]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[3]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[3]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[3]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[3]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[3]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[3]} .original_name {csr[3]}
set_db -quiet {port:riscv_top/csr[3]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[2]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[2]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[2]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[2]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[2]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[2]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[2]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[2]} .original_name {csr[2]}
set_db -quiet {port:riscv_top/csr[2]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[1]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[1]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[1]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[1]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[1]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[1]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[1]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[1]} .original_name {csr[1]}
set_db -quiet {port:riscv_top/csr[1]} .external_pin_cap {1.0 1.0}
set_db -quiet {port:riscv_top/csr[0]} .external_pin_cap_min 1.0
set_db -quiet {port:riscv_top/csr[0]} .external_capacitance_max {1.0 1.0}
set_db -quiet {port:riscv_top/csr[0]} .external_capacitance_min 1.0
set_db -quiet {port:riscv_top/csr[0]} .external_pin_cap_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[0]} .external_capacitance_min_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet {port:riscv_top/csr[0]} .external_pin_cap_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[0]} .external_capacitance_max_by_mode {{mode:riscv_top/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet {port:riscv_top/csr[0]} .original_name {csr[0]}
set_db -quiet {port:riscv_top/csr[0]} .external_pin_cap {1.0 1.0}
set_db -quiet module:riscv_top/Riscv151 .hdl_user_name Riscv151
set_db -quiet module:riscv_top/Riscv151 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALU.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Riscv151.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ImmediateGenerator.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BranchComparator.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Adder.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ASel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ASelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BrUn.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/CSR.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/CSRSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data1Sel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data2Sel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/DataSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ImmSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/LdSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/LdSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/MemRW.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/NOPSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/NOPSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCAddSignal.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCFour.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/RegFile.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/RegWEn.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Stage1Module.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Stage2Module.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Stage3Module.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/StoreSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/StoreSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/WBSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/WBSelMux.v} {} {}}}
set_db -quiet module:riscv_top/Riscv151 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Riscv151 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/FlipFlop_8_242 .hdl_user_name FlipFlop
set_db -quiet module:riscv_top/FlipFlop_8_242 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v} {} {}}}
set_db -quiet module:riscv_top/FlipFlop_8_242 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/FlipFlop_8_242 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[10]} .original_name {{cpu/s1_to_s2_imm/register[10]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[10]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[10]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[10]/QN} .original_name {cpu/s1_to_s2_imm/register[10]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[30]} .original_name {{cpu/s1_to_s2_imm/register[30]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[30]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[30]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[30]/QN} .original_name {cpu/s1_to_s2_imm/register[30]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[28]} .original_name {{cpu/s1_to_s2_imm/register[28]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[28]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[28]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[28]/QN} .original_name {cpu/s1_to_s2_imm/register[28]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[24]} .original_name {{cpu/s1_to_s2_imm/register[24]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[24]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[24]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[24]/QN} .original_name {cpu/s1_to_s2_imm/register[24]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[16]} .original_name {{cpu/s1_to_s2_imm/register[16]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[16]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[16]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[16]/QN} .original_name {cpu/s1_to_s2_imm/register[16]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[0]} .original_name {{cpu/s1_to_s2_imm/register[0]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[0]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[0]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[0]/QN} .original_name {cpu/s1_to_s2_imm/register[0]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[15]} .original_name {{cpu/s1_to_s2_imm/register[15]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[15]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[15]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[15]/QN} .original_name {cpu/s1_to_s2_imm/register[15]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[23]} .original_name {{cpu/s1_to_s2_imm/register[23]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[23]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[23]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[23]/QN} .original_name {cpu/s1_to_s2_imm/register[23]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[14]} .original_name {{cpu/s1_to_s2_imm/register[14]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[14]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[14]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[14]/QN} .original_name {cpu/s1_to_s2_imm/register[14]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[13]} .original_name {{cpu/s1_to_s2_imm/register[13]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[13]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[13]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[13]/QN} .original_name {cpu/s1_to_s2_imm/register[13]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[27]} .original_name {{cpu/s1_to_s2_imm/register[27]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[27]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[27]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[27]/QN} .original_name {cpu/s1_to_s2_imm/register[27]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[22]} .original_name {{cpu/s1_to_s2_imm/register[22]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[22]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[22]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[22]/QN} .original_name {cpu/s1_to_s2_imm/register[22]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[12]} .original_name {{cpu/s1_to_s2_imm/register[12]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[12]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[12]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[12]/QN} .original_name {cpu/s1_to_s2_imm/register[12]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[11]} .original_name {{cpu/s1_to_s2_imm/register[11]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[11]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[11]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[11]/QN} .original_name {cpu/s1_to_s2_imm/register[11]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[21]} .original_name {{cpu/s1_to_s2_imm/register[21]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[21]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[21]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[21]/QN} .original_name {cpu/s1_to_s2_imm/register[21]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[31]} .original_name {{cpu/s1_to_s2_imm/register[31]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[31]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[31]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[31]/QN} .original_name {cpu/s1_to_s2_imm/register[31]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[1]} .original_name {{cpu/s1_to_s2_imm/register[1]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[1]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[1]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[1]/QN} .original_name {cpu/s1_to_s2_imm/register[1]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[29]} .original_name {{cpu/s1_to_s2_imm/register[29]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[29]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[29]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[29]/QN} .original_name {cpu/s1_to_s2_imm/register[29]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[26]} .original_name {{cpu/s1_to_s2_imm/register[26]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[26]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[26]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[26]/QN} .original_name {cpu/s1_to_s2_imm/register[26]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[20]} .original_name {{cpu/s1_to_s2_imm/register[20]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[20]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[20]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[20]/QN} .original_name {cpu/s1_to_s2_imm/register[20]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[8]} .original_name {{cpu/s1_to_s2_imm/register[8]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[8]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[8]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[8]/QN} .original_name {cpu/s1_to_s2_imm/register[8]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[7]} .original_name {{cpu/s1_to_s2_imm/register[7]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[7]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[7]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[7]/QN} .original_name {cpu/s1_to_s2_imm/register[7]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[19]} .original_name {{cpu/s1_to_s2_imm/register[19]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[19]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[19]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[19]/QN} .original_name {cpu/s1_to_s2_imm/register[19]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[6]} .original_name {{cpu/s1_to_s2_imm/register[6]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[6]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[6]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[6]/QN} .original_name {cpu/s1_to_s2_imm/register[6]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[5]} .original_name {{cpu/s1_to_s2_imm/register[5]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[5]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[5]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[5]/QN} .original_name {cpu/s1_to_s2_imm/register[5]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[25]} .original_name {{cpu/s1_to_s2_imm/register[25]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[25]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[25]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[25]/QN} .original_name {cpu/s1_to_s2_imm/register[25]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[18]} .original_name {{cpu/s1_to_s2_imm/register[18]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[18]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[18]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[18]/QN} .original_name {cpu/s1_to_s2_imm/register[18]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[4]} .original_name {{cpu/s1_to_s2_imm/register[4]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[4]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[4]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[4]/QN} .original_name {cpu/s1_to_s2_imm/register[4]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[3]} .original_name {{cpu/s1_to_s2_imm/register[3]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[3]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[3]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[3]/QN} .original_name {cpu/s1_to_s2_imm/register[3]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[17]} .original_name {{cpu/s1_to_s2_imm/register[17]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[17]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[17]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[17]/QN} .original_name {cpu/s1_to_s2_imm/register[17]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[2]} .original_name {{cpu/s1_to_s2_imm/register[2]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[2]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[2]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[2]/QN} .original_name {cpu/s1_to_s2_imm/register[2]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[9]} .original_name {{cpu/s1_to_s2_imm/register[9]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[9]} .single_bit_orig_name {cpu/s1_to_s2_imm/register[9]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_imm/register_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_imm/register_reg[9]/QN} .original_name {cpu/s1_to_s2_imm/register[9]/q}
set_db -quiet module:riscv_top/FlipFlop_8_240 .hdl_user_name FlipFlop
set_db -quiet module:riscv_top/FlipFlop_8_240 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v} {} {}}}
set_db -quiet module:riscv_top/FlipFlop_8_240 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/FlipFlop_8_240 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_1 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_1 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_1 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_1 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[31]} .original_name {{cpu/s1_to_s2_inst/register[31]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[31]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[31]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[31]/QN} .original_name {cpu/s1_to_s2_inst/register[31]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[29]} .original_name {{cpu/s1_to_s2_inst/register[29]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[29]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[29]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[29]/QN} .original_name {cpu/s1_to_s2_inst/register[29]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[27]} .original_name {{cpu/s1_to_s2_inst/register[27]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[27]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[27]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[27]/QN} .original_name {cpu/s1_to_s2_inst/register[27]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[23]} .original_name {{cpu/s1_to_s2_inst/register[23]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[23]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[23]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[23]/QN} .original_name {cpu/s1_to_s2_inst/register[23]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[22]} .original_name {{cpu/s1_to_s2_inst/register[22]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[22]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[22]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[22]/QN} .original_name {cpu/s1_to_s2_inst/register[22]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[26]} .original_name {{cpu/s1_to_s2_inst/register[26]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[26]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[26]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[26]/QN} .original_name {cpu/s1_to_s2_inst/register[26]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[21]} .original_name {{cpu/s1_to_s2_inst/register[21]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[21]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[21]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[21]/QN} .original_name {cpu/s1_to_s2_inst/register[21]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[20]} .original_name {{cpu/s1_to_s2_inst/register[20]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[20]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[20]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[20]/QN} .original_name {cpu/s1_to_s2_inst/register[20]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[28]} .original_name {{cpu/s1_to_s2_inst/register[28]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[28]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[28]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[28]/QN} .original_name {cpu/s1_to_s2_inst/register[28]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[25]} .original_name {{cpu/s1_to_s2_inst/register[25]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[25]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[25]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[25]/QN} .original_name {cpu/s1_to_s2_inst/register[25]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[18]} .original_name {{cpu/s1_to_s2_inst/register[18]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[18]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[18]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[18]/QN} .original_name {cpu/s1_to_s2_inst/register[18]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[24]} .original_name {{cpu/s1_to_s2_inst/register[24]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[24]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[24]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[24]/QN} .original_name {cpu/s1_to_s2_inst/register[24]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[0]} .original_name {{cpu/s1_to_s2_inst/register[0]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[0]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[0]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[0]/Q} .original_name {cpu/s1_to_s2_inst/register[0]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[1]} .original_name {{cpu/s1_to_s2_inst/register[1]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[1]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[1]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[1]/Q} .original_name {cpu/s1_to_s2_inst/register[1]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[10]} .original_name {{cpu/s1_to_s2_inst/register[10]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[10]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[10]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[10]/QN} .original_name {cpu/s1_to_s2_inst/register[10]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[11]} .original_name {{cpu/s1_to_s2_inst/register[11]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[11]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[11]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[11]/QN} .original_name {cpu/s1_to_s2_inst/register[11]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[12]} .original_name {{cpu/s1_to_s2_inst/register[12]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[12]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[12]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[12]/QN} .original_name {cpu/s1_to_s2_inst/register[12]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[13]} .original_name {{cpu/s1_to_s2_inst/register[13]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[13]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[13]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[13]/QN} .original_name {cpu/s1_to_s2_inst/register[13]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[14]} .original_name {{cpu/s1_to_s2_inst/register[14]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[14]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[14]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[14]/QN} .original_name {cpu/s1_to_s2_inst/register[14]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[15]} .original_name {{cpu/s1_to_s2_inst/register[15]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[15]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[15]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[15]/QN} .original_name {cpu/s1_to_s2_inst/register[15]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[16]} .original_name {{cpu/s1_to_s2_inst/register[16]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[16]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[16]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[16]/QN} .original_name {cpu/s1_to_s2_inst/register[16]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[17]} .original_name {{cpu/s1_to_s2_inst/register[17]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[17]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[17]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[17]/QN} .original_name {cpu/s1_to_s2_inst/register[17]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[19]} .original_name {{cpu/s1_to_s2_inst/register[19]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[19]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[19]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[19]/QN} .original_name {cpu/s1_to_s2_inst/register[19]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[30]} .original_name {{cpu/s1_to_s2_inst/register[30]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[30]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[30]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[30]/QN} .original_name {cpu/s1_to_s2_inst/register[30]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[2]} .original_name {{cpu/s1_to_s2_inst/register[2]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[2]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[2]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[2]/Q} .original_name {cpu/s1_to_s2_inst/register[2]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[3]} .original_name {{cpu/s1_to_s2_inst/register[3]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[3]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[3]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[3]/Q} .original_name {cpu/s1_to_s2_inst/register[3]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[4]} .original_name {{cpu/s1_to_s2_inst/register[4]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[4]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[4]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[4]/Q} .original_name {cpu/s1_to_s2_inst/register[4]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[5]} .original_name {{cpu/s1_to_s2_inst/register[5]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[5]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[5]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[5]/Q} .original_name {cpu/s1_to_s2_inst/register[5]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[6]} .original_name {{cpu/s1_to_s2_inst/register[6]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[6]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[6]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[6]/QN} .original_name {cpu/s1_to_s2_inst/register[6]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[7]} .original_name {{cpu/s1_to_s2_inst/register[7]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[7]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[7]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[7]/QN} .original_name {cpu/s1_to_s2_inst/register[7]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[8]} .original_name {{cpu/s1_to_s2_inst/register[8]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[8]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[8]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[8]/QN} .original_name {cpu/s1_to_s2_inst/register[8]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[9]} .original_name {{cpu/s1_to_s2_inst/register[9]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[9]} .single_bit_orig_name {cpu/s1_to_s2_inst/register[9]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_inst/register_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_inst/register_reg[9]/QN} .original_name {cpu/s1_to_s2_inst/register[9]/q}
set_db -quiet module:riscv_top/FlipFlop_8_241 .hdl_user_name FlipFlop
set_db -quiet module:riscv_top/FlipFlop_8_241 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v} {} {}}}
set_db -quiet module:riscv_top/FlipFlop_8_241 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/FlipFlop_8_241 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_2 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_2 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_2 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_2 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[13]} .original_name {{cpu/s1_to_s2_pc/register[13]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[13]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[13]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[13]/QN} .original_name {cpu/s1_to_s2_pc/register[13]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[1]} .original_name {{cpu/s1_to_s2_pc/register[1]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[1]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[1]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[1]/QN} .original_name {cpu/s1_to_s2_pc/register[1]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[2]} .original_name {{cpu/s1_to_s2_pc/register[2]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[2]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[2]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[2]/QN} .original_name {cpu/s1_to_s2_pc/register[2]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[30]} .original_name {{cpu/s1_to_s2_pc/register[30]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[30]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[30]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[30]/QN} .original_name {cpu/s1_to_s2_pc/register[30]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[31]} .original_name {{cpu/s1_to_s2_pc/register[31]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[31]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[31]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[31]/QN} .original_name {cpu/s1_to_s2_pc/register[31]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[3]} .original_name {{cpu/s1_to_s2_pc/register[3]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[3]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[3]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[3]/QN} .original_name {cpu/s1_to_s2_pc/register[3]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[4]} .original_name {{cpu/s1_to_s2_pc/register[4]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[4]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[4]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[4]/QN} .original_name {cpu/s1_to_s2_pc/register[4]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[5]} .original_name {{cpu/s1_to_s2_pc/register[5]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[5]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[5]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[5]/QN} .original_name {cpu/s1_to_s2_pc/register[5]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[6]} .original_name {{cpu/s1_to_s2_pc/register[6]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[6]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[6]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[6]/QN} .original_name {cpu/s1_to_s2_pc/register[6]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[7]} .original_name {{cpu/s1_to_s2_pc/register[7]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[7]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[7]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[7]/QN} .original_name {cpu/s1_to_s2_pc/register[7]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[8]} .original_name {{cpu/s1_to_s2_pc/register[8]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[8]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[8]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[8]/QN} .original_name {cpu/s1_to_s2_pc/register[8]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[9]} .original_name {{cpu/s1_to_s2_pc/register[9]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[9]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[9]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[9]/QN} .original_name {cpu/s1_to_s2_pc/register[9]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[10]} .original_name {{cpu/s1_to_s2_pc/register[10]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[10]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[10]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[10]/QN} .original_name {cpu/s1_to_s2_pc/register[10]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[11]} .original_name {{cpu/s1_to_s2_pc/register[11]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[11]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[11]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[11]/QN} .original_name {cpu/s1_to_s2_pc/register[11]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[12]} .original_name {{cpu/s1_to_s2_pc/register[12]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[12]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[12]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[12]/QN} .original_name {cpu/s1_to_s2_pc/register[12]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[0]} .original_name {{cpu/s1_to_s2_pc/register[0]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[0]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[0]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[0]/QN} .original_name {cpu/s1_to_s2_pc/register[0]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[29]} .original_name {{cpu/s1_to_s2_pc/register[29]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[29]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[29]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[29]/QN} .original_name {cpu/s1_to_s2_pc/register[29]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[15]} .original_name {{cpu/s1_to_s2_pc/register[15]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[15]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[15]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[15]/QN} .original_name {cpu/s1_to_s2_pc/register[15]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[16]} .original_name {{cpu/s1_to_s2_pc/register[16]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[16]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[16]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[16]/QN} .original_name {cpu/s1_to_s2_pc/register[16]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[17]} .original_name {{cpu/s1_to_s2_pc/register[17]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[17]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[17]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[17]/QN} .original_name {cpu/s1_to_s2_pc/register[17]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[18]} .original_name {{cpu/s1_to_s2_pc/register[18]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[18]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[18]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[18]/QN} .original_name {cpu/s1_to_s2_pc/register[18]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[19]} .original_name {{cpu/s1_to_s2_pc/register[19]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[19]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[19]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[19]/QN} .original_name {cpu/s1_to_s2_pc/register[19]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[20]} .original_name {{cpu/s1_to_s2_pc/register[20]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[20]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[20]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[20]/QN} .original_name {cpu/s1_to_s2_pc/register[20]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[21]} .original_name {{cpu/s1_to_s2_pc/register[21]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[21]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[21]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[21]/QN} .original_name {cpu/s1_to_s2_pc/register[21]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[22]} .original_name {{cpu/s1_to_s2_pc/register[22]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[22]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[22]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[22]/QN} .original_name {cpu/s1_to_s2_pc/register[22]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[23]} .original_name {{cpu/s1_to_s2_pc/register[23]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[23]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[23]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[23]/QN} .original_name {cpu/s1_to_s2_pc/register[23]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[24]} .original_name {{cpu/s1_to_s2_pc/register[24]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[24]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[24]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[24]/QN} .original_name {cpu/s1_to_s2_pc/register[24]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[25]} .original_name {{cpu/s1_to_s2_pc/register[25]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[25]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[25]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[25]/QN} .original_name {cpu/s1_to_s2_pc/register[25]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[26]} .original_name {{cpu/s1_to_s2_pc/register[26]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[26]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[26]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[26]/QN} .original_name {cpu/s1_to_s2_pc/register[26]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[27]} .original_name {{cpu/s1_to_s2_pc/register[27]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[27]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[27]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[27]/QN} .original_name {cpu/s1_to_s2_pc/register[27]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[28]} .original_name {{cpu/s1_to_s2_pc/register[28]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[28]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[28]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[28]/QN} .original_name {cpu/s1_to_s2_pc/register[28]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[14]} .original_name {{cpu/s1_to_s2_pc/register[14]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[14]} .single_bit_orig_name {cpu/s1_to_s2_pc/register[14]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_pc/register_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_pc/register_reg[14]/QN} .original_name {cpu/s1_to_s2_pc/register[14]/q}
set_db -quiet module:riscv_top/FlipFlop_8_243 .hdl_user_name FlipFlop
set_db -quiet module:riscv_top/FlipFlop_8_243 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v} {} {}}}
set_db -quiet module:riscv_top/FlipFlop_8_243 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/FlipFlop_8_243 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_3 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_3 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_3 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_3 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[13]} .original_name {{cpu/s1_to_s2_rs1/register[13]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[13]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[13]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[13]/QN} .original_name {cpu/s1_to_s2_rs1/register[13]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[1]} .original_name {{cpu/s1_to_s2_rs1/register[1]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[1]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[1]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[1]/QN} .original_name {cpu/s1_to_s2_rs1/register[1]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[2]} .original_name {{cpu/s1_to_s2_rs1/register[2]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[2]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[2]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[2]/QN} .original_name {cpu/s1_to_s2_rs1/register[2]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[30]} .original_name {{cpu/s1_to_s2_rs1/register[30]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[30]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[30]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[30]/QN} .original_name {cpu/s1_to_s2_rs1/register[30]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[31]} .original_name {{cpu/s1_to_s2_rs1/register[31]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[31]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[31]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[31]/QN} .original_name {cpu/s1_to_s2_rs1/register[31]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[3]} .original_name {{cpu/s1_to_s2_rs1/register[3]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[3]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[3]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[3]/QN} .original_name {cpu/s1_to_s2_rs1/register[3]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[4]} .original_name {{cpu/s1_to_s2_rs1/register[4]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[4]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[4]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[4]/QN} .original_name {cpu/s1_to_s2_rs1/register[4]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[5]} .original_name {{cpu/s1_to_s2_rs1/register[5]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[5]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[5]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[5]/QN} .original_name {cpu/s1_to_s2_rs1/register[5]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[6]} .original_name {{cpu/s1_to_s2_rs1/register[6]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[6]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[6]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[6]/QN} .original_name {cpu/s1_to_s2_rs1/register[6]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[7]} .original_name {{cpu/s1_to_s2_rs1/register[7]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[7]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[7]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[7]/QN} .original_name {cpu/s1_to_s2_rs1/register[7]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[8]} .original_name {{cpu/s1_to_s2_rs1/register[8]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[8]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[8]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[8]/QN} .original_name {cpu/s1_to_s2_rs1/register[8]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[9]} .original_name {{cpu/s1_to_s2_rs1/register[9]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[9]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[9]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[9]/QN} .original_name {cpu/s1_to_s2_rs1/register[9]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[10]} .original_name {{cpu/s1_to_s2_rs1/register[10]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[10]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[10]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[10]/QN} .original_name {cpu/s1_to_s2_rs1/register[10]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[11]} .original_name {{cpu/s1_to_s2_rs1/register[11]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[11]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[11]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[11]/QN} .original_name {cpu/s1_to_s2_rs1/register[11]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[12]} .original_name {{cpu/s1_to_s2_rs1/register[12]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[12]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[12]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[12]/QN} .original_name {cpu/s1_to_s2_rs1/register[12]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[0]} .original_name {{cpu/s1_to_s2_rs1/register[0]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[0]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[0]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[0]/QN} .original_name {cpu/s1_to_s2_rs1/register[0]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[29]} .original_name {{cpu/s1_to_s2_rs1/register[29]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[29]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[29]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[29]/QN} .original_name {cpu/s1_to_s2_rs1/register[29]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[15]} .original_name {{cpu/s1_to_s2_rs1/register[15]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[15]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[15]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[15]/QN} .original_name {cpu/s1_to_s2_rs1/register[15]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[16]} .original_name {{cpu/s1_to_s2_rs1/register[16]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[16]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[16]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[16]/QN} .original_name {cpu/s1_to_s2_rs1/register[16]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[17]} .original_name {{cpu/s1_to_s2_rs1/register[17]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[17]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[17]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[17]/QN} .original_name {cpu/s1_to_s2_rs1/register[17]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[18]} .original_name {{cpu/s1_to_s2_rs1/register[18]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[18]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[18]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[18]/QN} .original_name {cpu/s1_to_s2_rs1/register[18]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[19]} .original_name {{cpu/s1_to_s2_rs1/register[19]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[19]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[19]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[19]/QN} .original_name {cpu/s1_to_s2_rs1/register[19]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[20]} .original_name {{cpu/s1_to_s2_rs1/register[20]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[20]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[20]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[20]/QN} .original_name {cpu/s1_to_s2_rs1/register[20]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[21]} .original_name {{cpu/s1_to_s2_rs1/register[21]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[21]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[21]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[21]/QN} .original_name {cpu/s1_to_s2_rs1/register[21]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[22]} .original_name {{cpu/s1_to_s2_rs1/register[22]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[22]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[22]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[22]/QN} .original_name {cpu/s1_to_s2_rs1/register[22]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[23]} .original_name {{cpu/s1_to_s2_rs1/register[23]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[23]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[23]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[23]/QN} .original_name {cpu/s1_to_s2_rs1/register[23]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[24]} .original_name {{cpu/s1_to_s2_rs1/register[24]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[24]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[24]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[24]/QN} .original_name {cpu/s1_to_s2_rs1/register[24]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[25]} .original_name {{cpu/s1_to_s2_rs1/register[25]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[25]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[25]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[25]/QN} .original_name {cpu/s1_to_s2_rs1/register[25]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[26]} .original_name {{cpu/s1_to_s2_rs1/register[26]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[26]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[26]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[26]/QN} .original_name {cpu/s1_to_s2_rs1/register[26]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[27]} .original_name {{cpu/s1_to_s2_rs1/register[27]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[27]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[27]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[27]/QN} .original_name {cpu/s1_to_s2_rs1/register[27]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[28]} .original_name {{cpu/s1_to_s2_rs1/register[28]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[28]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[28]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[28]/QN} .original_name {cpu/s1_to_s2_rs1/register[28]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[14]} .original_name {{cpu/s1_to_s2_rs1/register[14]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[14]} .single_bit_orig_name {cpu/s1_to_s2_rs1/register[14]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs1/register_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs1/register_reg[14]/QN} .original_name {cpu/s1_to_s2_rs1/register[14]/q}
set_db -quiet module:riscv_top/FlipFlop_8_244 .hdl_user_name FlipFlop
set_db -quiet module:riscv_top/FlipFlop_8_244 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v} {} {}}}
set_db -quiet module:riscv_top/FlipFlop_8_244 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/FlipFlop_8_244 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_4 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_4 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_4 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_4 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[13]} .original_name {{cpu/s1_to_s2_rs2/register[13]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[13]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[13]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[13]/QN} .original_name {cpu/s1_to_s2_rs2/register[13]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[29]} .original_name {{cpu/s1_to_s2_rs2/register[29]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[29]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[29]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[29]/QN} .original_name {cpu/s1_to_s2_rs2/register[29]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[27]} .original_name {{cpu/s1_to_s2_rs2/register[27]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[27]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[27]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[27]/QN} .original_name {cpu/s1_to_s2_rs2/register[27]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[23]} .original_name {{cpu/s1_to_s2_rs2/register[23]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[23]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[23]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[23]/QN} .original_name {cpu/s1_to_s2_rs2/register[23]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[15]} .original_name {{cpu/s1_to_s2_rs2/register[15]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[15]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[15]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[15]/QN} .original_name {cpu/s1_to_s2_rs2/register[15]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[14]} .original_name {{cpu/s1_to_s2_rs2/register[14]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[14]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[14]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[14]/QN} .original_name {cpu/s1_to_s2_rs2/register[14]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[22]} .original_name {{cpu/s1_to_s2_rs2/register[22]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[22]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[22]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[22]/QN} .original_name {cpu/s1_to_s2_rs2/register[22]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[30]} .original_name {{cpu/s1_to_s2_rs2/register[30]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[30]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[30]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[30]/QN} .original_name {cpu/s1_to_s2_rs2/register[30]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[12]} .original_name {{cpu/s1_to_s2_rs2/register[12]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[12]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[12]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[12]/QN} .original_name {cpu/s1_to_s2_rs2/register[12]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[26]} .original_name {{cpu/s1_to_s2_rs2/register[26]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[26]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[26]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[26]/QN} .original_name {cpu/s1_to_s2_rs2/register[26]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[21]} .original_name {{cpu/s1_to_s2_rs2/register[21]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[21]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[21]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[21]/QN} .original_name {cpu/s1_to_s2_rs2/register[21]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[11]} .original_name {{cpu/s1_to_s2_rs2/register[11]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[11]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[11]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[11]/QN} .original_name {cpu/s1_to_s2_rs2/register[11]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[10]} .original_name {{cpu/s1_to_s2_rs2/register[10]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[10]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[10]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[10]/QN} .original_name {cpu/s1_to_s2_rs2/register[10]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[20]} .original_name {{cpu/s1_to_s2_rs2/register[20]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[20]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[20]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[20]/QN} .original_name {cpu/s1_to_s2_rs2/register[20]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[9]} .original_name {{cpu/s1_to_s2_rs2/register[9]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[9]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[9]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[9]/QN} .original_name {cpu/s1_to_s2_rs2/register[9]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[5]} .original_name {{cpu/s1_to_s2_rs2/register[5]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[5]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[5]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[5]/QN} .original_name {cpu/s1_to_s2_rs2/register[5]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[28]} .original_name {{cpu/s1_to_s2_rs2/register[28]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[28]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[28]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[28]/QN} .original_name {cpu/s1_to_s2_rs2/register[28]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[25]} .original_name {{cpu/s1_to_s2_rs2/register[25]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[25]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[25]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[25]/QN} .original_name {cpu/s1_to_s2_rs2/register[25]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[19]} .original_name {{cpu/s1_to_s2_rs2/register[19]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[19]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[19]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[19]/QN} .original_name {cpu/s1_to_s2_rs2/register[19]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[7]} .original_name {{cpu/s1_to_s2_rs2/register[7]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[7]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[7]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[7]/QN} .original_name {cpu/s1_to_s2_rs2/register[7]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[6]} .original_name {{cpu/s1_to_s2_rs2/register[6]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[6]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[6]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[6]/QN} .original_name {cpu/s1_to_s2_rs2/register[6]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[18]} .original_name {{cpu/s1_to_s2_rs2/register[18]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[18]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[18]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[18]/QN} .original_name {cpu/s1_to_s2_rs2/register[18]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[8]} .original_name {{cpu/s1_to_s2_rs2/register[8]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[8]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[8]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[8]/QN} .original_name {cpu/s1_to_s2_rs2/register[8]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[4]} .original_name {{cpu/s1_to_s2_rs2/register[4]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[4]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[4]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[4]/QN} .original_name {cpu/s1_to_s2_rs2/register[4]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[24]} .original_name {{cpu/s1_to_s2_rs2/register[24]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[24]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[24]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[24]/QN} .original_name {cpu/s1_to_s2_rs2/register[24]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[17]} .original_name {{cpu/s1_to_s2_rs2/register[17]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[17]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[17]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[17]/QN} .original_name {cpu/s1_to_s2_rs2/register[17]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[3]} .original_name {{cpu/s1_to_s2_rs2/register[3]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[3]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[3]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[3]/QN} .original_name {cpu/s1_to_s2_rs2/register[3]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[1]} .original_name {{cpu/s1_to_s2_rs2/register[1]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[1]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[1]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[1]/QN} .original_name {cpu/s1_to_s2_rs2/register[1]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[16]} .original_name {{cpu/s1_to_s2_rs2/register[16]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[16]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[16]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[16]/QN} .original_name {cpu/s1_to_s2_rs2/register[16]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[0]} .original_name {{cpu/s1_to_s2_rs2/register[0]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[0]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[0]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[0]/QN} .original_name {cpu/s1_to_s2_rs2/register[0]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[2]} .original_name {{cpu/s1_to_s2_rs2/register[2]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[2]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[2]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[2]/QN} .original_name {cpu/s1_to_s2_rs2/register[2]/q}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[31]} .original_name {{cpu/s1_to_s2_rs2/register[31]}}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[31]} .single_bit_orig_name {cpu/s1_to_s2_rs2/register[31]}
set_db -quiet {inst:riscv_top/cpu/s1_to_s2_rs2/register_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s1_to_s2_rs2/register_reg[31]/QN} .original_name {cpu/s1_to_s2_rs2/register[31]/q}
set_db -quiet module:riscv_top/FlipFlop_8 .hdl_user_name FlipFlop
set_db -quiet module:riscv_top/FlipFlop_8 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v} {} {}}}
set_db -quiet module:riscv_top/FlipFlop_8 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/FlipFlop_8 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_5 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_5 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_5 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_5 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[13]} .original_name {{cpu/s2_to_s3_alu/register[13]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[13]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[13]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[13]/QN} .original_name {cpu/s2_to_s3_alu/register[13]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[1]} .original_name {{cpu/s2_to_s3_alu/register[1]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[1]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[1]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[1]/Q} .original_name {cpu/s2_to_s3_alu/register[1]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[2]} .original_name {{cpu/s2_to_s3_alu/register[2]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[2]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[2]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[2]/QN} .original_name {cpu/s2_to_s3_alu/register[2]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[30]} .original_name {{cpu/s2_to_s3_alu/register[30]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[30]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[30]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[30]/QN} .original_name {cpu/s2_to_s3_alu/register[30]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[31]} .original_name {{cpu/s2_to_s3_alu/register[31]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[31]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[31]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[31]/QN} .original_name {cpu/s2_to_s3_alu/register[31]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[3]} .original_name {{cpu/s2_to_s3_alu/register[3]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[3]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[3]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[3]/QN} .original_name {cpu/s2_to_s3_alu/register[3]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[4]} .original_name {{cpu/s2_to_s3_alu/register[4]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[4]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[4]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[4]/QN} .original_name {cpu/s2_to_s3_alu/register[4]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[5]} .original_name {{cpu/s2_to_s3_alu/register[5]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[5]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[5]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[5]/QN} .original_name {cpu/s2_to_s3_alu/register[5]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[6]} .original_name {{cpu/s2_to_s3_alu/register[6]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[6]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[6]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[6]/QN} .original_name {cpu/s2_to_s3_alu/register[6]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[7]} .original_name {{cpu/s2_to_s3_alu/register[7]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[7]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[7]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[7]/QN} .original_name {cpu/s2_to_s3_alu/register[7]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[8]} .original_name {{cpu/s2_to_s3_alu/register[8]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[8]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[8]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[8]/QN} .original_name {cpu/s2_to_s3_alu/register[8]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[9]} .original_name {{cpu/s2_to_s3_alu/register[9]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[9]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[9]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[9]/QN} .original_name {cpu/s2_to_s3_alu/register[9]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[10]} .original_name {{cpu/s2_to_s3_alu/register[10]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[10]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[10]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[10]/QN} .original_name {cpu/s2_to_s3_alu/register[10]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[11]} .original_name {{cpu/s2_to_s3_alu/register[11]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[11]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[11]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[11]/QN} .original_name {cpu/s2_to_s3_alu/register[11]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[12]} .original_name {{cpu/s2_to_s3_alu/register[12]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[12]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[12]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[12]/QN} .original_name {cpu/s2_to_s3_alu/register[12]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[0]} .original_name {{cpu/s2_to_s3_alu/register[0]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[0]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[0]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[0]/QN} .original_name {cpu/s2_to_s3_alu/register[0]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[29]} .original_name {{cpu/s2_to_s3_alu/register[29]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[29]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[29]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[29]/QN} .original_name {cpu/s2_to_s3_alu/register[29]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[15]} .original_name {{cpu/s2_to_s3_alu/register[15]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[15]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[15]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[15]/QN} .original_name {cpu/s2_to_s3_alu/register[15]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[16]} .original_name {{cpu/s2_to_s3_alu/register[16]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[16]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[16]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[16]/QN} .original_name {cpu/s2_to_s3_alu/register[16]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[17]} .original_name {{cpu/s2_to_s3_alu/register[17]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[17]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[17]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[17]/QN} .original_name {cpu/s2_to_s3_alu/register[17]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[18]} .original_name {{cpu/s2_to_s3_alu/register[18]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[18]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[18]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[18]/QN} .original_name {cpu/s2_to_s3_alu/register[18]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[19]} .original_name {{cpu/s2_to_s3_alu/register[19]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[19]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[19]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[19]/QN} .original_name {cpu/s2_to_s3_alu/register[19]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[20]} .original_name {{cpu/s2_to_s3_alu/register[20]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[20]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[20]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[20]/QN} .original_name {cpu/s2_to_s3_alu/register[20]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[21]} .original_name {{cpu/s2_to_s3_alu/register[21]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[21]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[21]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[21]/QN} .original_name {cpu/s2_to_s3_alu/register[21]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[22]} .original_name {{cpu/s2_to_s3_alu/register[22]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[22]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[22]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[22]/QN} .original_name {cpu/s2_to_s3_alu/register[22]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[23]} .original_name {{cpu/s2_to_s3_alu/register[23]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[23]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[23]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[23]/QN} .original_name {cpu/s2_to_s3_alu/register[23]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[24]} .original_name {{cpu/s2_to_s3_alu/register[24]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[24]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[24]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[24]/QN} .original_name {cpu/s2_to_s3_alu/register[24]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[25]} .original_name {{cpu/s2_to_s3_alu/register[25]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[25]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[25]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[25]/QN} .original_name {cpu/s2_to_s3_alu/register[25]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[26]} .original_name {{cpu/s2_to_s3_alu/register[26]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[26]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[26]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[26]/QN} .original_name {cpu/s2_to_s3_alu/register[26]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[27]} .original_name {{cpu/s2_to_s3_alu/register[27]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[27]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[27]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[27]/QN} .original_name {cpu/s2_to_s3_alu/register[27]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[28]} .original_name {{cpu/s2_to_s3_alu/register[28]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[28]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[28]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[28]/QN} .original_name {cpu/s2_to_s3_alu/register[28]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[14]} .original_name {{cpu/s2_to_s3_alu/register[14]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[14]} .single_bit_orig_name {cpu/s2_to_s3_alu/register[14]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_alu/register_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_alu/register_reg[14]/QN} .original_name {cpu/s2_to_s3_alu/register[14]/q}
set_db -quiet module:riscv_top/FlipFlop_8_245 .hdl_user_name FlipFlop
set_db -quiet module:riscv_top/FlipFlop_8_245 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v} {} {}}}
set_db -quiet module:riscv_top/FlipFlop_8_245 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/FlipFlop_8_245 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_6 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_6 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_6 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_6 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[8]} .original_name {{cpu/s2_to_s3_inst/register[8]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[8]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[8]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[8]/QN} .original_name {cpu/s2_to_s3_inst/register[8]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[13]} .original_name {{cpu/s2_to_s3_inst/register[13]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[13]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[13]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[13]/QN} .original_name {cpu/s2_to_s3_inst/register[13]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[14]} .original_name {{cpu/s2_to_s3_inst/register[14]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[14]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[14]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[14]/QN} .original_name {cpu/s2_to_s3_inst/register[14]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[3]} .original_name {{cpu/s2_to_s3_inst/register[3]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[3]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[3]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[3]/QN} .original_name {cpu/s2_to_s3_inst/register[3]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[2]} .original_name {{cpu/s2_to_s3_inst/register[2]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[2]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[2]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[2]/QN} .original_name {cpu/s2_to_s3_inst/register[2]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[10]} .original_name {{cpu/s2_to_s3_inst/register[10]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[10]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[10]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[10]/QN} .original_name {cpu/s2_to_s3_inst/register[10]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[0]} .original_name {{cpu/s2_to_s3_inst/register[0]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[0]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[0]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[0]/QN} .original_name {cpu/s2_to_s3_inst/register[0]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[6]} .original_name {{cpu/s2_to_s3_inst/register[6]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[6]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[6]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[6]/QN} .original_name {cpu/s2_to_s3_inst/register[6]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[5]} .original_name {{cpu/s2_to_s3_inst/register[5]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[5]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[5]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[5]/QN} .original_name {cpu/s2_to_s3_inst/register[5]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[4]} .original_name {{cpu/s2_to_s3_inst/register[4]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[4]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[4]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[4]/QN} .original_name {cpu/s2_to_s3_inst/register[4]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[1]} .original_name {{cpu/s2_to_s3_inst/register[1]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[1]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[1]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[1]/QN} .original_name {cpu/s2_to_s3_inst/register[1]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[7]} .original_name {{cpu/s2_to_s3_inst/register[7]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[7]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[7]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[7]/Q} .original_name {cpu/s2_to_s3_inst/register[7]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[9]} .original_name {{cpu/s2_to_s3_inst/register[9]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[9]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[9]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[9]/QN} .original_name {cpu/s2_to_s3_inst/register[9]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[11]} .original_name {{cpu/s2_to_s3_inst/register[11]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[11]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[11]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[11]/Q} .original_name {cpu/s2_to_s3_inst/register[11]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[12]} .original_name {{cpu/s2_to_s3_inst/register[12]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[12]} .single_bit_orig_name {cpu/s2_to_s3_inst/register[12]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_inst/register_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_inst/register_reg[12]/QN} .original_name {cpu/s2_to_s3_inst/register[12]/q}
set_db -quiet module:riscv_top/FlipFlop_8_246 .hdl_user_name FlipFlop
set_db -quiet module:riscv_top/FlipFlop_8_246 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v} {} {}}}
set_db -quiet module:riscv_top/FlipFlop_8_246 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/FlipFlop_8_246 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_7 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_7 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_7 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_7 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[13]} .original_name {{cpu/s2_to_s3_pc/register[13]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[13]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[13]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[13]/QN} .original_name {cpu/s2_to_s3_pc/register[13]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[1]} .original_name {{cpu/s2_to_s3_pc/register[1]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[1]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[1]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[1]/QN} .original_name {cpu/s2_to_s3_pc/register[1]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[2]} .original_name {{cpu/s2_to_s3_pc/register[2]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[2]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[2]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[2]/QN} .original_name {cpu/s2_to_s3_pc/register[2]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[30]} .original_name {{cpu/s2_to_s3_pc/register[30]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[30]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[30]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[30]/QN} .original_name {cpu/s2_to_s3_pc/register[30]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[31]} .original_name {{cpu/s2_to_s3_pc/register[31]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[31]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[31]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[31]/QN} .original_name {cpu/s2_to_s3_pc/register[31]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[3]} .original_name {{cpu/s2_to_s3_pc/register[3]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[3]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[3]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[3]/QN} .original_name {cpu/s2_to_s3_pc/register[3]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[4]} .original_name {{cpu/s2_to_s3_pc/register[4]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[4]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[4]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[4]/QN} .original_name {cpu/s2_to_s3_pc/register[4]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[5]} .original_name {{cpu/s2_to_s3_pc/register[5]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[5]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[5]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[5]/QN} .original_name {cpu/s2_to_s3_pc/register[5]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[6]} .original_name {{cpu/s2_to_s3_pc/register[6]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[6]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[6]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[6]/QN} .original_name {cpu/s2_to_s3_pc/register[6]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[7]} .original_name {{cpu/s2_to_s3_pc/register[7]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[7]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[7]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[7]/QN} .original_name {cpu/s2_to_s3_pc/register[7]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[8]} .original_name {{cpu/s2_to_s3_pc/register[8]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[8]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[8]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[8]/QN} .original_name {cpu/s2_to_s3_pc/register[8]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[9]} .original_name {{cpu/s2_to_s3_pc/register[9]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[9]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[9]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[9]/QN} .original_name {cpu/s2_to_s3_pc/register[9]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[10]} .original_name {{cpu/s2_to_s3_pc/register[10]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[10]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[10]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[10]/QN} .original_name {cpu/s2_to_s3_pc/register[10]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[11]} .original_name {{cpu/s2_to_s3_pc/register[11]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[11]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[11]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[11]/QN} .original_name {cpu/s2_to_s3_pc/register[11]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[12]} .original_name {{cpu/s2_to_s3_pc/register[12]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[12]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[12]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[12]/QN} .original_name {cpu/s2_to_s3_pc/register[12]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[0]} .original_name {{cpu/s2_to_s3_pc/register[0]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[0]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[0]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[0]/QN} .original_name {cpu/s2_to_s3_pc/register[0]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[29]} .original_name {{cpu/s2_to_s3_pc/register[29]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[29]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[29]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[29]/QN} .original_name {cpu/s2_to_s3_pc/register[29]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[15]} .original_name {{cpu/s2_to_s3_pc/register[15]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[15]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[15]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[15]/QN} .original_name {cpu/s2_to_s3_pc/register[15]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[16]} .original_name {{cpu/s2_to_s3_pc/register[16]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[16]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[16]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[16]/QN} .original_name {cpu/s2_to_s3_pc/register[16]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[17]} .original_name {{cpu/s2_to_s3_pc/register[17]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[17]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[17]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[17]/QN} .original_name {cpu/s2_to_s3_pc/register[17]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[18]} .original_name {{cpu/s2_to_s3_pc/register[18]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[18]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[18]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[18]/QN} .original_name {cpu/s2_to_s3_pc/register[18]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[19]} .original_name {{cpu/s2_to_s3_pc/register[19]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[19]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[19]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[19]/QN} .original_name {cpu/s2_to_s3_pc/register[19]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[20]} .original_name {{cpu/s2_to_s3_pc/register[20]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[20]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[20]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[20]/QN} .original_name {cpu/s2_to_s3_pc/register[20]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[21]} .original_name {{cpu/s2_to_s3_pc/register[21]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[21]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[21]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[21]/QN} .original_name {cpu/s2_to_s3_pc/register[21]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[22]} .original_name {{cpu/s2_to_s3_pc/register[22]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[22]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[22]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[22]/QN} .original_name {cpu/s2_to_s3_pc/register[22]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[23]} .original_name {{cpu/s2_to_s3_pc/register[23]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[23]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[23]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[23]/QN} .original_name {cpu/s2_to_s3_pc/register[23]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[24]} .original_name {{cpu/s2_to_s3_pc/register[24]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[24]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[24]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[24]/QN} .original_name {cpu/s2_to_s3_pc/register[24]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[25]} .original_name {{cpu/s2_to_s3_pc/register[25]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[25]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[25]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[25]/QN} .original_name {cpu/s2_to_s3_pc/register[25]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[26]} .original_name {{cpu/s2_to_s3_pc/register[26]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[26]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[26]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[26]/QN} .original_name {cpu/s2_to_s3_pc/register[26]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[27]} .original_name {{cpu/s2_to_s3_pc/register[27]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[27]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[27]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[27]/QN} .original_name {cpu/s2_to_s3_pc/register[27]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[28]} .original_name {{cpu/s2_to_s3_pc/register[28]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[28]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[28]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[28]/QN} .original_name {cpu/s2_to_s3_pc/register[28]/q}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[14]} .original_name {{cpu/s2_to_s3_pc/register[14]}}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[14]} .single_bit_orig_name {cpu/s2_to_s3_pc/register[14]}
set_db -quiet {inst:riscv_top/cpu/s2_to_s3_pc/register_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/s2_to_s3_pc/register_reg[14]/QN} .original_name {cpu/s2_to_s3_pc/register[14]/q}
set_db -quiet module:riscv_top/Stage1Module .hdl_user_name Stage1Module
set_db -quiet module:riscv_top/Stage1Module .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ImmediateGenerator.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Adder.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data1Sel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data2Sel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/DataSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ImmSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/NOPSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/NOPSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCAddSignal.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/RegFile.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/RegWEn.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Stage1Module.v} {} {}}}
set_db -quiet module:riscv_top/Stage1Module .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Stage1Module .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/DataSelMux .hdl_user_name DataSelMux
set_db -quiet module:riscv_top/DataSelMux .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/DataSelMux.v} {} {}}}
set_db -quiet module:riscv_top/DataSelMux .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/DataSelMux .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/DataSelMux_239 .hdl_user_name DataSelMux
set_db -quiet module:riscv_top/DataSelMux_239 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/DataSelMux.v} {} {}}}
set_db -quiet module:riscv_top/DataSelMux_239 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/DataSelMux_239 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/ImmGen .hdl_user_name ImmGen
set_db -quiet module:riscv_top/ImmGen .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ImmediateGenerator.v} {} {}}}
set_db -quiet module:riscv_top/ImmGen .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/ImmGen .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/ImmSel .is_sop_cluster true
set_db -quiet module:riscv_top/ImmSel .hdl_user_name ImmSel
set_db -quiet module:riscv_top/ImmSel .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ImmSel.v} {} {}}}
set_db -quiet module:riscv_top/ImmSel .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/ImmSel .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/NOPSel .hdl_user_name NOPSel
set_db -quiet module:riscv_top/NOPSel .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/NOPSel.v} {} {}}}
set_db -quiet module:riscv_top/NOPSel .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/NOPSel .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/NOPSelMux .hdl_user_name NOPSelMux
set_db -quiet module:riscv_top/NOPSelMux .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/NOPSelMux.v} {} {}}}
set_db -quiet module:riscv_top/NOPSelMux .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/NOPSelMux .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/Adder .hdl_user_name Adder
set_db -quiet module:riscv_top/Adder .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Adder.v} {} {}}}
set_db -quiet module:riscv_top/Adder .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Adder .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/PCAddSignal .is_sop_cluster true
set_db -quiet module:riscv_top/PCAddSignal .hdl_user_name PCAddSignal
set_db -quiet module:riscv_top/PCAddSignal .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCAddSignal.v} {} {}}}
set_db -quiet module:riscv_top/PCAddSignal .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/PCAddSignal .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/FlipFlop .hdl_user_name FlipFlop
set_db -quiet module:riscv_top/FlipFlop .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/FlipFlop.v} {} {}}}
set_db -quiet module:riscv_top/FlipFlop .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/FlipFlop .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_8 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_8 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_8 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_8 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[13]} .original_name {{cpu/stage1/pcreg/register[13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[13]} .single_bit_orig_name {cpu/stage1/pcreg/register[13]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[13]/QN} .original_name {cpu/stage1/pcreg/register[13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[1]} .original_name {{cpu/stage1/pcreg/register[1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[1]} .single_bit_orig_name {cpu/stage1/pcreg/register[1]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[1]/QN} .original_name {cpu/stage1/pcreg/register[1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[2]} .original_name {{cpu/stage1/pcreg/register[2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[2]} .single_bit_orig_name {cpu/stage1/pcreg/register[2]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[2]/QN} .original_name {cpu/stage1/pcreg/register[2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[30]} .original_name {{cpu/stage1/pcreg/register[30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[30]} .single_bit_orig_name {cpu/stage1/pcreg/register[30]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[30]/QN} .original_name {cpu/stage1/pcreg/register[30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[31]} .original_name {{cpu/stage1/pcreg/register[31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[31]} .single_bit_orig_name {cpu/stage1/pcreg/register[31]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[31]/QN} .original_name {cpu/stage1/pcreg/register[31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[3]} .original_name {{cpu/stage1/pcreg/register[3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[3]} .single_bit_orig_name {cpu/stage1/pcreg/register[3]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[3]/QN} .original_name {cpu/stage1/pcreg/register[3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[4]} .original_name {{cpu/stage1/pcreg/register[4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[4]} .single_bit_orig_name {cpu/stage1/pcreg/register[4]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[4]/QN} .original_name {cpu/stage1/pcreg/register[4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[5]} .original_name {{cpu/stage1/pcreg/register[5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[5]} .single_bit_orig_name {cpu/stage1/pcreg/register[5]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[5]/QN} .original_name {cpu/stage1/pcreg/register[5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[6]} .original_name {{cpu/stage1/pcreg/register[6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[6]} .single_bit_orig_name {cpu/stage1/pcreg/register[6]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[6]/QN} .original_name {cpu/stage1/pcreg/register[6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[7]} .original_name {{cpu/stage1/pcreg/register[7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[7]} .single_bit_orig_name {cpu/stage1/pcreg/register[7]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[7]/QN} .original_name {cpu/stage1/pcreg/register[7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[8]} .original_name {{cpu/stage1/pcreg/register[8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[8]} .single_bit_orig_name {cpu/stage1/pcreg/register[8]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[8]/QN} .original_name {cpu/stage1/pcreg/register[8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[9]} .original_name {{cpu/stage1/pcreg/register[9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[9]} .single_bit_orig_name {cpu/stage1/pcreg/register[9]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[9]/QN} .original_name {cpu/stage1/pcreg/register[9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[10]} .original_name {{cpu/stage1/pcreg/register[10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[10]} .single_bit_orig_name {cpu/stage1/pcreg/register[10]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[10]/QN} .original_name {cpu/stage1/pcreg/register[10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[11]} .original_name {{cpu/stage1/pcreg/register[11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[11]} .single_bit_orig_name {cpu/stage1/pcreg/register[11]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[11]/QN} .original_name {cpu/stage1/pcreg/register[11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[12]} .original_name {{cpu/stage1/pcreg/register[12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[12]} .single_bit_orig_name {cpu/stage1/pcreg/register[12]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[12]/QN} .original_name {cpu/stage1/pcreg/register[12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[0]} .original_name {{cpu/stage1/pcreg/register[0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[0]} .single_bit_orig_name {cpu/stage1/pcreg/register[0]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[0]/QN} .original_name {cpu/stage1/pcreg/register[0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[29]} .original_name {{cpu/stage1/pcreg/register[29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[29]} .single_bit_orig_name {cpu/stage1/pcreg/register[29]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[29]/QN} .original_name {cpu/stage1/pcreg/register[29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[15]} .original_name {{cpu/stage1/pcreg/register[15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[15]} .single_bit_orig_name {cpu/stage1/pcreg/register[15]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[15]/QN} .original_name {cpu/stage1/pcreg/register[15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[16]} .original_name {{cpu/stage1/pcreg/register[16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[16]} .single_bit_orig_name {cpu/stage1/pcreg/register[16]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[16]/QN} .original_name {cpu/stage1/pcreg/register[16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[17]} .original_name {{cpu/stage1/pcreg/register[17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[17]} .single_bit_orig_name {cpu/stage1/pcreg/register[17]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[17]/QN} .original_name {cpu/stage1/pcreg/register[17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[18]} .original_name {{cpu/stage1/pcreg/register[18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[18]} .single_bit_orig_name {cpu/stage1/pcreg/register[18]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[18]/QN} .original_name {cpu/stage1/pcreg/register[18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[19]} .original_name {{cpu/stage1/pcreg/register[19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[19]} .single_bit_orig_name {cpu/stage1/pcreg/register[19]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[19]/QN} .original_name {cpu/stage1/pcreg/register[19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[20]} .original_name {{cpu/stage1/pcreg/register[20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[20]} .single_bit_orig_name {cpu/stage1/pcreg/register[20]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[20]/QN} .original_name {cpu/stage1/pcreg/register[20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[21]} .original_name {{cpu/stage1/pcreg/register[21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[21]} .single_bit_orig_name {cpu/stage1/pcreg/register[21]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[21]/QN} .original_name {cpu/stage1/pcreg/register[21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[22]} .original_name {{cpu/stage1/pcreg/register[22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[22]} .single_bit_orig_name {cpu/stage1/pcreg/register[22]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[22]/QN} .original_name {cpu/stage1/pcreg/register[22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[23]} .original_name {{cpu/stage1/pcreg/register[23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[23]} .single_bit_orig_name {cpu/stage1/pcreg/register[23]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[23]/QN} .original_name {cpu/stage1/pcreg/register[23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[24]} .original_name {{cpu/stage1/pcreg/register[24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[24]} .single_bit_orig_name {cpu/stage1/pcreg/register[24]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[24]/QN} .original_name {cpu/stage1/pcreg/register[24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[25]} .original_name {{cpu/stage1/pcreg/register[25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[25]} .single_bit_orig_name {cpu/stage1/pcreg/register[25]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[25]/QN} .original_name {cpu/stage1/pcreg/register[25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[26]} .original_name {{cpu/stage1/pcreg/register[26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[26]} .single_bit_orig_name {cpu/stage1/pcreg/register[26]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[26]/QN} .original_name {cpu/stage1/pcreg/register[26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[27]} .original_name {{cpu/stage1/pcreg/register[27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[27]} .single_bit_orig_name {cpu/stage1/pcreg/register[27]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[27]/QN} .original_name {cpu/stage1/pcreg/register[27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[28]} .original_name {{cpu/stage1/pcreg/register[28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[28]} .single_bit_orig_name {cpu/stage1/pcreg/register[28]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[28]/QN} .original_name {cpu/stage1/pcreg/register[28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[14]} .original_name {{cpu/stage1/pcreg/register[14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[14]} .single_bit_orig_name {cpu/stage1/pcreg/register[14]}
set_db -quiet {inst:riscv_top/cpu/stage1/pcreg/register_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/pcreg/register_reg[14]/QN} .original_name {cpu/stage1/pcreg/register[14]/q}
set_db -quiet module:riscv_top/PCSel .hdl_user_name PCSel
set_db -quiet module:riscv_top/PCSel .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCSel.v} {} {}}}
set_db -quiet module:riscv_top/PCSel .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/PCSel .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/PCSelMux .hdl_user_name PCSelMux
set_db -quiet module:riscv_top/PCSelMux .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCSelMux.v} {} {}}}
set_db -quiet module:riscv_top/PCSelMux .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/PCSelMux .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/RegFile .hdl_user_name RegFile
set_db -quiet module:riscv_top/RegFile .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/RegFile.v} {} {}}}
set_db -quiet module:riscv_top/RegFile .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/RegFile .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_9 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_9 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_9 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_9 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_10 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_10 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_10 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_10 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_11 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_11 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_11 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_11 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_12 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_12 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_12 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_12 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_13 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_13 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_13 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_13 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_14 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_14 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_14 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_14 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_15 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_15 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_15 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_15 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_16 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_16 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_16 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_16 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_17 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_17 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_17 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_17 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_18 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_18 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_18 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_18 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_19 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_19 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_19 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_19 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_20 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_20 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_20 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_20 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_21 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_21 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_21 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_21 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_22 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_22 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_22 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_22 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_23 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_23 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_23 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_23 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_24 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_24 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_24 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_24 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_25 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_25 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_25 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_25 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_26 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_26 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_26 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_26 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_27 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_27 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_27 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_27 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_28 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_28 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_28 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_28 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_29 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_29 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_29 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_29 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_30 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_30 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_30 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_30 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_31 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_31 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_31 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_31 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_32 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_32 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_32 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_32 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_33 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_33 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_33 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_33 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_34 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_34 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_34 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_34 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_35 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_35 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_35 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_35 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_36 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_36 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_36 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_36 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_37 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_37 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_37 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_37 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_38 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_38 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_38 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_38 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_39 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_39 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_39 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_39 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][0]} .original_name {{cpu/stage1/regfile/mem[1][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][0]/QN} .original_name {cpu/stage1/regfile/mem[1][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][1]} .original_name {{cpu/stage1/regfile/mem[1][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][1]/QN} .original_name {cpu/stage1/regfile/mem[1][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][2]} .original_name {{cpu/stage1/regfile/mem[1][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][2]/QN} .original_name {cpu/stage1/regfile/mem[1][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][3]} .original_name {{cpu/stage1/regfile/mem[1][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][3]/QN} .original_name {cpu/stage1/regfile/mem[1][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][4]} .original_name {{cpu/stage1/regfile/mem[1][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][4]/QN} .original_name {cpu/stage1/regfile/mem[1][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][5]} .original_name {{cpu/stage1/regfile/mem[1][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][5]/QN} .original_name {cpu/stage1/regfile/mem[1][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][6]} .original_name {{cpu/stage1/regfile/mem[1][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][6]/QN} .original_name {cpu/stage1/regfile/mem[1][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][7]} .original_name {{cpu/stage1/regfile/mem[1][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][7]/QN} .original_name {cpu/stage1/regfile/mem[1][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][8]} .original_name {{cpu/stage1/regfile/mem[1][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][8]/QN} .original_name {cpu/stage1/regfile/mem[1][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][9]} .original_name {{cpu/stage1/regfile/mem[1][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][9]/QN} .original_name {cpu/stage1/regfile/mem[1][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][10]} .original_name {{cpu/stage1/regfile/mem[1][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][10]/QN} .original_name {cpu/stage1/regfile/mem[1][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][11]} .original_name {{cpu/stage1/regfile/mem[1][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][11]/QN} .original_name {cpu/stage1/regfile/mem[1][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][12]} .original_name {{cpu/stage1/regfile/mem[1][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][12]/QN} .original_name {cpu/stage1/regfile/mem[1][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][13]} .original_name {{cpu/stage1/regfile/mem[1][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][13]/QN} .original_name {cpu/stage1/regfile/mem[1][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][14]} .original_name {{cpu/stage1/regfile/mem[1][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][14]/QN} .original_name {cpu/stage1/regfile/mem[1][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][16]} .original_name {{cpu/stage1/regfile/mem[1][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][16]/QN} .original_name {cpu/stage1/regfile/mem[1][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][17]} .original_name {{cpu/stage1/regfile/mem[1][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][17]/QN} .original_name {cpu/stage1/regfile/mem[1][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][18]} .original_name {{cpu/stage1/regfile/mem[1][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][18]/QN} .original_name {cpu/stage1/regfile/mem[1][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][19]} .original_name {{cpu/stage1/regfile/mem[1][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][19]/QN} .original_name {cpu/stage1/regfile/mem[1][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][20]} .original_name {{cpu/stage1/regfile/mem[1][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][20]/QN} .original_name {cpu/stage1/regfile/mem[1][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][21]} .original_name {{cpu/stage1/regfile/mem[1][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][21]/QN} .original_name {cpu/stage1/regfile/mem[1][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][22]} .original_name {{cpu/stage1/regfile/mem[1][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][22]/QN} .original_name {cpu/stage1/regfile/mem[1][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][23]} .original_name {{cpu/stage1/regfile/mem[1][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][23]/QN} .original_name {cpu/stage1/regfile/mem[1][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][24]} .original_name {{cpu/stage1/regfile/mem[1][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][24]/QN} .original_name {cpu/stage1/regfile/mem[1][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][25]} .original_name {{cpu/stage1/regfile/mem[1][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][25]/QN} .original_name {cpu/stage1/regfile/mem[1][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][31]} .original_name {{cpu/stage1/regfile/mem[1][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][31]/QN} .original_name {cpu/stage1/regfile/mem[1][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][0]} .original_name {{cpu/stage1/regfile/mem[2][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][0]/QN} .original_name {cpu/stage1/regfile/mem[2][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][1]} .original_name {{cpu/stage1/regfile/mem[2][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][1]/QN} .original_name {cpu/stage1/regfile/mem[2][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][3]} .original_name {{cpu/stage1/regfile/mem[2][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][3]/QN} .original_name {cpu/stage1/regfile/mem[2][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][4]} .original_name {{cpu/stage1/regfile/mem[2][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][4]/QN} .original_name {cpu/stage1/regfile/mem[2][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][5]} .original_name {{cpu/stage1/regfile/mem[2][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][5]/QN} .original_name {cpu/stage1/regfile/mem[2][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][10]} .original_name {{cpu/stage1/regfile/mem[2][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][10]/QN} .original_name {cpu/stage1/regfile/mem[2][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][11]} .original_name {{cpu/stage1/regfile/mem[2][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][11]/QN} .original_name {cpu/stage1/regfile/mem[2][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][12]} .original_name {{cpu/stage1/regfile/mem[2][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][12]/QN} .original_name {cpu/stage1/regfile/mem[2][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][13]} .original_name {{cpu/stage1/regfile/mem[2][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][13]/QN} .original_name {cpu/stage1/regfile/mem[2][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][14]} .original_name {{cpu/stage1/regfile/mem[2][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][14]/QN} .original_name {cpu/stage1/regfile/mem[2][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][15]} .original_name {{cpu/stage1/regfile/mem[2][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][15]/QN} .original_name {cpu/stage1/regfile/mem[2][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][16]} .original_name {{cpu/stage1/regfile/mem[2][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][16]/QN} .original_name {cpu/stage1/regfile/mem[2][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][17]} .original_name {{cpu/stage1/regfile/mem[2][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][17]/QN} .original_name {cpu/stage1/regfile/mem[2][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][18]} .original_name {{cpu/stage1/regfile/mem[2][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][18]/QN} .original_name {cpu/stage1/regfile/mem[2][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][19]} .original_name {{cpu/stage1/regfile/mem[2][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][19]/QN} .original_name {cpu/stage1/regfile/mem[2][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][20]} .original_name {{cpu/stage1/regfile/mem[2][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][20]/QN} .original_name {cpu/stage1/regfile/mem[2][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][21]} .original_name {{cpu/stage1/regfile/mem[2][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][21]/QN} .original_name {cpu/stage1/regfile/mem[2][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][22]} .original_name {{cpu/stage1/regfile/mem[2][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][22]/QN} .original_name {cpu/stage1/regfile/mem[2][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][23]} .original_name {{cpu/stage1/regfile/mem[2][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][23]/QN} .original_name {cpu/stage1/regfile/mem[2][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][24]} .original_name {{cpu/stage1/regfile/mem[2][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][24]/QN} .original_name {cpu/stage1/regfile/mem[2][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][25]} .original_name {{cpu/stage1/regfile/mem[2][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][25]/QN} .original_name {cpu/stage1/regfile/mem[2][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][26]} .original_name {{cpu/stage1/regfile/mem[2][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][26]/QN} .original_name {cpu/stage1/regfile/mem[2][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][27]} .original_name {{cpu/stage1/regfile/mem[2][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][27]/QN} .original_name {cpu/stage1/regfile/mem[2][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][28]} .original_name {{cpu/stage1/regfile/mem[2][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][28]/QN} .original_name {cpu/stage1/regfile/mem[2][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][29]} .original_name {{cpu/stage1/regfile/mem[2][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][29]/QN} .original_name {cpu/stage1/regfile/mem[2][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][30]} .original_name {{cpu/stage1/regfile/mem[2][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][30]/QN} .original_name {cpu/stage1/regfile/mem[2][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][31]} .original_name {{cpu/stage1/regfile/mem[2][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][31]/QN} .original_name {cpu/stage1/regfile/mem[2][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][0]} .original_name {{cpu/stage1/regfile/mem[3][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][0]/QN} .original_name {cpu/stage1/regfile/mem[3][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][1]} .original_name {{cpu/stage1/regfile/mem[3][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][1]/QN} .original_name {cpu/stage1/regfile/mem[3][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][2]} .original_name {{cpu/stage1/regfile/mem[3][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][2]/QN} .original_name {cpu/stage1/regfile/mem[3][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][3]} .original_name {{cpu/stage1/regfile/mem[3][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][3]/QN} .original_name {cpu/stage1/regfile/mem[3][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][4]} .original_name {{cpu/stage1/regfile/mem[3][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][4]/QN} .original_name {cpu/stage1/regfile/mem[3][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][5]} .original_name {{cpu/stage1/regfile/mem[3][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][5]/QN} .original_name {cpu/stage1/regfile/mem[3][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][6]} .original_name {{cpu/stage1/regfile/mem[3][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][6]/QN} .original_name {cpu/stage1/regfile/mem[3][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][7]} .original_name {{cpu/stage1/regfile/mem[3][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][7]/QN} .original_name {cpu/stage1/regfile/mem[3][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][8]} .original_name {{cpu/stage1/regfile/mem[3][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][8]/QN} .original_name {cpu/stage1/regfile/mem[3][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][9]} .original_name {{cpu/stage1/regfile/mem[3][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][9]/QN} .original_name {cpu/stage1/regfile/mem[3][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][10]} .original_name {{cpu/stage1/regfile/mem[3][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][10]/QN} .original_name {cpu/stage1/regfile/mem[3][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][11]} .original_name {{cpu/stage1/regfile/mem[3][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][11]/QN} .original_name {cpu/stage1/regfile/mem[3][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][12]} .original_name {{cpu/stage1/regfile/mem[3][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][12]/QN} .original_name {cpu/stage1/regfile/mem[3][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][13]} .original_name {{cpu/stage1/regfile/mem[3][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][13]/QN} .original_name {cpu/stage1/regfile/mem[3][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][14]} .original_name {{cpu/stage1/regfile/mem[3][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][14]/QN} .original_name {cpu/stage1/regfile/mem[3][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][15]} .original_name {{cpu/stage1/regfile/mem[3][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][15]/QN} .original_name {cpu/stage1/regfile/mem[3][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][16]} .original_name {{cpu/stage1/regfile/mem[3][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][16]/QN} .original_name {cpu/stage1/regfile/mem[3][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][17]} .original_name {{cpu/stage1/regfile/mem[3][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][17]/QN} .original_name {cpu/stage1/regfile/mem[3][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][19]} .original_name {{cpu/stage1/regfile/mem[3][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][19]/QN} .original_name {cpu/stage1/regfile/mem[3][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][20]} .original_name {{cpu/stage1/regfile/mem[3][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][20]/QN} .original_name {cpu/stage1/regfile/mem[3][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][21]} .original_name {{cpu/stage1/regfile/mem[3][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][21]/QN} .original_name {cpu/stage1/regfile/mem[3][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][22]} .original_name {{cpu/stage1/regfile/mem[3][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][22]/QN} .original_name {cpu/stage1/regfile/mem[3][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][23]} .original_name {{cpu/stage1/regfile/mem[3][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][23]/QN} .original_name {cpu/stage1/regfile/mem[3][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][24]} .original_name {{cpu/stage1/regfile/mem[3][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][24]/QN} .original_name {cpu/stage1/regfile/mem[3][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][25]} .original_name {{cpu/stage1/regfile/mem[3][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][25]/QN} .original_name {cpu/stage1/regfile/mem[3][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][26]} .original_name {{cpu/stage1/regfile/mem[3][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][26]/QN} .original_name {cpu/stage1/regfile/mem[3][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][27]} .original_name {{cpu/stage1/regfile/mem[3][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][27]/QN} .original_name {cpu/stage1/regfile/mem[3][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][28]} .original_name {{cpu/stage1/regfile/mem[3][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][28]/QN} .original_name {cpu/stage1/regfile/mem[3][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][29]} .original_name {{cpu/stage1/regfile/mem[3][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][29]/QN} .original_name {cpu/stage1/regfile/mem[3][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][30]} .original_name {{cpu/stage1/regfile/mem[3][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][30]/QN} .original_name {cpu/stage1/regfile/mem[3][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][31]} .original_name {{cpu/stage1/regfile/mem[3][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][31]/QN} .original_name {cpu/stage1/regfile/mem[3][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][0]} .original_name {{cpu/stage1/regfile/mem[4][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][0]/QN} .original_name {cpu/stage1/regfile/mem[4][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][1]} .original_name {{cpu/stage1/regfile/mem[4][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][1]/QN} .original_name {cpu/stage1/regfile/mem[4][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][2]} .original_name {{cpu/stage1/regfile/mem[4][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][2]/QN} .original_name {cpu/stage1/regfile/mem[4][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][3]} .original_name {{cpu/stage1/regfile/mem[4][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][3]/QN} .original_name {cpu/stage1/regfile/mem[4][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][4]} .original_name {{cpu/stage1/regfile/mem[4][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][4]/QN} .original_name {cpu/stage1/regfile/mem[4][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][5]} .original_name {{cpu/stage1/regfile/mem[4][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][5]/QN} .original_name {cpu/stage1/regfile/mem[4][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][6]} .original_name {{cpu/stage1/regfile/mem[4][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][6]/QN} .original_name {cpu/stage1/regfile/mem[4][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][7]} .original_name {{cpu/stage1/regfile/mem[4][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][7]/QN} .original_name {cpu/stage1/regfile/mem[4][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][8]} .original_name {{cpu/stage1/regfile/mem[4][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][8]/QN} .original_name {cpu/stage1/regfile/mem[4][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][9]} .original_name {{cpu/stage1/regfile/mem[4][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][9]/QN} .original_name {cpu/stage1/regfile/mem[4][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][10]} .original_name {{cpu/stage1/regfile/mem[4][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][10]/QN} .original_name {cpu/stage1/regfile/mem[4][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][11]} .original_name {{cpu/stage1/regfile/mem[4][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][11]/QN} .original_name {cpu/stage1/regfile/mem[4][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][12]} .original_name {{cpu/stage1/regfile/mem[4][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][12]/QN} .original_name {cpu/stage1/regfile/mem[4][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][13]} .original_name {{cpu/stage1/regfile/mem[4][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][13]/QN} .original_name {cpu/stage1/regfile/mem[4][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][14]} .original_name {{cpu/stage1/regfile/mem[4][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][14]/QN} .original_name {cpu/stage1/regfile/mem[4][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][15]} .original_name {{cpu/stage1/regfile/mem[4][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][15]/QN} .original_name {cpu/stage1/regfile/mem[4][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][16]} .original_name {{cpu/stage1/regfile/mem[4][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][16]/QN} .original_name {cpu/stage1/regfile/mem[4][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][17]} .original_name {{cpu/stage1/regfile/mem[4][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][17]/QN} .original_name {cpu/stage1/regfile/mem[4][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][18]} .original_name {{cpu/stage1/regfile/mem[4][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][18]/QN} .original_name {cpu/stage1/regfile/mem[4][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][19]} .original_name {{cpu/stage1/regfile/mem[4][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][19]/QN} .original_name {cpu/stage1/regfile/mem[4][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][20]} .original_name {{cpu/stage1/regfile/mem[4][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][20]/QN} .original_name {cpu/stage1/regfile/mem[4][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][21]} .original_name {{cpu/stage1/regfile/mem[4][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][21]/QN} .original_name {cpu/stage1/regfile/mem[4][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][22]} .original_name {{cpu/stage1/regfile/mem[4][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][22]/QN} .original_name {cpu/stage1/regfile/mem[4][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][23]} .original_name {{cpu/stage1/regfile/mem[4][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][23]/QN} .original_name {cpu/stage1/regfile/mem[4][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][24]} .original_name {{cpu/stage1/regfile/mem[4][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][24]/QN} .original_name {cpu/stage1/regfile/mem[4][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][25]} .original_name {{cpu/stage1/regfile/mem[4][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][25]/QN} .original_name {cpu/stage1/regfile/mem[4][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][26]} .original_name {{cpu/stage1/regfile/mem[4][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][26]/QN} .original_name {cpu/stage1/regfile/mem[4][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][27]} .original_name {{cpu/stage1/regfile/mem[4][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][27]/QN} .original_name {cpu/stage1/regfile/mem[4][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][28]} .original_name {{cpu/stage1/regfile/mem[4][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][28]/QN} .original_name {cpu/stage1/regfile/mem[4][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][29]} .original_name {{cpu/stage1/regfile/mem[4][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][29]/QN} .original_name {cpu/stage1/regfile/mem[4][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][30]} .original_name {{cpu/stage1/regfile/mem[4][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][30]/QN} .original_name {cpu/stage1/regfile/mem[4][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][0]} .original_name {{cpu/stage1/regfile/mem[5][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][0]/QN} .original_name {cpu/stage1/regfile/mem[5][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][1]} .original_name {{cpu/stage1/regfile/mem[5][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][1]/QN} .original_name {cpu/stage1/regfile/mem[5][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][2]} .original_name {{cpu/stage1/regfile/mem[5][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][2]/QN} .original_name {cpu/stage1/regfile/mem[5][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][3]} .original_name {{cpu/stage1/regfile/mem[5][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][3]/QN} .original_name {cpu/stage1/regfile/mem[5][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][4]} .original_name {{cpu/stage1/regfile/mem[5][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][4]/QN} .original_name {cpu/stage1/regfile/mem[5][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][5]} .original_name {{cpu/stage1/regfile/mem[5][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][5]/QN} .original_name {cpu/stage1/regfile/mem[5][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][6]} .original_name {{cpu/stage1/regfile/mem[5][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][6]/QN} .original_name {cpu/stage1/regfile/mem[5][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][7]} .original_name {{cpu/stage1/regfile/mem[5][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][7]/QN} .original_name {cpu/stage1/regfile/mem[5][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][8]} .original_name {{cpu/stage1/regfile/mem[5][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][8]/QN} .original_name {cpu/stage1/regfile/mem[5][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][9]} .original_name {{cpu/stage1/regfile/mem[5][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][9]/QN} .original_name {cpu/stage1/regfile/mem[5][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][10]} .original_name {{cpu/stage1/regfile/mem[5][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][10]/QN} .original_name {cpu/stage1/regfile/mem[5][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][11]} .original_name {{cpu/stage1/regfile/mem[5][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][11]/QN} .original_name {cpu/stage1/regfile/mem[5][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][12]} .original_name {{cpu/stage1/regfile/mem[5][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][12]/QN} .original_name {cpu/stage1/regfile/mem[5][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][13]} .original_name {{cpu/stage1/regfile/mem[5][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][13]/QN} .original_name {cpu/stage1/regfile/mem[5][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][14]} .original_name {{cpu/stage1/regfile/mem[5][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][14]/QN} .original_name {cpu/stage1/regfile/mem[5][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][15]} .original_name {{cpu/stage1/regfile/mem[5][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][15]/QN} .original_name {cpu/stage1/regfile/mem[5][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][16]} .original_name {{cpu/stage1/regfile/mem[5][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][16]/QN} .original_name {cpu/stage1/regfile/mem[5][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][17]} .original_name {{cpu/stage1/regfile/mem[5][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][17]/QN} .original_name {cpu/stage1/regfile/mem[5][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][18]} .original_name {{cpu/stage1/regfile/mem[5][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][18]/QN} .original_name {cpu/stage1/regfile/mem[5][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][19]} .original_name {{cpu/stage1/regfile/mem[5][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][19]/QN} .original_name {cpu/stage1/regfile/mem[5][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][20]} .original_name {{cpu/stage1/regfile/mem[5][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][20]/QN} .original_name {cpu/stage1/regfile/mem[5][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][21]} .original_name {{cpu/stage1/regfile/mem[5][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][21]/QN} .original_name {cpu/stage1/regfile/mem[5][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][22]} .original_name {{cpu/stage1/regfile/mem[5][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][22]/QN} .original_name {cpu/stage1/regfile/mem[5][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][23]} .original_name {{cpu/stage1/regfile/mem[5][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][23]/QN} .original_name {cpu/stage1/regfile/mem[5][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][24]} .original_name {{cpu/stage1/regfile/mem[5][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][24]/QN} .original_name {cpu/stage1/regfile/mem[5][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][25]} .original_name {{cpu/stage1/regfile/mem[5][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][25]/QN} .original_name {cpu/stage1/regfile/mem[5][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][26]} .original_name {{cpu/stage1/regfile/mem[5][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][26]/QN} .original_name {cpu/stage1/regfile/mem[5][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][27]} .original_name {{cpu/stage1/regfile/mem[5][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][27]/QN} .original_name {cpu/stage1/regfile/mem[5][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][28]} .original_name {{cpu/stage1/regfile/mem[5][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][28]/QN} .original_name {cpu/stage1/regfile/mem[5][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][29]} .original_name {{cpu/stage1/regfile/mem[5][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][29]/QN} .original_name {cpu/stage1/regfile/mem[5][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][30]} .original_name {{cpu/stage1/regfile/mem[5][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][30]/QN} .original_name {cpu/stage1/regfile/mem[5][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][31]} .original_name {{cpu/stage1/regfile/mem[5][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[5][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[5][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[5][31]/QN} .original_name {cpu/stage1/regfile/mem[5][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][1]} .original_name {{cpu/stage1/regfile/mem[6][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][1]/QN} .original_name {cpu/stage1/regfile/mem[6][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][2]} .original_name {{cpu/stage1/regfile/mem[6][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][2]/QN} .original_name {cpu/stage1/regfile/mem[6][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][6]} .original_name {{cpu/stage1/regfile/mem[6][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][6]/QN} .original_name {cpu/stage1/regfile/mem[6][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][7]} .original_name {{cpu/stage1/regfile/mem[6][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][7]/QN} .original_name {cpu/stage1/regfile/mem[6][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][8]} .original_name {{cpu/stage1/regfile/mem[6][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][8]/QN} .original_name {cpu/stage1/regfile/mem[6][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][9]} .original_name {{cpu/stage1/regfile/mem[6][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][9]/QN} .original_name {cpu/stage1/regfile/mem[6][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][14]} .original_name {{cpu/stage1/regfile/mem[6][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][14]/QN} .original_name {cpu/stage1/regfile/mem[6][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][15]} .original_name {{cpu/stage1/regfile/mem[6][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][15]/QN} .original_name {cpu/stage1/regfile/mem[6][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][18]} .original_name {{cpu/stage1/regfile/mem[6][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][18]/QN} .original_name {cpu/stage1/regfile/mem[6][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][19]} .original_name {{cpu/stage1/regfile/mem[6][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][19]/QN} .original_name {cpu/stage1/regfile/mem[6][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][24]} .original_name {{cpu/stage1/regfile/mem[6][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][24]/QN} .original_name {cpu/stage1/regfile/mem[6][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][25]} .original_name {{cpu/stage1/regfile/mem[6][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][25]/QN} .original_name {cpu/stage1/regfile/mem[6][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][26]} .original_name {{cpu/stage1/regfile/mem[6][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][26]/QN} .original_name {cpu/stage1/regfile/mem[6][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][27]} .original_name {{cpu/stage1/regfile/mem[6][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][27]/QN} .original_name {cpu/stage1/regfile/mem[6][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][28]} .original_name {{cpu/stage1/regfile/mem[6][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][28]/QN} .original_name {cpu/stage1/regfile/mem[6][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][29]} .original_name {{cpu/stage1/regfile/mem[6][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][29]/QN} .original_name {cpu/stage1/regfile/mem[6][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][30]} .original_name {{cpu/stage1/regfile/mem[6][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][30]/QN} .original_name {cpu/stage1/regfile/mem[6][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][31]} .original_name {{cpu/stage1/regfile/mem[6][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][31]/QN} .original_name {cpu/stage1/regfile/mem[6][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][0]} .original_name {{cpu/stage1/regfile/mem[7][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][0]/QN} .original_name {cpu/stage1/regfile/mem[7][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][1]} .original_name {{cpu/stage1/regfile/mem[7][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][1]/QN} .original_name {cpu/stage1/regfile/mem[7][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][2]} .original_name {{cpu/stage1/regfile/mem[7][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][2]/QN} .original_name {cpu/stage1/regfile/mem[7][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][3]} .original_name {{cpu/stage1/regfile/mem[7][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][3]/QN} .original_name {cpu/stage1/regfile/mem[7][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][4]} .original_name {{cpu/stage1/regfile/mem[7][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][4]/QN} .original_name {cpu/stage1/regfile/mem[7][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][5]} .original_name {{cpu/stage1/regfile/mem[7][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][5]/QN} .original_name {cpu/stage1/regfile/mem[7][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][6]} .original_name {{cpu/stage1/regfile/mem[7][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][6]/QN} .original_name {cpu/stage1/regfile/mem[7][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][7]} .original_name {{cpu/stage1/regfile/mem[7][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][7]/QN} .original_name {cpu/stage1/regfile/mem[7][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][8]} .original_name {{cpu/stage1/regfile/mem[7][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][8]/QN} .original_name {cpu/stage1/regfile/mem[7][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][9]} .original_name {{cpu/stage1/regfile/mem[7][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][9]/QN} .original_name {cpu/stage1/regfile/mem[7][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][10]} .original_name {{cpu/stage1/regfile/mem[7][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][10]/QN} .original_name {cpu/stage1/regfile/mem[7][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][11]} .original_name {{cpu/stage1/regfile/mem[7][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][11]/QN} .original_name {cpu/stage1/regfile/mem[7][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][12]} .original_name {{cpu/stage1/regfile/mem[7][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][12]/QN} .original_name {cpu/stage1/regfile/mem[7][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][13]} .original_name {{cpu/stage1/regfile/mem[7][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][13]/QN} .original_name {cpu/stage1/regfile/mem[7][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][14]} .original_name {{cpu/stage1/regfile/mem[7][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][14]/QN} .original_name {cpu/stage1/regfile/mem[7][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][15]} .original_name {{cpu/stage1/regfile/mem[7][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][15]/QN} .original_name {cpu/stage1/regfile/mem[7][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][16]} .original_name {{cpu/stage1/regfile/mem[7][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][16]/QN} .original_name {cpu/stage1/regfile/mem[7][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][17]} .original_name {{cpu/stage1/regfile/mem[7][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][17]/QN} .original_name {cpu/stage1/regfile/mem[7][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][18]} .original_name {{cpu/stage1/regfile/mem[7][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][18]/QN} .original_name {cpu/stage1/regfile/mem[7][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][19]} .original_name {{cpu/stage1/regfile/mem[7][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][19]/QN} .original_name {cpu/stage1/regfile/mem[7][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][20]} .original_name {{cpu/stage1/regfile/mem[7][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][20]/QN} .original_name {cpu/stage1/regfile/mem[7][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][21]} .original_name {{cpu/stage1/regfile/mem[7][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][21]/QN} .original_name {cpu/stage1/regfile/mem[7][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][22]} .original_name {{cpu/stage1/regfile/mem[7][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][22]/QN} .original_name {cpu/stage1/regfile/mem[7][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][23]} .original_name {{cpu/stage1/regfile/mem[7][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][23]/QN} .original_name {cpu/stage1/regfile/mem[7][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][24]} .original_name {{cpu/stage1/regfile/mem[7][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][24]/QN} .original_name {cpu/stage1/regfile/mem[7][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][25]} .original_name {{cpu/stage1/regfile/mem[7][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][25]/QN} .original_name {cpu/stage1/regfile/mem[7][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][26]} .original_name {{cpu/stage1/regfile/mem[7][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][26]/QN} .original_name {cpu/stage1/regfile/mem[7][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][27]} .original_name {{cpu/stage1/regfile/mem[7][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][27]/QN} .original_name {cpu/stage1/regfile/mem[7][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][28]} .original_name {{cpu/stage1/regfile/mem[7][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][28]/QN} .original_name {cpu/stage1/regfile/mem[7][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][29]} .original_name {{cpu/stage1/regfile/mem[7][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][29]/QN} .original_name {cpu/stage1/regfile/mem[7][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][30]} .original_name {{cpu/stage1/regfile/mem[7][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][30]/QN} .original_name {cpu/stage1/regfile/mem[7][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][31]} .original_name {{cpu/stage1/regfile/mem[7][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[7][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[7][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[7][31]/QN} .original_name {cpu/stage1/regfile/mem[7][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][0]} .original_name {{cpu/stage1/regfile/mem[8][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][0]/QN} .original_name {cpu/stage1/regfile/mem[8][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][2]} .original_name {{cpu/stage1/regfile/mem[8][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][2]/QN} .original_name {cpu/stage1/regfile/mem[8][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][3]} .original_name {{cpu/stage1/regfile/mem[8][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][3]/QN} .original_name {cpu/stage1/regfile/mem[8][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][4]} .original_name {{cpu/stage1/regfile/mem[8][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][4]/QN} .original_name {cpu/stage1/regfile/mem[8][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][5]} .original_name {{cpu/stage1/regfile/mem[8][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][5]/QN} .original_name {cpu/stage1/regfile/mem[8][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][6]} .original_name {{cpu/stage1/regfile/mem[8][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][6]/QN} .original_name {cpu/stage1/regfile/mem[8][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][7]} .original_name {{cpu/stage1/regfile/mem[8][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][7]/QN} .original_name {cpu/stage1/regfile/mem[8][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][8]} .original_name {{cpu/stage1/regfile/mem[8][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][8]/QN} .original_name {cpu/stage1/regfile/mem[8][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][9]} .original_name {{cpu/stage1/regfile/mem[8][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][9]/QN} .original_name {cpu/stage1/regfile/mem[8][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][10]} .original_name {{cpu/stage1/regfile/mem[8][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][10]/QN} .original_name {cpu/stage1/regfile/mem[8][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][11]} .original_name {{cpu/stage1/regfile/mem[8][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][11]/QN} .original_name {cpu/stage1/regfile/mem[8][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][12]} .original_name {{cpu/stage1/regfile/mem[8][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][12]/QN} .original_name {cpu/stage1/regfile/mem[8][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][13]} .original_name {{cpu/stage1/regfile/mem[8][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][13]/QN} .original_name {cpu/stage1/regfile/mem[8][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][14]} .original_name {{cpu/stage1/regfile/mem[8][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][14]/QN} .original_name {cpu/stage1/regfile/mem[8][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][15]} .original_name {{cpu/stage1/regfile/mem[8][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][15]/QN} .original_name {cpu/stage1/regfile/mem[8][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][16]} .original_name {{cpu/stage1/regfile/mem[8][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][16]/QN} .original_name {cpu/stage1/regfile/mem[8][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][17]} .original_name {{cpu/stage1/regfile/mem[8][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][17]/QN} .original_name {cpu/stage1/regfile/mem[8][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][18]} .original_name {{cpu/stage1/regfile/mem[8][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][18]/QN} .original_name {cpu/stage1/regfile/mem[8][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][19]} .original_name {{cpu/stage1/regfile/mem[8][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][19]/QN} .original_name {cpu/stage1/regfile/mem[8][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][20]} .original_name {{cpu/stage1/regfile/mem[8][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][20]/QN} .original_name {cpu/stage1/regfile/mem[8][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][21]} .original_name {{cpu/stage1/regfile/mem[8][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][21]/QN} .original_name {cpu/stage1/regfile/mem[8][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][22]} .original_name {{cpu/stage1/regfile/mem[8][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][22]/QN} .original_name {cpu/stage1/regfile/mem[8][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][23]} .original_name {{cpu/stage1/regfile/mem[8][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][23]/QN} .original_name {cpu/stage1/regfile/mem[8][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][24]} .original_name {{cpu/stage1/regfile/mem[8][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][24]/QN} .original_name {cpu/stage1/regfile/mem[8][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][25]} .original_name {{cpu/stage1/regfile/mem[8][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][25]/QN} .original_name {cpu/stage1/regfile/mem[8][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][26]} .original_name {{cpu/stage1/regfile/mem[8][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][26]/QN} .original_name {cpu/stage1/regfile/mem[8][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][27]} .original_name {{cpu/stage1/regfile/mem[8][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][27]/QN} .original_name {cpu/stage1/regfile/mem[8][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][28]} .original_name {{cpu/stage1/regfile/mem[8][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][28]/QN} .original_name {cpu/stage1/regfile/mem[8][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][29]} .original_name {{cpu/stage1/regfile/mem[8][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][29]/QN} .original_name {cpu/stage1/regfile/mem[8][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][30]} .original_name {{cpu/stage1/regfile/mem[8][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][30]/QN} .original_name {cpu/stage1/regfile/mem[8][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][31]} .original_name {{cpu/stage1/regfile/mem[8][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][31]/QN} .original_name {cpu/stage1/regfile/mem[8][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][0]} .original_name {{cpu/stage1/regfile/mem[9][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][0]/QN} .original_name {cpu/stage1/regfile/mem[9][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][1]} .original_name {{cpu/stage1/regfile/mem[9][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][1]/QN} .original_name {cpu/stage1/regfile/mem[9][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][2]} .original_name {{cpu/stage1/regfile/mem[9][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][2]/QN} .original_name {cpu/stage1/regfile/mem[9][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][3]} .original_name {{cpu/stage1/regfile/mem[9][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][3]/QN} .original_name {cpu/stage1/regfile/mem[9][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][4]} .original_name {{cpu/stage1/regfile/mem[9][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][4]/QN} .original_name {cpu/stage1/regfile/mem[9][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][5]} .original_name {{cpu/stage1/regfile/mem[9][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][5]/QN} .original_name {cpu/stage1/regfile/mem[9][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][6]} .original_name {{cpu/stage1/regfile/mem[9][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][6]/QN} .original_name {cpu/stage1/regfile/mem[9][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][7]} .original_name {{cpu/stage1/regfile/mem[9][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][7]/QN} .original_name {cpu/stage1/regfile/mem[9][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][8]} .original_name {{cpu/stage1/regfile/mem[9][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][8]/QN} .original_name {cpu/stage1/regfile/mem[9][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][9]} .original_name {{cpu/stage1/regfile/mem[9][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][9]/QN} .original_name {cpu/stage1/regfile/mem[9][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][10]} .original_name {{cpu/stage1/regfile/mem[9][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][10]/QN} .original_name {cpu/stage1/regfile/mem[9][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][11]} .original_name {{cpu/stage1/regfile/mem[9][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][11]/QN} .original_name {cpu/stage1/regfile/mem[9][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][12]} .original_name {{cpu/stage1/regfile/mem[9][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][12]/QN} .original_name {cpu/stage1/regfile/mem[9][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][13]} .original_name {{cpu/stage1/regfile/mem[9][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][13]/QN} .original_name {cpu/stage1/regfile/mem[9][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][14]} .original_name {{cpu/stage1/regfile/mem[9][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][14]/QN} .original_name {cpu/stage1/regfile/mem[9][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][15]} .original_name {{cpu/stage1/regfile/mem[9][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][15]/QN} .original_name {cpu/stage1/regfile/mem[9][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][16]} .original_name {{cpu/stage1/regfile/mem[9][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][16]/QN} .original_name {cpu/stage1/regfile/mem[9][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][17]} .original_name {{cpu/stage1/regfile/mem[9][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][17]/QN} .original_name {cpu/stage1/regfile/mem[9][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][18]} .original_name {{cpu/stage1/regfile/mem[9][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][18]/QN} .original_name {cpu/stage1/regfile/mem[9][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][19]} .original_name {{cpu/stage1/regfile/mem[9][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][19]/QN} .original_name {cpu/stage1/regfile/mem[9][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][20]} .original_name {{cpu/stage1/regfile/mem[9][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][20]/QN} .original_name {cpu/stage1/regfile/mem[9][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][21]} .original_name {{cpu/stage1/regfile/mem[9][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][21]/QN} .original_name {cpu/stage1/regfile/mem[9][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][22]} .original_name {{cpu/stage1/regfile/mem[9][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][22]/QN} .original_name {cpu/stage1/regfile/mem[9][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][23]} .original_name {{cpu/stage1/regfile/mem[9][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][23]/QN} .original_name {cpu/stage1/regfile/mem[9][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][24]} .original_name {{cpu/stage1/regfile/mem[9][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][24]/QN} .original_name {cpu/stage1/regfile/mem[9][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][25]} .original_name {{cpu/stage1/regfile/mem[9][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][25]/QN} .original_name {cpu/stage1/regfile/mem[9][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][26]} .original_name {{cpu/stage1/regfile/mem[9][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][26]/QN} .original_name {cpu/stage1/regfile/mem[9][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][27]} .original_name {{cpu/stage1/regfile/mem[9][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][27]/QN} .original_name {cpu/stage1/regfile/mem[9][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][28]} .original_name {{cpu/stage1/regfile/mem[9][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][28]/QN} .original_name {cpu/stage1/regfile/mem[9][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][29]} .original_name {{cpu/stage1/regfile/mem[9][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][29]/QN} .original_name {cpu/stage1/regfile/mem[9][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][30]} .original_name {{cpu/stage1/regfile/mem[9][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][30]/QN} .original_name {cpu/stage1/regfile/mem[9][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][31]} .original_name {{cpu/stage1/regfile/mem[9][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[9][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[9][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[9][31]/QN} .original_name {cpu/stage1/regfile/mem[9][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][0]} .original_name {{cpu/stage1/regfile/mem[10][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][0]/QN} .original_name {cpu/stage1/regfile/mem[10][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][1]} .original_name {{cpu/stage1/regfile/mem[10][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][1]/QN} .original_name {cpu/stage1/regfile/mem[10][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][2]} .original_name {{cpu/stage1/regfile/mem[10][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][2]/QN} .original_name {cpu/stage1/regfile/mem[10][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][3]} .original_name {{cpu/stage1/regfile/mem[10][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][3]/QN} .original_name {cpu/stage1/regfile/mem[10][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][4]} .original_name {{cpu/stage1/regfile/mem[10][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][4]/QN} .original_name {cpu/stage1/regfile/mem[10][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][5]} .original_name {{cpu/stage1/regfile/mem[10][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][5]/QN} .original_name {cpu/stage1/regfile/mem[10][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][6]} .original_name {{cpu/stage1/regfile/mem[10][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][6]/QN} .original_name {cpu/stage1/regfile/mem[10][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][7]} .original_name {{cpu/stage1/regfile/mem[10][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][7]/QN} .original_name {cpu/stage1/regfile/mem[10][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][8]} .original_name {{cpu/stage1/regfile/mem[10][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][8]/QN} .original_name {cpu/stage1/regfile/mem[10][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][9]} .original_name {{cpu/stage1/regfile/mem[10][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][9]/QN} .original_name {cpu/stage1/regfile/mem[10][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][10]} .original_name {{cpu/stage1/regfile/mem[10][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][10]/QN} .original_name {cpu/stage1/regfile/mem[10][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][11]} .original_name {{cpu/stage1/regfile/mem[10][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][11]/QN} .original_name {cpu/stage1/regfile/mem[10][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][12]} .original_name {{cpu/stage1/regfile/mem[10][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][12]/QN} .original_name {cpu/stage1/regfile/mem[10][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][13]} .original_name {{cpu/stage1/regfile/mem[10][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][13]/QN} .original_name {cpu/stage1/regfile/mem[10][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][14]} .original_name {{cpu/stage1/regfile/mem[10][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][14]/QN} .original_name {cpu/stage1/regfile/mem[10][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][15]} .original_name {{cpu/stage1/regfile/mem[10][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][15]/QN} .original_name {cpu/stage1/regfile/mem[10][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][16]} .original_name {{cpu/stage1/regfile/mem[10][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][16]/QN} .original_name {cpu/stage1/regfile/mem[10][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][17]} .original_name {{cpu/stage1/regfile/mem[10][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][17]/QN} .original_name {cpu/stage1/regfile/mem[10][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][18]} .original_name {{cpu/stage1/regfile/mem[10][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][18]/QN} .original_name {cpu/stage1/regfile/mem[10][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][19]} .original_name {{cpu/stage1/regfile/mem[10][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][19]/QN} .original_name {cpu/stage1/regfile/mem[10][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][20]} .original_name {{cpu/stage1/regfile/mem[10][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][20]/QN} .original_name {cpu/stage1/regfile/mem[10][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][21]} .original_name {{cpu/stage1/regfile/mem[10][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][21]/QN} .original_name {cpu/stage1/regfile/mem[10][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][22]} .original_name {{cpu/stage1/regfile/mem[10][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][22]/QN} .original_name {cpu/stage1/regfile/mem[10][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][23]} .original_name {{cpu/stage1/regfile/mem[10][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][23]/QN} .original_name {cpu/stage1/regfile/mem[10][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][24]} .original_name {{cpu/stage1/regfile/mem[10][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][24]/QN} .original_name {cpu/stage1/regfile/mem[10][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][25]} .original_name {{cpu/stage1/regfile/mem[10][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][25]/QN} .original_name {cpu/stage1/regfile/mem[10][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][26]} .original_name {{cpu/stage1/regfile/mem[10][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][26]/QN} .original_name {cpu/stage1/regfile/mem[10][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][27]} .original_name {{cpu/stage1/regfile/mem[10][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][27]/QN} .original_name {cpu/stage1/regfile/mem[10][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][28]} .original_name {{cpu/stage1/regfile/mem[10][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][28]/QN} .original_name {cpu/stage1/regfile/mem[10][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][29]} .original_name {{cpu/stage1/regfile/mem[10][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][29]/QN} .original_name {cpu/stage1/regfile/mem[10][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][30]} .original_name {{cpu/stage1/regfile/mem[10][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][30]/QN} .original_name {cpu/stage1/regfile/mem[10][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][31]} .original_name {{cpu/stage1/regfile/mem[10][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[10][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[10][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[10][31]/QN} .original_name {cpu/stage1/regfile/mem[10][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][0]} .original_name {{cpu/stage1/regfile/mem[11][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][0]/QN} .original_name {cpu/stage1/regfile/mem[11][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][1]} .original_name {{cpu/stage1/regfile/mem[11][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][1]/QN} .original_name {cpu/stage1/regfile/mem[11][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][2]} .original_name {{cpu/stage1/regfile/mem[11][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][2]/QN} .original_name {cpu/stage1/regfile/mem[11][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][3]} .original_name {{cpu/stage1/regfile/mem[11][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][3]/QN} .original_name {cpu/stage1/regfile/mem[11][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][4]} .original_name {{cpu/stage1/regfile/mem[11][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][4]/QN} .original_name {cpu/stage1/regfile/mem[11][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][5]} .original_name {{cpu/stage1/regfile/mem[11][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][5]/QN} .original_name {cpu/stage1/regfile/mem[11][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][6]} .original_name {{cpu/stage1/regfile/mem[11][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][6]/QN} .original_name {cpu/stage1/regfile/mem[11][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][7]} .original_name {{cpu/stage1/regfile/mem[11][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][7]/QN} .original_name {cpu/stage1/regfile/mem[11][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][8]} .original_name {{cpu/stage1/regfile/mem[11][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][8]/QN} .original_name {cpu/stage1/regfile/mem[11][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][9]} .original_name {{cpu/stage1/regfile/mem[11][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][9]/QN} .original_name {cpu/stage1/regfile/mem[11][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][10]} .original_name {{cpu/stage1/regfile/mem[11][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][10]/QN} .original_name {cpu/stage1/regfile/mem[11][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][11]} .original_name {{cpu/stage1/regfile/mem[11][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][11]/QN} .original_name {cpu/stage1/regfile/mem[11][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][12]} .original_name {{cpu/stage1/regfile/mem[11][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][12]/QN} .original_name {cpu/stage1/regfile/mem[11][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][13]} .original_name {{cpu/stage1/regfile/mem[11][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][13]/QN} .original_name {cpu/stage1/regfile/mem[11][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][14]} .original_name {{cpu/stage1/regfile/mem[11][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][14]/QN} .original_name {cpu/stage1/regfile/mem[11][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][15]} .original_name {{cpu/stage1/regfile/mem[11][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][15]/QN} .original_name {cpu/stage1/regfile/mem[11][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][16]} .original_name {{cpu/stage1/regfile/mem[11][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][16]/QN} .original_name {cpu/stage1/regfile/mem[11][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][17]} .original_name {{cpu/stage1/regfile/mem[11][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][17]/QN} .original_name {cpu/stage1/regfile/mem[11][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][18]} .original_name {{cpu/stage1/regfile/mem[11][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][18]/QN} .original_name {cpu/stage1/regfile/mem[11][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][19]} .original_name {{cpu/stage1/regfile/mem[11][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][19]/QN} .original_name {cpu/stage1/regfile/mem[11][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][20]} .original_name {{cpu/stage1/regfile/mem[11][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][20]/QN} .original_name {cpu/stage1/regfile/mem[11][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][21]} .original_name {{cpu/stage1/regfile/mem[11][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][21]/QN} .original_name {cpu/stage1/regfile/mem[11][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][22]} .original_name {{cpu/stage1/regfile/mem[11][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][22]/QN} .original_name {cpu/stage1/regfile/mem[11][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][23]} .original_name {{cpu/stage1/regfile/mem[11][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][23]/QN} .original_name {cpu/stage1/regfile/mem[11][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][24]} .original_name {{cpu/stage1/regfile/mem[11][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][24]/QN} .original_name {cpu/stage1/regfile/mem[11][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][25]} .original_name {{cpu/stage1/regfile/mem[11][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][25]/QN} .original_name {cpu/stage1/regfile/mem[11][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][26]} .original_name {{cpu/stage1/regfile/mem[11][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][26]/QN} .original_name {cpu/stage1/regfile/mem[11][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][27]} .original_name {{cpu/stage1/regfile/mem[11][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][27]/QN} .original_name {cpu/stage1/regfile/mem[11][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][28]} .original_name {{cpu/stage1/regfile/mem[11][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][28]/QN} .original_name {cpu/stage1/regfile/mem[11][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][29]} .original_name {{cpu/stage1/regfile/mem[11][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][29]/QN} .original_name {cpu/stage1/regfile/mem[11][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][30]} .original_name {{cpu/stage1/regfile/mem[11][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][30]/QN} .original_name {cpu/stage1/regfile/mem[11][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][31]} .original_name {{cpu/stage1/regfile/mem[11][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[11][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[11][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[11][31]/QN} .original_name {cpu/stage1/regfile/mem[11][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][0]} .original_name {{cpu/stage1/regfile/mem[12][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][0]/QN} .original_name {cpu/stage1/regfile/mem[12][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][1]} .original_name {{cpu/stage1/regfile/mem[12][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][1]/QN} .original_name {cpu/stage1/regfile/mem[12][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][2]} .original_name {{cpu/stage1/regfile/mem[12][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][2]/QN} .original_name {cpu/stage1/regfile/mem[12][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][3]} .original_name {{cpu/stage1/regfile/mem[12][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][3]/QN} .original_name {cpu/stage1/regfile/mem[12][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][4]} .original_name {{cpu/stage1/regfile/mem[12][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][4]/QN} .original_name {cpu/stage1/regfile/mem[12][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][5]} .original_name {{cpu/stage1/regfile/mem[12][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][5]/QN} .original_name {cpu/stage1/regfile/mem[12][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][6]} .original_name {{cpu/stage1/regfile/mem[12][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][6]/QN} .original_name {cpu/stage1/regfile/mem[12][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][7]} .original_name {{cpu/stage1/regfile/mem[12][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][7]/QN} .original_name {cpu/stage1/regfile/mem[12][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][8]} .original_name {{cpu/stage1/regfile/mem[12][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][8]/QN} .original_name {cpu/stage1/regfile/mem[12][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][9]} .original_name {{cpu/stage1/regfile/mem[12][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][9]/QN} .original_name {cpu/stage1/regfile/mem[12][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][10]} .original_name {{cpu/stage1/regfile/mem[12][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][10]/QN} .original_name {cpu/stage1/regfile/mem[12][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][11]} .original_name {{cpu/stage1/regfile/mem[12][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][11]/QN} .original_name {cpu/stage1/regfile/mem[12][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][12]} .original_name {{cpu/stage1/regfile/mem[12][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][12]/QN} .original_name {cpu/stage1/regfile/mem[12][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][13]} .original_name {{cpu/stage1/regfile/mem[12][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][13]/QN} .original_name {cpu/stage1/regfile/mem[12][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][14]} .original_name {{cpu/stage1/regfile/mem[12][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][14]/QN} .original_name {cpu/stage1/regfile/mem[12][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][15]} .original_name {{cpu/stage1/regfile/mem[12][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][15]/QN} .original_name {cpu/stage1/regfile/mem[12][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][16]} .original_name {{cpu/stage1/regfile/mem[12][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][16]/QN} .original_name {cpu/stage1/regfile/mem[12][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][17]} .original_name {{cpu/stage1/regfile/mem[12][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][17]/QN} .original_name {cpu/stage1/regfile/mem[12][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][18]} .original_name {{cpu/stage1/regfile/mem[12][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][18]/QN} .original_name {cpu/stage1/regfile/mem[12][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][19]} .original_name {{cpu/stage1/regfile/mem[12][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][19]/QN} .original_name {cpu/stage1/regfile/mem[12][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][20]} .original_name {{cpu/stage1/regfile/mem[12][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][20]/QN} .original_name {cpu/stage1/regfile/mem[12][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][21]} .original_name {{cpu/stage1/regfile/mem[12][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][21]/QN} .original_name {cpu/stage1/regfile/mem[12][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][22]} .original_name {{cpu/stage1/regfile/mem[12][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][22]/QN} .original_name {cpu/stage1/regfile/mem[12][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][23]} .original_name {{cpu/stage1/regfile/mem[12][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][23]/QN} .original_name {cpu/stage1/regfile/mem[12][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][24]} .original_name {{cpu/stage1/regfile/mem[12][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][24]/QN} .original_name {cpu/stage1/regfile/mem[12][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][25]} .original_name {{cpu/stage1/regfile/mem[12][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][25]/QN} .original_name {cpu/stage1/regfile/mem[12][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][26]} .original_name {{cpu/stage1/regfile/mem[12][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][26]/QN} .original_name {cpu/stage1/regfile/mem[12][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][27]} .original_name {{cpu/stage1/regfile/mem[12][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][27]/QN} .original_name {cpu/stage1/regfile/mem[12][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][28]} .original_name {{cpu/stage1/regfile/mem[12][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][28]/QN} .original_name {cpu/stage1/regfile/mem[12][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][29]} .original_name {{cpu/stage1/regfile/mem[12][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][29]/QN} .original_name {cpu/stage1/regfile/mem[12][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][30]} .original_name {{cpu/stage1/regfile/mem[12][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][30]/QN} .original_name {cpu/stage1/regfile/mem[12][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][31]} .original_name {{cpu/stage1/regfile/mem[12][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[12][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[12][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[12][31]/QN} .original_name {cpu/stage1/regfile/mem[12][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][0]} .original_name {{cpu/stage1/regfile/mem[13][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][0]/QN} .original_name {cpu/stage1/regfile/mem[13][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][1]} .original_name {{cpu/stage1/regfile/mem[13][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][1]/QN} .original_name {cpu/stage1/regfile/mem[13][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][2]} .original_name {{cpu/stage1/regfile/mem[13][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][2]/QN} .original_name {cpu/stage1/regfile/mem[13][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][3]} .original_name {{cpu/stage1/regfile/mem[13][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][3]/QN} .original_name {cpu/stage1/regfile/mem[13][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][4]} .original_name {{cpu/stage1/regfile/mem[13][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][4]/QN} .original_name {cpu/stage1/regfile/mem[13][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][5]} .original_name {{cpu/stage1/regfile/mem[13][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][5]/QN} .original_name {cpu/stage1/regfile/mem[13][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][6]} .original_name {{cpu/stage1/regfile/mem[13][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][6]/QN} .original_name {cpu/stage1/regfile/mem[13][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][7]} .original_name {{cpu/stage1/regfile/mem[13][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][7]/QN} .original_name {cpu/stage1/regfile/mem[13][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][8]} .original_name {{cpu/stage1/regfile/mem[13][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][8]/QN} .original_name {cpu/stage1/regfile/mem[13][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][9]} .original_name {{cpu/stage1/regfile/mem[13][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][9]/QN} .original_name {cpu/stage1/regfile/mem[13][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][10]} .original_name {{cpu/stage1/regfile/mem[13][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][10]/QN} .original_name {cpu/stage1/regfile/mem[13][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][11]} .original_name {{cpu/stage1/regfile/mem[13][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][11]/QN} .original_name {cpu/stage1/regfile/mem[13][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][12]} .original_name {{cpu/stage1/regfile/mem[13][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][12]/QN} .original_name {cpu/stage1/regfile/mem[13][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][13]} .original_name {{cpu/stage1/regfile/mem[13][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][13]/QN} .original_name {cpu/stage1/regfile/mem[13][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][14]} .original_name {{cpu/stage1/regfile/mem[13][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][14]/QN} .original_name {cpu/stage1/regfile/mem[13][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][15]} .original_name {{cpu/stage1/regfile/mem[13][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][15]/QN} .original_name {cpu/stage1/regfile/mem[13][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][16]} .original_name {{cpu/stage1/regfile/mem[13][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][16]/QN} .original_name {cpu/stage1/regfile/mem[13][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][17]} .original_name {{cpu/stage1/regfile/mem[13][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][17]/QN} .original_name {cpu/stage1/regfile/mem[13][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][18]} .original_name {{cpu/stage1/regfile/mem[13][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][18]/QN} .original_name {cpu/stage1/regfile/mem[13][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][19]} .original_name {{cpu/stage1/regfile/mem[13][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][19]/QN} .original_name {cpu/stage1/regfile/mem[13][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][20]} .original_name {{cpu/stage1/regfile/mem[13][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][20]/QN} .original_name {cpu/stage1/regfile/mem[13][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][21]} .original_name {{cpu/stage1/regfile/mem[13][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][21]/QN} .original_name {cpu/stage1/regfile/mem[13][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][22]} .original_name {{cpu/stage1/regfile/mem[13][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][22]/QN} .original_name {cpu/stage1/regfile/mem[13][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][23]} .original_name {{cpu/stage1/regfile/mem[13][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][23]/QN} .original_name {cpu/stage1/regfile/mem[13][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][24]} .original_name {{cpu/stage1/regfile/mem[13][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][24]/QN} .original_name {cpu/stage1/regfile/mem[13][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][25]} .original_name {{cpu/stage1/regfile/mem[13][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][25]/QN} .original_name {cpu/stage1/regfile/mem[13][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][26]} .original_name {{cpu/stage1/regfile/mem[13][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][26]/QN} .original_name {cpu/stage1/regfile/mem[13][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][27]} .original_name {{cpu/stage1/regfile/mem[13][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][27]/QN} .original_name {cpu/stage1/regfile/mem[13][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][28]} .original_name {{cpu/stage1/regfile/mem[13][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][28]/QN} .original_name {cpu/stage1/regfile/mem[13][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][29]} .original_name {{cpu/stage1/regfile/mem[13][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][29]/QN} .original_name {cpu/stage1/regfile/mem[13][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][30]} .original_name {{cpu/stage1/regfile/mem[13][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][30]/QN} .original_name {cpu/stage1/regfile/mem[13][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][31]} .original_name {{cpu/stage1/regfile/mem[13][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[13][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[13][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[13][31]/QN} .original_name {cpu/stage1/regfile/mem[13][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][0]} .original_name {{cpu/stage1/regfile/mem[14][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][0]/QN} .original_name {cpu/stage1/regfile/mem[14][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][1]} .original_name {{cpu/stage1/regfile/mem[14][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][1]/QN} .original_name {cpu/stage1/regfile/mem[14][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][2]} .original_name {{cpu/stage1/regfile/mem[14][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][2]/QN} .original_name {cpu/stage1/regfile/mem[14][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][3]} .original_name {{cpu/stage1/regfile/mem[14][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][3]/QN} .original_name {cpu/stage1/regfile/mem[14][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][4]} .original_name {{cpu/stage1/regfile/mem[14][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][4]/QN} .original_name {cpu/stage1/regfile/mem[14][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][5]} .original_name {{cpu/stage1/regfile/mem[14][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][5]/QN} .original_name {cpu/stage1/regfile/mem[14][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][6]} .original_name {{cpu/stage1/regfile/mem[14][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][6]/QN} .original_name {cpu/stage1/regfile/mem[14][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][7]} .original_name {{cpu/stage1/regfile/mem[14][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][7]/QN} .original_name {cpu/stage1/regfile/mem[14][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][8]} .original_name {{cpu/stage1/regfile/mem[14][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][8]/QN} .original_name {cpu/stage1/regfile/mem[14][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][9]} .original_name {{cpu/stage1/regfile/mem[14][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][9]/QN} .original_name {cpu/stage1/regfile/mem[14][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][10]} .original_name {{cpu/stage1/regfile/mem[14][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][10]/QN} .original_name {cpu/stage1/regfile/mem[14][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][11]} .original_name {{cpu/stage1/regfile/mem[14][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][11]/QN} .original_name {cpu/stage1/regfile/mem[14][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][12]} .original_name {{cpu/stage1/regfile/mem[14][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][12]/QN} .original_name {cpu/stage1/regfile/mem[14][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][13]} .original_name {{cpu/stage1/regfile/mem[14][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][13]/QN} .original_name {cpu/stage1/regfile/mem[14][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][14]} .original_name {{cpu/stage1/regfile/mem[14][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][14]/QN} .original_name {cpu/stage1/regfile/mem[14][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][15]} .original_name {{cpu/stage1/regfile/mem[14][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][15]/QN} .original_name {cpu/stage1/regfile/mem[14][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][16]} .original_name {{cpu/stage1/regfile/mem[14][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][16]/QN} .original_name {cpu/stage1/regfile/mem[14][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][17]} .original_name {{cpu/stage1/regfile/mem[14][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][17]/QN} .original_name {cpu/stage1/regfile/mem[14][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][18]} .original_name {{cpu/stage1/regfile/mem[14][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][18]/QN} .original_name {cpu/stage1/regfile/mem[14][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][19]} .original_name {{cpu/stage1/regfile/mem[14][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][19]/QN} .original_name {cpu/stage1/regfile/mem[14][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][20]} .original_name {{cpu/stage1/regfile/mem[14][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][20]/QN} .original_name {cpu/stage1/regfile/mem[14][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][21]} .original_name {{cpu/stage1/regfile/mem[14][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][21]/QN} .original_name {cpu/stage1/regfile/mem[14][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][22]} .original_name {{cpu/stage1/regfile/mem[14][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][22]/QN} .original_name {cpu/stage1/regfile/mem[14][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][23]} .original_name {{cpu/stage1/regfile/mem[14][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][23]/QN} .original_name {cpu/stage1/regfile/mem[14][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][24]} .original_name {{cpu/stage1/regfile/mem[14][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][24]/QN} .original_name {cpu/stage1/regfile/mem[14][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][26]} .original_name {{cpu/stage1/regfile/mem[14][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][26]/QN} .original_name {cpu/stage1/regfile/mem[14][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][27]} .original_name {{cpu/stage1/regfile/mem[14][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][27]/QN} .original_name {cpu/stage1/regfile/mem[14][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][28]} .original_name {{cpu/stage1/regfile/mem[14][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][28]/QN} .original_name {cpu/stage1/regfile/mem[14][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][29]} .original_name {{cpu/stage1/regfile/mem[14][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][29]/QN} .original_name {cpu/stage1/regfile/mem[14][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][30]} .original_name {{cpu/stage1/regfile/mem[14][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][30]/QN} .original_name {cpu/stage1/regfile/mem[14][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][31]} .original_name {{cpu/stage1/regfile/mem[14][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][31]/QN} .original_name {cpu/stage1/regfile/mem[14][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][0]} .original_name {{cpu/stage1/regfile/mem[15][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][0]/QN} .original_name {cpu/stage1/regfile/mem[15][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][1]} .original_name {{cpu/stage1/regfile/mem[15][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][1]/QN} .original_name {cpu/stage1/regfile/mem[15][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][2]} .original_name {{cpu/stage1/regfile/mem[15][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][2]/QN} .original_name {cpu/stage1/regfile/mem[15][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][3]} .original_name {{cpu/stage1/regfile/mem[15][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][3]/QN} .original_name {cpu/stage1/regfile/mem[15][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][4]} .original_name {{cpu/stage1/regfile/mem[15][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][4]/QN} .original_name {cpu/stage1/regfile/mem[15][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][5]} .original_name {{cpu/stage1/regfile/mem[15][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][5]/QN} .original_name {cpu/stage1/regfile/mem[15][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][6]} .original_name {{cpu/stage1/regfile/mem[15][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][6]/QN} .original_name {cpu/stage1/regfile/mem[15][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][7]} .original_name {{cpu/stage1/regfile/mem[15][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][7]/QN} .original_name {cpu/stage1/regfile/mem[15][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][8]} .original_name {{cpu/stage1/regfile/mem[15][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][8]/QN} .original_name {cpu/stage1/regfile/mem[15][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][9]} .original_name {{cpu/stage1/regfile/mem[15][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][9]/QN} .original_name {cpu/stage1/regfile/mem[15][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][10]} .original_name {{cpu/stage1/regfile/mem[15][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][10]/QN} .original_name {cpu/stage1/regfile/mem[15][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][11]} .original_name {{cpu/stage1/regfile/mem[15][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][11]/QN} .original_name {cpu/stage1/regfile/mem[15][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][12]} .original_name {{cpu/stage1/regfile/mem[15][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][12]/QN} .original_name {cpu/stage1/regfile/mem[15][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][13]} .original_name {{cpu/stage1/regfile/mem[15][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][13]/QN} .original_name {cpu/stage1/regfile/mem[15][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][14]} .original_name {{cpu/stage1/regfile/mem[15][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][14]/QN} .original_name {cpu/stage1/regfile/mem[15][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][15]} .original_name {{cpu/stage1/regfile/mem[15][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][15]/QN} .original_name {cpu/stage1/regfile/mem[15][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][16]} .original_name {{cpu/stage1/regfile/mem[15][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][16]/QN} .original_name {cpu/stage1/regfile/mem[15][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][17]} .original_name {{cpu/stage1/regfile/mem[15][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][17]/QN} .original_name {cpu/stage1/regfile/mem[15][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][18]} .original_name {{cpu/stage1/regfile/mem[15][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][18]/QN} .original_name {cpu/stage1/regfile/mem[15][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][19]} .original_name {{cpu/stage1/regfile/mem[15][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][19]/QN} .original_name {cpu/stage1/regfile/mem[15][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][20]} .original_name {{cpu/stage1/regfile/mem[15][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][20]/QN} .original_name {cpu/stage1/regfile/mem[15][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][21]} .original_name {{cpu/stage1/regfile/mem[15][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][21]/QN} .original_name {cpu/stage1/regfile/mem[15][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][22]} .original_name {{cpu/stage1/regfile/mem[15][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][22]/QN} .original_name {cpu/stage1/regfile/mem[15][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][23]} .original_name {{cpu/stage1/regfile/mem[15][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][23]/QN} .original_name {cpu/stage1/regfile/mem[15][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][24]} .original_name {{cpu/stage1/regfile/mem[15][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][24]/QN} .original_name {cpu/stage1/regfile/mem[15][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][25]} .original_name {{cpu/stage1/regfile/mem[15][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][25]/QN} .original_name {cpu/stage1/regfile/mem[15][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][26]} .original_name {{cpu/stage1/regfile/mem[15][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][26]/QN} .original_name {cpu/stage1/regfile/mem[15][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][27]} .original_name {{cpu/stage1/regfile/mem[15][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][27]/QN} .original_name {cpu/stage1/regfile/mem[15][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][28]} .original_name {{cpu/stage1/regfile/mem[15][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][28]/QN} .original_name {cpu/stage1/regfile/mem[15][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][29]} .original_name {{cpu/stage1/regfile/mem[15][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][29]/QN} .original_name {cpu/stage1/regfile/mem[15][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][30]} .original_name {{cpu/stage1/regfile/mem[15][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][30]/QN} .original_name {cpu/stage1/regfile/mem[15][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][31]} .original_name {{cpu/stage1/regfile/mem[15][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[15][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[15][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[15][31]/QN} .original_name {cpu/stage1/regfile/mem[15][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][0]} .original_name {{cpu/stage1/regfile/mem[16][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][0]/QN} .original_name {cpu/stage1/regfile/mem[16][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][1]} .original_name {{cpu/stage1/regfile/mem[16][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][1]/QN} .original_name {cpu/stage1/regfile/mem[16][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][2]} .original_name {{cpu/stage1/regfile/mem[16][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][2]/QN} .original_name {cpu/stage1/regfile/mem[16][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][3]} .original_name {{cpu/stage1/regfile/mem[16][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][3]/QN} .original_name {cpu/stage1/regfile/mem[16][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][4]} .original_name {{cpu/stage1/regfile/mem[16][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][4]/QN} .original_name {cpu/stage1/regfile/mem[16][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][5]} .original_name {{cpu/stage1/regfile/mem[16][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][5]/QN} .original_name {cpu/stage1/regfile/mem[16][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][6]} .original_name {{cpu/stage1/regfile/mem[16][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][6]/QN} .original_name {cpu/stage1/regfile/mem[16][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][7]} .original_name {{cpu/stage1/regfile/mem[16][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][7]/QN} .original_name {cpu/stage1/regfile/mem[16][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][8]} .original_name {{cpu/stage1/regfile/mem[16][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][8]/QN} .original_name {cpu/stage1/regfile/mem[16][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][9]} .original_name {{cpu/stage1/regfile/mem[16][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][9]/QN} .original_name {cpu/stage1/regfile/mem[16][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][10]} .original_name {{cpu/stage1/regfile/mem[16][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][10]/QN} .original_name {cpu/stage1/regfile/mem[16][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][11]} .original_name {{cpu/stage1/regfile/mem[16][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][11]/QN} .original_name {cpu/stage1/regfile/mem[16][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][12]} .original_name {{cpu/stage1/regfile/mem[16][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][12]/QN} .original_name {cpu/stage1/regfile/mem[16][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][13]} .original_name {{cpu/stage1/regfile/mem[16][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][13]/QN} .original_name {cpu/stage1/regfile/mem[16][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][14]} .original_name {{cpu/stage1/regfile/mem[16][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][14]/QN} .original_name {cpu/stage1/regfile/mem[16][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][15]} .original_name {{cpu/stage1/regfile/mem[16][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][15]/QN} .original_name {cpu/stage1/regfile/mem[16][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][16]} .original_name {{cpu/stage1/regfile/mem[16][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][16]/QN} .original_name {cpu/stage1/regfile/mem[16][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][17]} .original_name {{cpu/stage1/regfile/mem[16][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][17]/QN} .original_name {cpu/stage1/regfile/mem[16][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][18]} .original_name {{cpu/stage1/regfile/mem[16][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][18]/QN} .original_name {cpu/stage1/regfile/mem[16][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][19]} .original_name {{cpu/stage1/regfile/mem[16][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][19]/QN} .original_name {cpu/stage1/regfile/mem[16][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][20]} .original_name {{cpu/stage1/regfile/mem[16][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][20]/QN} .original_name {cpu/stage1/regfile/mem[16][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][21]} .original_name {{cpu/stage1/regfile/mem[16][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][21]/QN} .original_name {cpu/stage1/regfile/mem[16][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][22]} .original_name {{cpu/stage1/regfile/mem[16][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][22]/QN} .original_name {cpu/stage1/regfile/mem[16][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][23]} .original_name {{cpu/stage1/regfile/mem[16][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][23]/QN} .original_name {cpu/stage1/regfile/mem[16][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][24]} .original_name {{cpu/stage1/regfile/mem[16][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][24]/QN} .original_name {cpu/stage1/regfile/mem[16][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][25]} .original_name {{cpu/stage1/regfile/mem[16][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][25]/QN} .original_name {cpu/stage1/regfile/mem[16][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][26]} .original_name {{cpu/stage1/regfile/mem[16][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][26]/QN} .original_name {cpu/stage1/regfile/mem[16][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][27]} .original_name {{cpu/stage1/regfile/mem[16][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][27]/QN} .original_name {cpu/stage1/regfile/mem[16][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][28]} .original_name {{cpu/stage1/regfile/mem[16][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][28]/QN} .original_name {cpu/stage1/regfile/mem[16][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][29]} .original_name {{cpu/stage1/regfile/mem[16][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][29]/QN} .original_name {cpu/stage1/regfile/mem[16][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][30]} .original_name {{cpu/stage1/regfile/mem[16][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][30]/QN} .original_name {cpu/stage1/regfile/mem[16][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][31]} .original_name {{cpu/stage1/regfile/mem[16][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[16][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[16][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[16][31]/QN} .original_name {cpu/stage1/regfile/mem[16][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][0]} .original_name {{cpu/stage1/regfile/mem[17][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][0]/QN} .original_name {cpu/stage1/regfile/mem[17][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][1]} .original_name {{cpu/stage1/regfile/mem[17][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][1]/QN} .original_name {cpu/stage1/regfile/mem[17][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][2]} .original_name {{cpu/stage1/regfile/mem[17][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][2]/QN} .original_name {cpu/stage1/regfile/mem[17][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][3]} .original_name {{cpu/stage1/regfile/mem[17][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][3]/QN} .original_name {cpu/stage1/regfile/mem[17][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][4]} .original_name {{cpu/stage1/regfile/mem[17][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][4]/QN} .original_name {cpu/stage1/regfile/mem[17][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][5]} .original_name {{cpu/stage1/regfile/mem[17][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][5]/QN} .original_name {cpu/stage1/regfile/mem[17][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][6]} .original_name {{cpu/stage1/regfile/mem[17][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][6]/QN} .original_name {cpu/stage1/regfile/mem[17][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][7]} .original_name {{cpu/stage1/regfile/mem[17][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][7]/QN} .original_name {cpu/stage1/regfile/mem[17][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][8]} .original_name {{cpu/stage1/regfile/mem[17][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][8]/QN} .original_name {cpu/stage1/regfile/mem[17][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][9]} .original_name {{cpu/stage1/regfile/mem[17][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][9]/QN} .original_name {cpu/stage1/regfile/mem[17][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][10]} .original_name {{cpu/stage1/regfile/mem[17][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][10]/QN} .original_name {cpu/stage1/regfile/mem[17][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][11]} .original_name {{cpu/stage1/regfile/mem[17][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][11]/QN} .original_name {cpu/stage1/regfile/mem[17][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][12]} .original_name {{cpu/stage1/regfile/mem[17][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][12]/QN} .original_name {cpu/stage1/regfile/mem[17][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][13]} .original_name {{cpu/stage1/regfile/mem[17][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][13]/QN} .original_name {cpu/stage1/regfile/mem[17][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][14]} .original_name {{cpu/stage1/regfile/mem[17][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][14]/QN} .original_name {cpu/stage1/regfile/mem[17][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][15]} .original_name {{cpu/stage1/regfile/mem[17][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][15]/QN} .original_name {cpu/stage1/regfile/mem[17][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][16]} .original_name {{cpu/stage1/regfile/mem[17][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][16]/QN} .original_name {cpu/stage1/regfile/mem[17][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][17]} .original_name {{cpu/stage1/regfile/mem[17][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][17]/QN} .original_name {cpu/stage1/regfile/mem[17][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][18]} .original_name {{cpu/stage1/regfile/mem[17][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][18]/QN} .original_name {cpu/stage1/regfile/mem[17][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][19]} .original_name {{cpu/stage1/regfile/mem[17][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][19]/QN} .original_name {cpu/stage1/regfile/mem[17][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][20]} .original_name {{cpu/stage1/regfile/mem[17][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][20]/QN} .original_name {cpu/stage1/regfile/mem[17][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][21]} .original_name {{cpu/stage1/regfile/mem[17][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][21]/QN} .original_name {cpu/stage1/regfile/mem[17][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][22]} .original_name {{cpu/stage1/regfile/mem[17][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][22]/QN} .original_name {cpu/stage1/regfile/mem[17][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][23]} .original_name {{cpu/stage1/regfile/mem[17][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][23]/QN} .original_name {cpu/stage1/regfile/mem[17][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][24]} .original_name {{cpu/stage1/regfile/mem[17][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][24]/QN} .original_name {cpu/stage1/regfile/mem[17][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][25]} .original_name {{cpu/stage1/regfile/mem[17][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][25]/QN} .original_name {cpu/stage1/regfile/mem[17][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][26]} .original_name {{cpu/stage1/regfile/mem[17][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][26]/QN} .original_name {cpu/stage1/regfile/mem[17][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][27]} .original_name {{cpu/stage1/regfile/mem[17][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][27]/QN} .original_name {cpu/stage1/regfile/mem[17][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][28]} .original_name {{cpu/stage1/regfile/mem[17][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][28]/QN} .original_name {cpu/stage1/regfile/mem[17][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][29]} .original_name {{cpu/stage1/regfile/mem[17][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][29]/QN} .original_name {cpu/stage1/regfile/mem[17][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][30]} .original_name {{cpu/stage1/regfile/mem[17][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][30]/QN} .original_name {cpu/stage1/regfile/mem[17][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][31]} .original_name {{cpu/stage1/regfile/mem[17][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[17][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[17][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[17][31]/QN} .original_name {cpu/stage1/regfile/mem[17][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][0]} .original_name {{cpu/stage1/regfile/mem[18][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][0]/QN} .original_name {cpu/stage1/regfile/mem[18][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][1]} .original_name {{cpu/stage1/regfile/mem[18][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][1]/QN} .original_name {cpu/stage1/regfile/mem[18][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][2]} .original_name {{cpu/stage1/regfile/mem[18][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][2]/QN} .original_name {cpu/stage1/regfile/mem[18][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][3]} .original_name {{cpu/stage1/regfile/mem[18][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][3]/QN} .original_name {cpu/stage1/regfile/mem[18][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][4]} .original_name {{cpu/stage1/regfile/mem[18][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][4]/QN} .original_name {cpu/stage1/regfile/mem[18][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][5]} .original_name {{cpu/stage1/regfile/mem[18][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][5]/QN} .original_name {cpu/stage1/regfile/mem[18][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][6]} .original_name {{cpu/stage1/regfile/mem[18][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][6]/QN} .original_name {cpu/stage1/regfile/mem[18][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][7]} .original_name {{cpu/stage1/regfile/mem[18][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][7]/QN} .original_name {cpu/stage1/regfile/mem[18][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][8]} .original_name {{cpu/stage1/regfile/mem[18][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][8]/QN} .original_name {cpu/stage1/regfile/mem[18][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][9]} .original_name {{cpu/stage1/regfile/mem[18][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][9]/QN} .original_name {cpu/stage1/regfile/mem[18][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][10]} .original_name {{cpu/stage1/regfile/mem[18][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][10]/QN} .original_name {cpu/stage1/regfile/mem[18][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][11]} .original_name {{cpu/stage1/regfile/mem[18][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][11]/QN} .original_name {cpu/stage1/regfile/mem[18][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][12]} .original_name {{cpu/stage1/regfile/mem[18][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][12]/QN} .original_name {cpu/stage1/regfile/mem[18][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][13]} .original_name {{cpu/stage1/regfile/mem[18][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][13]/QN} .original_name {cpu/stage1/regfile/mem[18][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][14]} .original_name {{cpu/stage1/regfile/mem[18][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][14]/QN} .original_name {cpu/stage1/regfile/mem[18][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][15]} .original_name {{cpu/stage1/regfile/mem[18][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][15]/QN} .original_name {cpu/stage1/regfile/mem[18][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][16]} .original_name {{cpu/stage1/regfile/mem[18][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][16]/QN} .original_name {cpu/stage1/regfile/mem[18][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][17]} .original_name {{cpu/stage1/regfile/mem[18][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][17]/QN} .original_name {cpu/stage1/regfile/mem[18][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][18]} .original_name {{cpu/stage1/regfile/mem[18][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][18]/QN} .original_name {cpu/stage1/regfile/mem[18][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][20]} .original_name {{cpu/stage1/regfile/mem[18][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][20]/QN} .original_name {cpu/stage1/regfile/mem[18][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][21]} .original_name {{cpu/stage1/regfile/mem[18][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][21]/QN} .original_name {cpu/stage1/regfile/mem[18][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][22]} .original_name {{cpu/stage1/regfile/mem[18][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][22]/QN} .original_name {cpu/stage1/regfile/mem[18][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][23]} .original_name {{cpu/stage1/regfile/mem[18][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][23]/QN} .original_name {cpu/stage1/regfile/mem[18][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][24]} .original_name {{cpu/stage1/regfile/mem[18][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][24]/QN} .original_name {cpu/stage1/regfile/mem[18][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][25]} .original_name {{cpu/stage1/regfile/mem[18][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][25]/QN} .original_name {cpu/stage1/regfile/mem[18][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][26]} .original_name {{cpu/stage1/regfile/mem[18][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][26]/QN} .original_name {cpu/stage1/regfile/mem[18][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][27]} .original_name {{cpu/stage1/regfile/mem[18][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][27]/QN} .original_name {cpu/stage1/regfile/mem[18][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][28]} .original_name {{cpu/stage1/regfile/mem[18][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][28]/QN} .original_name {cpu/stage1/regfile/mem[18][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][29]} .original_name {{cpu/stage1/regfile/mem[18][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][29]/QN} .original_name {cpu/stage1/regfile/mem[18][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][30]} .original_name {{cpu/stage1/regfile/mem[18][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][30]/QN} .original_name {cpu/stage1/regfile/mem[18][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][31]} .original_name {{cpu/stage1/regfile/mem[18][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][31]/QN} .original_name {cpu/stage1/regfile/mem[18][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][0]} .original_name {{cpu/stage1/regfile/mem[19][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][0]/QN} .original_name {cpu/stage1/regfile/mem[19][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][1]} .original_name {{cpu/stage1/regfile/mem[19][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][1]/QN} .original_name {cpu/stage1/regfile/mem[19][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][2]} .original_name {{cpu/stage1/regfile/mem[19][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][2]/QN} .original_name {cpu/stage1/regfile/mem[19][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][3]} .original_name {{cpu/stage1/regfile/mem[19][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][3]/QN} .original_name {cpu/stage1/regfile/mem[19][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][4]} .original_name {{cpu/stage1/regfile/mem[19][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][4]/QN} .original_name {cpu/stage1/regfile/mem[19][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][5]} .original_name {{cpu/stage1/regfile/mem[19][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][5]/QN} .original_name {cpu/stage1/regfile/mem[19][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][6]} .original_name {{cpu/stage1/regfile/mem[19][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][6]/QN} .original_name {cpu/stage1/regfile/mem[19][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][7]} .original_name {{cpu/stage1/regfile/mem[19][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][7]/QN} .original_name {cpu/stage1/regfile/mem[19][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][8]} .original_name {{cpu/stage1/regfile/mem[19][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][8]/QN} .original_name {cpu/stage1/regfile/mem[19][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][9]} .original_name {{cpu/stage1/regfile/mem[19][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][9]/QN} .original_name {cpu/stage1/regfile/mem[19][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][10]} .original_name {{cpu/stage1/regfile/mem[19][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][10]/QN} .original_name {cpu/stage1/regfile/mem[19][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][11]} .original_name {{cpu/stage1/regfile/mem[19][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][11]/QN} .original_name {cpu/stage1/regfile/mem[19][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][12]} .original_name {{cpu/stage1/regfile/mem[19][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][12]/QN} .original_name {cpu/stage1/regfile/mem[19][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][13]} .original_name {{cpu/stage1/regfile/mem[19][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][13]/QN} .original_name {cpu/stage1/regfile/mem[19][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][14]} .original_name {{cpu/stage1/regfile/mem[19][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][14]/QN} .original_name {cpu/stage1/regfile/mem[19][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][15]} .original_name {{cpu/stage1/regfile/mem[19][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][15]/QN} .original_name {cpu/stage1/regfile/mem[19][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][16]} .original_name {{cpu/stage1/regfile/mem[19][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][16]/QN} .original_name {cpu/stage1/regfile/mem[19][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][17]} .original_name {{cpu/stage1/regfile/mem[19][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][17]/QN} .original_name {cpu/stage1/regfile/mem[19][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][18]} .original_name {{cpu/stage1/regfile/mem[19][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][18]/QN} .original_name {cpu/stage1/regfile/mem[19][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][19]} .original_name {{cpu/stage1/regfile/mem[19][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][19]/QN} .original_name {cpu/stage1/regfile/mem[19][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][20]} .original_name {{cpu/stage1/regfile/mem[19][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][20]/QN} .original_name {cpu/stage1/regfile/mem[19][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][21]} .original_name {{cpu/stage1/regfile/mem[19][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][21]/QN} .original_name {cpu/stage1/regfile/mem[19][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][22]} .original_name {{cpu/stage1/regfile/mem[19][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][22]/QN} .original_name {cpu/stage1/regfile/mem[19][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][23]} .original_name {{cpu/stage1/regfile/mem[19][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][23]/QN} .original_name {cpu/stage1/regfile/mem[19][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][24]} .original_name {{cpu/stage1/regfile/mem[19][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][24]/QN} .original_name {cpu/stage1/regfile/mem[19][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][25]} .original_name {{cpu/stage1/regfile/mem[19][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][25]/QN} .original_name {cpu/stage1/regfile/mem[19][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][26]} .original_name {{cpu/stage1/regfile/mem[19][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][26]/QN} .original_name {cpu/stage1/regfile/mem[19][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][27]} .original_name {{cpu/stage1/regfile/mem[19][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][27]/QN} .original_name {cpu/stage1/regfile/mem[19][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][28]} .original_name {{cpu/stage1/regfile/mem[19][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][28]/QN} .original_name {cpu/stage1/regfile/mem[19][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][29]} .original_name {{cpu/stage1/regfile/mem[19][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][29]/QN} .original_name {cpu/stage1/regfile/mem[19][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][30]} .original_name {{cpu/stage1/regfile/mem[19][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][30]/QN} .original_name {cpu/stage1/regfile/mem[19][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][0]} .original_name {{cpu/stage1/regfile/mem[20][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][0]/QN} .original_name {cpu/stage1/regfile/mem[20][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][1]} .original_name {{cpu/stage1/regfile/mem[20][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][1]/QN} .original_name {cpu/stage1/regfile/mem[20][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][2]} .original_name {{cpu/stage1/regfile/mem[20][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][2]/QN} .original_name {cpu/stage1/regfile/mem[20][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][3]} .original_name {{cpu/stage1/regfile/mem[20][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][3]/QN} .original_name {cpu/stage1/regfile/mem[20][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][4]} .original_name {{cpu/stage1/regfile/mem[20][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][4]/QN} .original_name {cpu/stage1/regfile/mem[20][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][5]} .original_name {{cpu/stage1/regfile/mem[20][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][5]/QN} .original_name {cpu/stage1/regfile/mem[20][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][6]} .original_name {{cpu/stage1/regfile/mem[20][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][6]/QN} .original_name {cpu/stage1/regfile/mem[20][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][7]} .original_name {{cpu/stage1/regfile/mem[20][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][7]/QN} .original_name {cpu/stage1/regfile/mem[20][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][8]} .original_name {{cpu/stage1/regfile/mem[20][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][8]/QN} .original_name {cpu/stage1/regfile/mem[20][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][9]} .original_name {{cpu/stage1/regfile/mem[20][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][9]/QN} .original_name {cpu/stage1/regfile/mem[20][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][10]} .original_name {{cpu/stage1/regfile/mem[20][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][10]/QN} .original_name {cpu/stage1/regfile/mem[20][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][11]} .original_name {{cpu/stage1/regfile/mem[20][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][11]/QN} .original_name {cpu/stage1/regfile/mem[20][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][12]} .original_name {{cpu/stage1/regfile/mem[20][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][12]/QN} .original_name {cpu/stage1/regfile/mem[20][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][13]} .original_name {{cpu/stage1/regfile/mem[20][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][13]/QN} .original_name {cpu/stage1/regfile/mem[20][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][14]} .original_name {{cpu/stage1/regfile/mem[20][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][14]/QN} .original_name {cpu/stage1/regfile/mem[20][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][15]} .original_name {{cpu/stage1/regfile/mem[20][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][15]/QN} .original_name {cpu/stage1/regfile/mem[20][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][16]} .original_name {{cpu/stage1/regfile/mem[20][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][16]/QN} .original_name {cpu/stage1/regfile/mem[20][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][17]} .original_name {{cpu/stage1/regfile/mem[20][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][17]/QN} .original_name {cpu/stage1/regfile/mem[20][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][18]} .original_name {{cpu/stage1/regfile/mem[20][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][18]/QN} .original_name {cpu/stage1/regfile/mem[20][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][19]} .original_name {{cpu/stage1/regfile/mem[20][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][19]/QN} .original_name {cpu/stage1/regfile/mem[20][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][20]} .original_name {{cpu/stage1/regfile/mem[20][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][20]/QN} .original_name {cpu/stage1/regfile/mem[20][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][21]} .original_name {{cpu/stage1/regfile/mem[20][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][21]/QN} .original_name {cpu/stage1/regfile/mem[20][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][22]} .original_name {{cpu/stage1/regfile/mem[20][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][22]/QN} .original_name {cpu/stage1/regfile/mem[20][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][23]} .original_name {{cpu/stage1/regfile/mem[20][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][23]/QN} .original_name {cpu/stage1/regfile/mem[20][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][24]} .original_name {{cpu/stage1/regfile/mem[20][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][24]/QN} .original_name {cpu/stage1/regfile/mem[20][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][25]} .original_name {{cpu/stage1/regfile/mem[20][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][25]/QN} .original_name {cpu/stage1/regfile/mem[20][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][26]} .original_name {{cpu/stage1/regfile/mem[20][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][26]/QN} .original_name {cpu/stage1/regfile/mem[20][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][27]} .original_name {{cpu/stage1/regfile/mem[20][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][27]/QN} .original_name {cpu/stage1/regfile/mem[20][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][28]} .original_name {{cpu/stage1/regfile/mem[20][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][28]/QN} .original_name {cpu/stage1/regfile/mem[20][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][29]} .original_name {{cpu/stage1/regfile/mem[20][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][29]/QN} .original_name {cpu/stage1/regfile/mem[20][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][30]} .original_name {{cpu/stage1/regfile/mem[20][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][30]/QN} .original_name {cpu/stage1/regfile/mem[20][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][31]} .original_name {{cpu/stage1/regfile/mem[20][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[20][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[20][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[20][31]/QN} .original_name {cpu/stage1/regfile/mem[20][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][0]} .original_name {{cpu/stage1/regfile/mem[21][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][0]/QN} .original_name {cpu/stage1/regfile/mem[21][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][1]} .original_name {{cpu/stage1/regfile/mem[21][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][1]/QN} .original_name {cpu/stage1/regfile/mem[21][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][2]} .original_name {{cpu/stage1/regfile/mem[21][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][2]/QN} .original_name {cpu/stage1/regfile/mem[21][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][3]} .original_name {{cpu/stage1/regfile/mem[21][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][3]/QN} .original_name {cpu/stage1/regfile/mem[21][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][4]} .original_name {{cpu/stage1/regfile/mem[21][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][4]/QN} .original_name {cpu/stage1/regfile/mem[21][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][5]} .original_name {{cpu/stage1/regfile/mem[21][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][5]/QN} .original_name {cpu/stage1/regfile/mem[21][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][6]} .original_name {{cpu/stage1/regfile/mem[21][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][6]/QN} .original_name {cpu/stage1/regfile/mem[21][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][7]} .original_name {{cpu/stage1/regfile/mem[21][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][7]/QN} .original_name {cpu/stage1/regfile/mem[21][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][8]} .original_name {{cpu/stage1/regfile/mem[21][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][8]/QN} .original_name {cpu/stage1/regfile/mem[21][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][9]} .original_name {{cpu/stage1/regfile/mem[21][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][9]/QN} .original_name {cpu/stage1/regfile/mem[21][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][10]} .original_name {{cpu/stage1/regfile/mem[21][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][10]/QN} .original_name {cpu/stage1/regfile/mem[21][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][11]} .original_name {{cpu/stage1/regfile/mem[21][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][11]/QN} .original_name {cpu/stage1/regfile/mem[21][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][12]} .original_name {{cpu/stage1/regfile/mem[21][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][12]/QN} .original_name {cpu/stage1/regfile/mem[21][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][13]} .original_name {{cpu/stage1/regfile/mem[21][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][13]/QN} .original_name {cpu/stage1/regfile/mem[21][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][14]} .original_name {{cpu/stage1/regfile/mem[21][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][14]/QN} .original_name {cpu/stage1/regfile/mem[21][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][15]} .original_name {{cpu/stage1/regfile/mem[21][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][15]/QN} .original_name {cpu/stage1/regfile/mem[21][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][16]} .original_name {{cpu/stage1/regfile/mem[21][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][16]/QN} .original_name {cpu/stage1/regfile/mem[21][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][17]} .original_name {{cpu/stage1/regfile/mem[21][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][17]/QN} .original_name {cpu/stage1/regfile/mem[21][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][18]} .original_name {{cpu/stage1/regfile/mem[21][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][18]/QN} .original_name {cpu/stage1/regfile/mem[21][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][19]} .original_name {{cpu/stage1/regfile/mem[21][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][19]/QN} .original_name {cpu/stage1/regfile/mem[21][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][20]} .original_name {{cpu/stage1/regfile/mem[21][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][20]/QN} .original_name {cpu/stage1/regfile/mem[21][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][21]} .original_name {{cpu/stage1/regfile/mem[21][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][21]/QN} .original_name {cpu/stage1/regfile/mem[21][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][22]} .original_name {{cpu/stage1/regfile/mem[21][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][22]/QN} .original_name {cpu/stage1/regfile/mem[21][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][23]} .original_name {{cpu/stage1/regfile/mem[21][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][23]/QN} .original_name {cpu/stage1/regfile/mem[21][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][24]} .original_name {{cpu/stage1/regfile/mem[21][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][24]/QN} .original_name {cpu/stage1/regfile/mem[21][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][25]} .original_name {{cpu/stage1/regfile/mem[21][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][25]/QN} .original_name {cpu/stage1/regfile/mem[21][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][26]} .original_name {{cpu/stage1/regfile/mem[21][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][26]/QN} .original_name {cpu/stage1/regfile/mem[21][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][27]} .original_name {{cpu/stage1/regfile/mem[21][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][27]/QN} .original_name {cpu/stage1/regfile/mem[21][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][28]} .original_name {{cpu/stage1/regfile/mem[21][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][28]/QN} .original_name {cpu/stage1/regfile/mem[21][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][29]} .original_name {{cpu/stage1/regfile/mem[21][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][29]/QN} .original_name {cpu/stage1/regfile/mem[21][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][30]} .original_name {{cpu/stage1/regfile/mem[21][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][30]/QN} .original_name {cpu/stage1/regfile/mem[21][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][31]} .original_name {{cpu/stage1/regfile/mem[21][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[21][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[21][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[21][31]/QN} .original_name {cpu/stage1/regfile/mem[21][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][0]} .original_name {{cpu/stage1/regfile/mem[22][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][0]/QN} .original_name {cpu/stage1/regfile/mem[22][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][1]} .original_name {{cpu/stage1/regfile/mem[22][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][1]/QN} .original_name {cpu/stage1/regfile/mem[22][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][2]} .original_name {{cpu/stage1/regfile/mem[22][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][2]/QN} .original_name {cpu/stage1/regfile/mem[22][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][3]} .original_name {{cpu/stage1/regfile/mem[22][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][3]/QN} .original_name {cpu/stage1/regfile/mem[22][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][4]} .original_name {{cpu/stage1/regfile/mem[22][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][4]/QN} .original_name {cpu/stage1/regfile/mem[22][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][5]} .original_name {{cpu/stage1/regfile/mem[22][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][5]/QN} .original_name {cpu/stage1/regfile/mem[22][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][6]} .original_name {{cpu/stage1/regfile/mem[22][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][6]/QN} .original_name {cpu/stage1/regfile/mem[22][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][7]} .original_name {{cpu/stage1/regfile/mem[22][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][7]/QN} .original_name {cpu/stage1/regfile/mem[22][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][8]} .original_name {{cpu/stage1/regfile/mem[22][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][8]/QN} .original_name {cpu/stage1/regfile/mem[22][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][9]} .original_name {{cpu/stage1/regfile/mem[22][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][9]/QN} .original_name {cpu/stage1/regfile/mem[22][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][10]} .original_name {{cpu/stage1/regfile/mem[22][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][10]/QN} .original_name {cpu/stage1/regfile/mem[22][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][11]} .original_name {{cpu/stage1/regfile/mem[22][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][11]/QN} .original_name {cpu/stage1/regfile/mem[22][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][12]} .original_name {{cpu/stage1/regfile/mem[22][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][12]/QN} .original_name {cpu/stage1/regfile/mem[22][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][13]} .original_name {{cpu/stage1/regfile/mem[22][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][13]/QN} .original_name {cpu/stage1/regfile/mem[22][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][14]} .original_name {{cpu/stage1/regfile/mem[22][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][14]/QN} .original_name {cpu/stage1/regfile/mem[22][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][15]} .original_name {{cpu/stage1/regfile/mem[22][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][15]/QN} .original_name {cpu/stage1/regfile/mem[22][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][16]} .original_name {{cpu/stage1/regfile/mem[22][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][16]/QN} .original_name {cpu/stage1/regfile/mem[22][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][17]} .original_name {{cpu/stage1/regfile/mem[22][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][17]/QN} .original_name {cpu/stage1/regfile/mem[22][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][18]} .original_name {{cpu/stage1/regfile/mem[22][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][18]/QN} .original_name {cpu/stage1/regfile/mem[22][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][19]} .original_name {{cpu/stage1/regfile/mem[22][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][19]/QN} .original_name {cpu/stage1/regfile/mem[22][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][20]} .original_name {{cpu/stage1/regfile/mem[22][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][20]/QN} .original_name {cpu/stage1/regfile/mem[22][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][21]} .original_name {{cpu/stage1/regfile/mem[22][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][21]/QN} .original_name {cpu/stage1/regfile/mem[22][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][22]} .original_name {{cpu/stage1/regfile/mem[22][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][22]/QN} .original_name {cpu/stage1/regfile/mem[22][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][23]} .original_name {{cpu/stage1/regfile/mem[22][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][23]/QN} .original_name {cpu/stage1/regfile/mem[22][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][24]} .original_name {{cpu/stage1/regfile/mem[22][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][24]/QN} .original_name {cpu/stage1/regfile/mem[22][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][25]} .original_name {{cpu/stage1/regfile/mem[22][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][25]/QN} .original_name {cpu/stage1/regfile/mem[22][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][26]} .original_name {{cpu/stage1/regfile/mem[22][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][26]/QN} .original_name {cpu/stage1/regfile/mem[22][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][27]} .original_name {{cpu/stage1/regfile/mem[22][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][27]/QN} .original_name {cpu/stage1/regfile/mem[22][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][28]} .original_name {{cpu/stage1/regfile/mem[22][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][28]/QN} .original_name {cpu/stage1/regfile/mem[22][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][29]} .original_name {{cpu/stage1/regfile/mem[22][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][29]/QN} .original_name {cpu/stage1/regfile/mem[22][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][30]} .original_name {{cpu/stage1/regfile/mem[22][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][30]/QN} .original_name {cpu/stage1/regfile/mem[22][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][31]} .original_name {{cpu/stage1/regfile/mem[22][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[22][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[22][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[22][31]/QN} .original_name {cpu/stage1/regfile/mem[22][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][0]} .original_name {{cpu/stage1/regfile/mem[23][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][0]/QN} .original_name {cpu/stage1/regfile/mem[23][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][1]} .original_name {{cpu/stage1/regfile/mem[23][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][1]/QN} .original_name {cpu/stage1/regfile/mem[23][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][2]} .original_name {{cpu/stage1/regfile/mem[23][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][2]/QN} .original_name {cpu/stage1/regfile/mem[23][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][3]} .original_name {{cpu/stage1/regfile/mem[23][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][3]/QN} .original_name {cpu/stage1/regfile/mem[23][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][4]} .original_name {{cpu/stage1/regfile/mem[23][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][4]/QN} .original_name {cpu/stage1/regfile/mem[23][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][5]} .original_name {{cpu/stage1/regfile/mem[23][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][5]/QN} .original_name {cpu/stage1/regfile/mem[23][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][6]} .original_name {{cpu/stage1/regfile/mem[23][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][6]/QN} .original_name {cpu/stage1/regfile/mem[23][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][7]} .original_name {{cpu/stage1/regfile/mem[23][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][7]/QN} .original_name {cpu/stage1/regfile/mem[23][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][8]} .original_name {{cpu/stage1/regfile/mem[23][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][8]/QN} .original_name {cpu/stage1/regfile/mem[23][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][9]} .original_name {{cpu/stage1/regfile/mem[23][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][9]/QN} .original_name {cpu/stage1/regfile/mem[23][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][10]} .original_name {{cpu/stage1/regfile/mem[23][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][10]/QN} .original_name {cpu/stage1/regfile/mem[23][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][11]} .original_name {{cpu/stage1/regfile/mem[23][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][11]/QN} .original_name {cpu/stage1/regfile/mem[23][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][12]} .original_name {{cpu/stage1/regfile/mem[23][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][12]/QN} .original_name {cpu/stage1/regfile/mem[23][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][13]} .original_name {{cpu/stage1/regfile/mem[23][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][13]/QN} .original_name {cpu/stage1/regfile/mem[23][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][15]} .original_name {{cpu/stage1/regfile/mem[23][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][15]/QN} .original_name {cpu/stage1/regfile/mem[23][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][16]} .original_name {{cpu/stage1/regfile/mem[23][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][16]/QN} .original_name {cpu/stage1/regfile/mem[23][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][17]} .original_name {{cpu/stage1/regfile/mem[23][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][17]/QN} .original_name {cpu/stage1/regfile/mem[23][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][18]} .original_name {{cpu/stage1/regfile/mem[23][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][18]/QN} .original_name {cpu/stage1/regfile/mem[23][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][19]} .original_name {{cpu/stage1/regfile/mem[23][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][19]/QN} .original_name {cpu/stage1/regfile/mem[23][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][20]} .original_name {{cpu/stage1/regfile/mem[23][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][20]/QN} .original_name {cpu/stage1/regfile/mem[23][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][21]} .original_name {{cpu/stage1/regfile/mem[23][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][21]/QN} .original_name {cpu/stage1/regfile/mem[23][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][22]} .original_name {{cpu/stage1/regfile/mem[23][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][22]/QN} .original_name {cpu/stage1/regfile/mem[23][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][23]} .original_name {{cpu/stage1/regfile/mem[23][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][23]/QN} .original_name {cpu/stage1/regfile/mem[23][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][24]} .original_name {{cpu/stage1/regfile/mem[23][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][24]/QN} .original_name {cpu/stage1/regfile/mem[23][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][25]} .original_name {{cpu/stage1/regfile/mem[23][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][25]/QN} .original_name {cpu/stage1/regfile/mem[23][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][26]} .original_name {{cpu/stage1/regfile/mem[23][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][26]/QN} .original_name {cpu/stage1/regfile/mem[23][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][27]} .original_name {{cpu/stage1/regfile/mem[23][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][27]/QN} .original_name {cpu/stage1/regfile/mem[23][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][28]} .original_name {{cpu/stage1/regfile/mem[23][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][28]/QN} .original_name {cpu/stage1/regfile/mem[23][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][29]} .original_name {{cpu/stage1/regfile/mem[23][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][29]/QN} .original_name {cpu/stage1/regfile/mem[23][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][30]} .original_name {{cpu/stage1/regfile/mem[23][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][30]/QN} .original_name {cpu/stage1/regfile/mem[23][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][31]} .original_name {{cpu/stage1/regfile/mem[23][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][31]/QN} .original_name {cpu/stage1/regfile/mem[23][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][0]} .original_name {{cpu/stage1/regfile/mem[24][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][0]/QN} .original_name {cpu/stage1/regfile/mem[24][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][1]} .original_name {{cpu/stage1/regfile/mem[24][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][1]/QN} .original_name {cpu/stage1/regfile/mem[24][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][2]} .original_name {{cpu/stage1/regfile/mem[24][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][2]/QN} .original_name {cpu/stage1/regfile/mem[24][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][3]} .original_name {{cpu/stage1/regfile/mem[24][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][3]/QN} .original_name {cpu/stage1/regfile/mem[24][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][4]} .original_name {{cpu/stage1/regfile/mem[24][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][4]/QN} .original_name {cpu/stage1/regfile/mem[24][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][5]} .original_name {{cpu/stage1/regfile/mem[24][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][5]/QN} .original_name {cpu/stage1/regfile/mem[24][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][6]} .original_name {{cpu/stage1/regfile/mem[24][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][6]/QN} .original_name {cpu/stage1/regfile/mem[24][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][7]} .original_name {{cpu/stage1/regfile/mem[24][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][7]/QN} .original_name {cpu/stage1/regfile/mem[24][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][8]} .original_name {{cpu/stage1/regfile/mem[24][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][8]/QN} .original_name {cpu/stage1/regfile/mem[24][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][9]} .original_name {{cpu/stage1/regfile/mem[24][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][9]/QN} .original_name {cpu/stage1/regfile/mem[24][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][10]} .original_name {{cpu/stage1/regfile/mem[24][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][10]/QN} .original_name {cpu/stage1/regfile/mem[24][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][11]} .original_name {{cpu/stage1/regfile/mem[24][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][11]/QN} .original_name {cpu/stage1/regfile/mem[24][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][12]} .original_name {{cpu/stage1/regfile/mem[24][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][12]/QN} .original_name {cpu/stage1/regfile/mem[24][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][13]} .original_name {{cpu/stage1/regfile/mem[24][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][13]/QN} .original_name {cpu/stage1/regfile/mem[24][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][14]} .original_name {{cpu/stage1/regfile/mem[24][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][14]/QN} .original_name {cpu/stage1/regfile/mem[24][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][15]} .original_name {{cpu/stage1/regfile/mem[24][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][15]/QN} .original_name {cpu/stage1/regfile/mem[24][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][16]} .original_name {{cpu/stage1/regfile/mem[24][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][16]/QN} .original_name {cpu/stage1/regfile/mem[24][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][17]} .original_name {{cpu/stage1/regfile/mem[24][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][17]/QN} .original_name {cpu/stage1/regfile/mem[24][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][18]} .original_name {{cpu/stage1/regfile/mem[24][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][18]/QN} .original_name {cpu/stage1/regfile/mem[24][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][19]} .original_name {{cpu/stage1/regfile/mem[24][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][19]/QN} .original_name {cpu/stage1/regfile/mem[24][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][20]} .original_name {{cpu/stage1/regfile/mem[24][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][20]/QN} .original_name {cpu/stage1/regfile/mem[24][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][21]} .original_name {{cpu/stage1/regfile/mem[24][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][21]/QN} .original_name {cpu/stage1/regfile/mem[24][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][22]} .original_name {{cpu/stage1/regfile/mem[24][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][22]/QN} .original_name {cpu/stage1/regfile/mem[24][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][23]} .original_name {{cpu/stage1/regfile/mem[24][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][23]/QN} .original_name {cpu/stage1/regfile/mem[24][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][24]} .original_name {{cpu/stage1/regfile/mem[24][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][24]/QN} .original_name {cpu/stage1/regfile/mem[24][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][25]} .original_name {{cpu/stage1/regfile/mem[24][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][25]/QN} .original_name {cpu/stage1/regfile/mem[24][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][26]} .original_name {{cpu/stage1/regfile/mem[24][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][26]/QN} .original_name {cpu/stage1/regfile/mem[24][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][27]} .original_name {{cpu/stage1/regfile/mem[24][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][27]/QN} .original_name {cpu/stage1/regfile/mem[24][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][28]} .original_name {{cpu/stage1/regfile/mem[24][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][28]/QN} .original_name {cpu/stage1/regfile/mem[24][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][29]} .original_name {{cpu/stage1/regfile/mem[24][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][29]/QN} .original_name {cpu/stage1/regfile/mem[24][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][30]} .original_name {{cpu/stage1/regfile/mem[24][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][30]/QN} .original_name {cpu/stage1/regfile/mem[24][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][31]} .original_name {{cpu/stage1/regfile/mem[24][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[24][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[24][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[24][31]/QN} .original_name {cpu/stage1/regfile/mem[24][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][0]} .original_name {{cpu/stage1/regfile/mem[25][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][0]/QN} .original_name {cpu/stage1/regfile/mem[25][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][1]} .original_name {{cpu/stage1/regfile/mem[25][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][1]/QN} .original_name {cpu/stage1/regfile/mem[25][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][2]} .original_name {{cpu/stage1/regfile/mem[25][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][2]/QN} .original_name {cpu/stage1/regfile/mem[25][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][3]} .original_name {{cpu/stage1/regfile/mem[25][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][3]/QN} .original_name {cpu/stage1/regfile/mem[25][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][4]} .original_name {{cpu/stage1/regfile/mem[25][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][4]/QN} .original_name {cpu/stage1/regfile/mem[25][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][5]} .original_name {{cpu/stage1/regfile/mem[25][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][5]/QN} .original_name {cpu/stage1/regfile/mem[25][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][6]} .original_name {{cpu/stage1/regfile/mem[25][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][6]/QN} .original_name {cpu/stage1/regfile/mem[25][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][7]} .original_name {{cpu/stage1/regfile/mem[25][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][7]/QN} .original_name {cpu/stage1/regfile/mem[25][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][8]} .original_name {{cpu/stage1/regfile/mem[25][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][8]/QN} .original_name {cpu/stage1/regfile/mem[25][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][9]} .original_name {{cpu/stage1/regfile/mem[25][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][9]/QN} .original_name {cpu/stage1/regfile/mem[25][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][10]} .original_name {{cpu/stage1/regfile/mem[25][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][10]/QN} .original_name {cpu/stage1/regfile/mem[25][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][11]} .original_name {{cpu/stage1/regfile/mem[25][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][11]/QN} .original_name {cpu/stage1/regfile/mem[25][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][12]} .original_name {{cpu/stage1/regfile/mem[25][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][12]/QN} .original_name {cpu/stage1/regfile/mem[25][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][13]} .original_name {{cpu/stage1/regfile/mem[25][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][13]/QN} .original_name {cpu/stage1/regfile/mem[25][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][14]} .original_name {{cpu/stage1/regfile/mem[25][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][14]/QN} .original_name {cpu/stage1/regfile/mem[25][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][15]} .original_name {{cpu/stage1/regfile/mem[25][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][15]/QN} .original_name {cpu/stage1/regfile/mem[25][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][16]} .original_name {{cpu/stage1/regfile/mem[25][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][16]/QN} .original_name {cpu/stage1/regfile/mem[25][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][17]} .original_name {{cpu/stage1/regfile/mem[25][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][17]/QN} .original_name {cpu/stage1/regfile/mem[25][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][18]} .original_name {{cpu/stage1/regfile/mem[25][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][18]/QN} .original_name {cpu/stage1/regfile/mem[25][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][19]} .original_name {{cpu/stage1/regfile/mem[25][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][19]/QN} .original_name {cpu/stage1/regfile/mem[25][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][20]} .original_name {{cpu/stage1/regfile/mem[25][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][20]/QN} .original_name {cpu/stage1/regfile/mem[25][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][21]} .original_name {{cpu/stage1/regfile/mem[25][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][21]/QN} .original_name {cpu/stage1/regfile/mem[25][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][22]} .original_name {{cpu/stage1/regfile/mem[25][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][22]/QN} .original_name {cpu/stage1/regfile/mem[25][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][23]} .original_name {{cpu/stage1/regfile/mem[25][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][23]/QN} .original_name {cpu/stage1/regfile/mem[25][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][24]} .original_name {{cpu/stage1/regfile/mem[25][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][24]/QN} .original_name {cpu/stage1/regfile/mem[25][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][25]} .original_name {{cpu/stage1/regfile/mem[25][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][25]/QN} .original_name {cpu/stage1/regfile/mem[25][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][26]} .original_name {{cpu/stage1/regfile/mem[25][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][26]/QN} .original_name {cpu/stage1/regfile/mem[25][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][27]} .original_name {{cpu/stage1/regfile/mem[25][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][27]/QN} .original_name {cpu/stage1/regfile/mem[25][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][28]} .original_name {{cpu/stage1/regfile/mem[25][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][28]/QN} .original_name {cpu/stage1/regfile/mem[25][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][29]} .original_name {{cpu/stage1/regfile/mem[25][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][29]/QN} .original_name {cpu/stage1/regfile/mem[25][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][30]} .original_name {{cpu/stage1/regfile/mem[25][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][30]/QN} .original_name {cpu/stage1/regfile/mem[25][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][31]} .original_name {{cpu/stage1/regfile/mem[25][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[25][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[25][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[25][31]/QN} .original_name {cpu/stage1/regfile/mem[25][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][0]} .original_name {{cpu/stage1/regfile/mem[26][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][0]/QN} .original_name {cpu/stage1/regfile/mem[26][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][1]} .original_name {{cpu/stage1/regfile/mem[26][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][1]/QN} .original_name {cpu/stage1/regfile/mem[26][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][2]} .original_name {{cpu/stage1/regfile/mem[26][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][2]/QN} .original_name {cpu/stage1/regfile/mem[26][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][3]} .original_name {{cpu/stage1/regfile/mem[26][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][3]/QN} .original_name {cpu/stage1/regfile/mem[26][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][4]} .original_name {{cpu/stage1/regfile/mem[26][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][4]/QN} .original_name {cpu/stage1/regfile/mem[26][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][5]} .original_name {{cpu/stage1/regfile/mem[26][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][5]/QN} .original_name {cpu/stage1/regfile/mem[26][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][6]} .original_name {{cpu/stage1/regfile/mem[26][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][6]/QN} .original_name {cpu/stage1/regfile/mem[26][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][7]} .original_name {{cpu/stage1/regfile/mem[26][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][7]/QN} .original_name {cpu/stage1/regfile/mem[26][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][8]} .original_name {{cpu/stage1/regfile/mem[26][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][8]/QN} .original_name {cpu/stage1/regfile/mem[26][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][9]} .original_name {{cpu/stage1/regfile/mem[26][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][9]/QN} .original_name {cpu/stage1/regfile/mem[26][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][10]} .original_name {{cpu/stage1/regfile/mem[26][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][10]/QN} .original_name {cpu/stage1/regfile/mem[26][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][11]} .original_name {{cpu/stage1/regfile/mem[26][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][11]/QN} .original_name {cpu/stage1/regfile/mem[26][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][12]} .original_name {{cpu/stage1/regfile/mem[26][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][12]/QN} .original_name {cpu/stage1/regfile/mem[26][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][13]} .original_name {{cpu/stage1/regfile/mem[26][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][13]/QN} .original_name {cpu/stage1/regfile/mem[26][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][14]} .original_name {{cpu/stage1/regfile/mem[26][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][14]/QN} .original_name {cpu/stage1/regfile/mem[26][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][15]} .original_name {{cpu/stage1/regfile/mem[26][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][15]/QN} .original_name {cpu/stage1/regfile/mem[26][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][16]} .original_name {{cpu/stage1/regfile/mem[26][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][16]/QN} .original_name {cpu/stage1/regfile/mem[26][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][17]} .original_name {{cpu/stage1/regfile/mem[26][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][17]/QN} .original_name {cpu/stage1/regfile/mem[26][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][18]} .original_name {{cpu/stage1/regfile/mem[26][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][18]/QN} .original_name {cpu/stage1/regfile/mem[26][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][19]} .original_name {{cpu/stage1/regfile/mem[26][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][19]/QN} .original_name {cpu/stage1/regfile/mem[26][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][20]} .original_name {{cpu/stage1/regfile/mem[26][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][20]/QN} .original_name {cpu/stage1/regfile/mem[26][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][21]} .original_name {{cpu/stage1/regfile/mem[26][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][21]/QN} .original_name {cpu/stage1/regfile/mem[26][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][22]} .original_name {{cpu/stage1/regfile/mem[26][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][22]/QN} .original_name {cpu/stage1/regfile/mem[26][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][23]} .original_name {{cpu/stage1/regfile/mem[26][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][23]/QN} .original_name {cpu/stage1/regfile/mem[26][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][24]} .original_name {{cpu/stage1/regfile/mem[26][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][24]/QN} .original_name {cpu/stage1/regfile/mem[26][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][25]} .original_name {{cpu/stage1/regfile/mem[26][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][25]/QN} .original_name {cpu/stage1/regfile/mem[26][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][26]} .original_name {{cpu/stage1/regfile/mem[26][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][26]/QN} .original_name {cpu/stage1/regfile/mem[26][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][27]} .original_name {{cpu/stage1/regfile/mem[26][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][27]/QN} .original_name {cpu/stage1/regfile/mem[26][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][28]} .original_name {{cpu/stage1/regfile/mem[26][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][28]/QN} .original_name {cpu/stage1/regfile/mem[26][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][29]} .original_name {{cpu/stage1/regfile/mem[26][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][29]/QN} .original_name {cpu/stage1/regfile/mem[26][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][30]} .original_name {{cpu/stage1/regfile/mem[26][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][30]/QN} .original_name {cpu/stage1/regfile/mem[26][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][31]} .original_name {{cpu/stage1/regfile/mem[26][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[26][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[26][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[26][31]/QN} .original_name {cpu/stage1/regfile/mem[26][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][0]} .original_name {{cpu/stage1/regfile/mem[27][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][0]/QN} .original_name {cpu/stage1/regfile/mem[27][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][1]} .original_name {{cpu/stage1/regfile/mem[27][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][1]/QN} .original_name {cpu/stage1/regfile/mem[27][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][2]} .original_name {{cpu/stage1/regfile/mem[27][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][2]/QN} .original_name {cpu/stage1/regfile/mem[27][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][3]} .original_name {{cpu/stage1/regfile/mem[27][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][3]/QN} .original_name {cpu/stage1/regfile/mem[27][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][4]} .original_name {{cpu/stage1/regfile/mem[27][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][4]/QN} .original_name {cpu/stage1/regfile/mem[27][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][5]} .original_name {{cpu/stage1/regfile/mem[27][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][5]/QN} .original_name {cpu/stage1/regfile/mem[27][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][6]} .original_name {{cpu/stage1/regfile/mem[27][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][6]/QN} .original_name {cpu/stage1/regfile/mem[27][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][7]} .original_name {{cpu/stage1/regfile/mem[27][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][7]/QN} .original_name {cpu/stage1/regfile/mem[27][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][8]} .original_name {{cpu/stage1/regfile/mem[27][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][8]/QN} .original_name {cpu/stage1/regfile/mem[27][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][9]} .original_name {{cpu/stage1/regfile/mem[27][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][9]/QN} .original_name {cpu/stage1/regfile/mem[27][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][10]} .original_name {{cpu/stage1/regfile/mem[27][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][10]/QN} .original_name {cpu/stage1/regfile/mem[27][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][11]} .original_name {{cpu/stage1/regfile/mem[27][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][11]/QN} .original_name {cpu/stage1/regfile/mem[27][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][12]} .original_name {{cpu/stage1/regfile/mem[27][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][12]/QN} .original_name {cpu/stage1/regfile/mem[27][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][13]} .original_name {{cpu/stage1/regfile/mem[27][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][13]/QN} .original_name {cpu/stage1/regfile/mem[27][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][14]} .original_name {{cpu/stage1/regfile/mem[27][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][14]/QN} .original_name {cpu/stage1/regfile/mem[27][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][15]} .original_name {{cpu/stage1/regfile/mem[27][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][15]/QN} .original_name {cpu/stage1/regfile/mem[27][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][16]} .original_name {{cpu/stage1/regfile/mem[27][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][16]/QN} .original_name {cpu/stage1/regfile/mem[27][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][17]} .original_name {{cpu/stage1/regfile/mem[27][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][17]/QN} .original_name {cpu/stage1/regfile/mem[27][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][18]} .original_name {{cpu/stage1/regfile/mem[27][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][18]/QN} .original_name {cpu/stage1/regfile/mem[27][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][19]} .original_name {{cpu/stage1/regfile/mem[27][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][19]/QN} .original_name {cpu/stage1/regfile/mem[27][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][20]} .original_name {{cpu/stage1/regfile/mem[27][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][20]/QN} .original_name {cpu/stage1/regfile/mem[27][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][21]} .original_name {{cpu/stage1/regfile/mem[27][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][21]/QN} .original_name {cpu/stage1/regfile/mem[27][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][22]} .original_name {{cpu/stage1/regfile/mem[27][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][22]/QN} .original_name {cpu/stage1/regfile/mem[27][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][23]} .original_name {{cpu/stage1/regfile/mem[27][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][23]/QN} .original_name {cpu/stage1/regfile/mem[27][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][24]} .original_name {{cpu/stage1/regfile/mem[27][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][24]/QN} .original_name {cpu/stage1/regfile/mem[27][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][25]} .original_name {{cpu/stage1/regfile/mem[27][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][25]/QN} .original_name {cpu/stage1/regfile/mem[27][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][26]} .original_name {{cpu/stage1/regfile/mem[27][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][26]/QN} .original_name {cpu/stage1/regfile/mem[27][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][27]} .original_name {{cpu/stage1/regfile/mem[27][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][27]/QN} .original_name {cpu/stage1/regfile/mem[27][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][28]} .original_name {{cpu/stage1/regfile/mem[27][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][28]/QN} .original_name {cpu/stage1/regfile/mem[27][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][29]} .original_name {{cpu/stage1/regfile/mem[27][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][29]/QN} .original_name {cpu/stage1/regfile/mem[27][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][30]} .original_name {{cpu/stage1/regfile/mem[27][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][30]/QN} .original_name {cpu/stage1/regfile/mem[27][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][31]} .original_name {{cpu/stage1/regfile/mem[27][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[27][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[27][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[27][31]/QN} .original_name {cpu/stage1/regfile/mem[27][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][0]} .original_name {{cpu/stage1/regfile/mem[28][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][0]/QN} .original_name {cpu/stage1/regfile/mem[28][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][1]} .original_name {{cpu/stage1/regfile/mem[28][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][1]/QN} .original_name {cpu/stage1/regfile/mem[28][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][2]} .original_name {{cpu/stage1/regfile/mem[28][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][2]/QN} .original_name {cpu/stage1/regfile/mem[28][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][3]} .original_name {{cpu/stage1/regfile/mem[28][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][3]/QN} .original_name {cpu/stage1/regfile/mem[28][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][4]} .original_name {{cpu/stage1/regfile/mem[28][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][4]/QN} .original_name {cpu/stage1/regfile/mem[28][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][5]} .original_name {{cpu/stage1/regfile/mem[28][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][5]/QN} .original_name {cpu/stage1/regfile/mem[28][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][6]} .original_name {{cpu/stage1/regfile/mem[28][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][6]/QN} .original_name {cpu/stage1/regfile/mem[28][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][7]} .original_name {{cpu/stage1/regfile/mem[28][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][7]/QN} .original_name {cpu/stage1/regfile/mem[28][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][8]} .original_name {{cpu/stage1/regfile/mem[28][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][8]/QN} .original_name {cpu/stage1/regfile/mem[28][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][9]} .original_name {{cpu/stage1/regfile/mem[28][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][9]/QN} .original_name {cpu/stage1/regfile/mem[28][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][10]} .original_name {{cpu/stage1/regfile/mem[28][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][10]/QN} .original_name {cpu/stage1/regfile/mem[28][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][11]} .original_name {{cpu/stage1/regfile/mem[28][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][11]/QN} .original_name {cpu/stage1/regfile/mem[28][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][12]} .original_name {{cpu/stage1/regfile/mem[28][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][12]/QN} .original_name {cpu/stage1/regfile/mem[28][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][13]} .original_name {{cpu/stage1/regfile/mem[28][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][13]/QN} .original_name {cpu/stage1/regfile/mem[28][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][14]} .original_name {{cpu/stage1/regfile/mem[28][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][14]/QN} .original_name {cpu/stage1/regfile/mem[28][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][15]} .original_name {{cpu/stage1/regfile/mem[28][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][15]/QN} .original_name {cpu/stage1/regfile/mem[28][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][16]} .original_name {{cpu/stage1/regfile/mem[28][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][16]/QN} .original_name {cpu/stage1/regfile/mem[28][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][17]} .original_name {{cpu/stage1/regfile/mem[28][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][17]/QN} .original_name {cpu/stage1/regfile/mem[28][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][18]} .original_name {{cpu/stage1/regfile/mem[28][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][18]/QN} .original_name {cpu/stage1/regfile/mem[28][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][19]} .original_name {{cpu/stage1/regfile/mem[28][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][19]/QN} .original_name {cpu/stage1/regfile/mem[28][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][20]} .original_name {{cpu/stage1/regfile/mem[28][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][20]/QN} .original_name {cpu/stage1/regfile/mem[28][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][21]} .original_name {{cpu/stage1/regfile/mem[28][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][21]/QN} .original_name {cpu/stage1/regfile/mem[28][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][22]} .original_name {{cpu/stage1/regfile/mem[28][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][22]/QN} .original_name {cpu/stage1/regfile/mem[28][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][23]} .original_name {{cpu/stage1/regfile/mem[28][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][23]/QN} .original_name {cpu/stage1/regfile/mem[28][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][24]} .original_name {{cpu/stage1/regfile/mem[28][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][24]/QN} .original_name {cpu/stage1/regfile/mem[28][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][25]} .original_name {{cpu/stage1/regfile/mem[28][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][25]/QN} .original_name {cpu/stage1/regfile/mem[28][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][26]} .original_name {{cpu/stage1/regfile/mem[28][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][26]/QN} .original_name {cpu/stage1/regfile/mem[28][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][27]} .original_name {{cpu/stage1/regfile/mem[28][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][27]/QN} .original_name {cpu/stage1/regfile/mem[28][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][28]} .original_name {{cpu/stage1/regfile/mem[28][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][28]/QN} .original_name {cpu/stage1/regfile/mem[28][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][29]} .original_name {{cpu/stage1/regfile/mem[28][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][29]/QN} .original_name {cpu/stage1/regfile/mem[28][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][30]} .original_name {{cpu/stage1/regfile/mem[28][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][30]/QN} .original_name {cpu/stage1/regfile/mem[28][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][31]} .original_name {{cpu/stage1/regfile/mem[28][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[28][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[28][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[28][31]/QN} .original_name {cpu/stage1/regfile/mem[28][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][0]} .original_name {{cpu/stage1/regfile/mem[29][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][0]/QN} .original_name {cpu/stage1/regfile/mem[29][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][1]} .original_name {{cpu/stage1/regfile/mem[29][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][1]/QN} .original_name {cpu/stage1/regfile/mem[29][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][2]} .original_name {{cpu/stage1/regfile/mem[29][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][2]/QN} .original_name {cpu/stage1/regfile/mem[29][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][3]} .original_name {{cpu/stage1/regfile/mem[29][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][3]/QN} .original_name {cpu/stage1/regfile/mem[29][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][4]} .original_name {{cpu/stage1/regfile/mem[29][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][4]/QN} .original_name {cpu/stage1/regfile/mem[29][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][5]} .original_name {{cpu/stage1/regfile/mem[29][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][5]/QN} .original_name {cpu/stage1/regfile/mem[29][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][6]} .original_name {{cpu/stage1/regfile/mem[29][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][6]/QN} .original_name {cpu/stage1/regfile/mem[29][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][7]} .original_name {{cpu/stage1/regfile/mem[29][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][7]/QN} .original_name {cpu/stage1/regfile/mem[29][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][8]} .original_name {{cpu/stage1/regfile/mem[29][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][8]/QN} .original_name {cpu/stage1/regfile/mem[29][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][9]} .original_name {{cpu/stage1/regfile/mem[29][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][9]/QN} .original_name {cpu/stage1/regfile/mem[29][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][10]} .original_name {{cpu/stage1/regfile/mem[29][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][10]/QN} .original_name {cpu/stage1/regfile/mem[29][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][11]} .original_name {{cpu/stage1/regfile/mem[29][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][11]/QN} .original_name {cpu/stage1/regfile/mem[29][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][12]} .original_name {{cpu/stage1/regfile/mem[29][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][12]/QN} .original_name {cpu/stage1/regfile/mem[29][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][13]} .original_name {{cpu/stage1/regfile/mem[29][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][13]/QN} .original_name {cpu/stage1/regfile/mem[29][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][14]} .original_name {{cpu/stage1/regfile/mem[29][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][14]/QN} .original_name {cpu/stage1/regfile/mem[29][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][15]} .original_name {{cpu/stage1/regfile/mem[29][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][15]/QN} .original_name {cpu/stage1/regfile/mem[29][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][16]} .original_name {{cpu/stage1/regfile/mem[29][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][16]/QN} .original_name {cpu/stage1/regfile/mem[29][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][17]} .original_name {{cpu/stage1/regfile/mem[29][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][17]/QN} .original_name {cpu/stage1/regfile/mem[29][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][18]} .original_name {{cpu/stage1/regfile/mem[29][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][18]/QN} .original_name {cpu/stage1/regfile/mem[29][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][19]} .original_name {{cpu/stage1/regfile/mem[29][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][19]/QN} .original_name {cpu/stage1/regfile/mem[29][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][20]} .original_name {{cpu/stage1/regfile/mem[29][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][20]/QN} .original_name {cpu/stage1/regfile/mem[29][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][21]} .original_name {{cpu/stage1/regfile/mem[29][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][21]/QN} .original_name {cpu/stage1/regfile/mem[29][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][22]} .original_name {{cpu/stage1/regfile/mem[29][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][22]/QN} .original_name {cpu/stage1/regfile/mem[29][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][23]} .original_name {{cpu/stage1/regfile/mem[29][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][23]/QN} .original_name {cpu/stage1/regfile/mem[29][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][24]} .original_name {{cpu/stage1/regfile/mem[29][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][24]/QN} .original_name {cpu/stage1/regfile/mem[29][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][25]} .original_name {{cpu/stage1/regfile/mem[29][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][25]/QN} .original_name {cpu/stage1/regfile/mem[29][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][26]} .original_name {{cpu/stage1/regfile/mem[29][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][26]/QN} .original_name {cpu/stage1/regfile/mem[29][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][27]} .original_name {{cpu/stage1/regfile/mem[29][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][27]/QN} .original_name {cpu/stage1/regfile/mem[29][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][28]} .original_name {{cpu/stage1/regfile/mem[29][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][28]/QN} .original_name {cpu/stage1/regfile/mem[29][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][29]} .original_name {{cpu/stage1/regfile/mem[29][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][29]/QN} .original_name {cpu/stage1/regfile/mem[29][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][30]} .original_name {{cpu/stage1/regfile/mem[29][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][30]/QN} .original_name {cpu/stage1/regfile/mem[29][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][31]} .original_name {{cpu/stage1/regfile/mem[29][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[29][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[29][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[29][31]/QN} .original_name {cpu/stage1/regfile/mem[29][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][0]} .original_name {{cpu/stage1/regfile/mem[30][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][0]/QN} .original_name {cpu/stage1/regfile/mem[30][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][1]} .original_name {{cpu/stage1/regfile/mem[30][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][1]/QN} .original_name {cpu/stage1/regfile/mem[30][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][2]} .original_name {{cpu/stage1/regfile/mem[30][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][2]/QN} .original_name {cpu/stage1/regfile/mem[30][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][3]} .original_name {{cpu/stage1/regfile/mem[30][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][3]/QN} .original_name {cpu/stage1/regfile/mem[30][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][4]} .original_name {{cpu/stage1/regfile/mem[30][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][4]/QN} .original_name {cpu/stage1/regfile/mem[30][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][5]} .original_name {{cpu/stage1/regfile/mem[30][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][5]/QN} .original_name {cpu/stage1/regfile/mem[30][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][6]} .original_name {{cpu/stage1/regfile/mem[30][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][6]/QN} .original_name {cpu/stage1/regfile/mem[30][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][7]} .original_name {{cpu/stage1/regfile/mem[30][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][7]/QN} .original_name {cpu/stage1/regfile/mem[30][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][8]} .original_name {{cpu/stage1/regfile/mem[30][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][8]/QN} .original_name {cpu/stage1/regfile/mem[30][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][9]} .original_name {{cpu/stage1/regfile/mem[30][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][9]/QN} .original_name {cpu/stage1/regfile/mem[30][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][10]} .original_name {{cpu/stage1/regfile/mem[30][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][10]/QN} .original_name {cpu/stage1/regfile/mem[30][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][11]} .original_name {{cpu/stage1/regfile/mem[30][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][11]/QN} .original_name {cpu/stage1/regfile/mem[30][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][12]} .original_name {{cpu/stage1/regfile/mem[30][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][12]/QN} .original_name {cpu/stage1/regfile/mem[30][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][13]} .original_name {{cpu/stage1/regfile/mem[30][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][13]/QN} .original_name {cpu/stage1/regfile/mem[30][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][14]} .original_name {{cpu/stage1/regfile/mem[30][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][14]/QN} .original_name {cpu/stage1/regfile/mem[30][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][15]} .original_name {{cpu/stage1/regfile/mem[30][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][15]/QN} .original_name {cpu/stage1/regfile/mem[30][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][16]} .original_name {{cpu/stage1/regfile/mem[30][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][16]/QN} .original_name {cpu/stage1/regfile/mem[30][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][17]} .original_name {{cpu/stage1/regfile/mem[30][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][17]/QN} .original_name {cpu/stage1/regfile/mem[30][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][18]} .original_name {{cpu/stage1/regfile/mem[30][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][18]/QN} .original_name {cpu/stage1/regfile/mem[30][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][19]} .original_name {{cpu/stage1/regfile/mem[30][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][19]/QN} .original_name {cpu/stage1/regfile/mem[30][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][20]} .original_name {{cpu/stage1/regfile/mem[30][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][20]/QN} .original_name {cpu/stage1/regfile/mem[30][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][21]} .original_name {{cpu/stage1/regfile/mem[30][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][21]/QN} .original_name {cpu/stage1/regfile/mem[30][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][22]} .original_name {{cpu/stage1/regfile/mem[30][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][22]/QN} .original_name {cpu/stage1/regfile/mem[30][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][23]} .original_name {{cpu/stage1/regfile/mem[30][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][23]/QN} .original_name {cpu/stage1/regfile/mem[30][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][25]} .original_name {{cpu/stage1/regfile/mem[30][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][25]/QN} .original_name {cpu/stage1/regfile/mem[30][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][26]} .original_name {{cpu/stage1/regfile/mem[30][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][26]/QN} .original_name {cpu/stage1/regfile/mem[30][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][27]} .original_name {{cpu/stage1/regfile/mem[30][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][27]/QN} .original_name {cpu/stage1/regfile/mem[30][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][28]} .original_name {{cpu/stage1/regfile/mem[30][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][28]/QN} .original_name {cpu/stage1/regfile/mem[30][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][29]} .original_name {{cpu/stage1/regfile/mem[30][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][29]/QN} .original_name {cpu/stage1/regfile/mem[30][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][30]} .original_name {{cpu/stage1/regfile/mem[30][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][30]/QN} .original_name {cpu/stage1/regfile/mem[30][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][31]} .original_name {{cpu/stage1/regfile/mem[30][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][31]/QN} .original_name {cpu/stage1/regfile/mem[30][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][0]} .original_name {{cpu/stage1/regfile/mem[31][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][0]/QN} .original_name {cpu/stage1/regfile/mem[31][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][1]} .original_name {{cpu/stage1/regfile/mem[31][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][1]/QN} .original_name {cpu/stage1/regfile/mem[31][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][2]} .original_name {{cpu/stage1/regfile/mem[31][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][2]/QN} .original_name {cpu/stage1/regfile/mem[31][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][3]} .original_name {{cpu/stage1/regfile/mem[31][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][3]/QN} .original_name {cpu/stage1/regfile/mem[31][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][4]} .original_name {{cpu/stage1/regfile/mem[31][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][4]/QN} .original_name {cpu/stage1/regfile/mem[31][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][5]} .original_name {{cpu/stage1/regfile/mem[31][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][5]/QN} .original_name {cpu/stage1/regfile/mem[31][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][6]} .original_name {{cpu/stage1/regfile/mem[31][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][6]/QN} .original_name {cpu/stage1/regfile/mem[31][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][7]} .original_name {{cpu/stage1/regfile/mem[31][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][7]/QN} .original_name {cpu/stage1/regfile/mem[31][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][8]} .original_name {{cpu/stage1/regfile/mem[31][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][8]/QN} .original_name {cpu/stage1/regfile/mem[31][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][9]} .original_name {{cpu/stage1/regfile/mem[31][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][9]/QN} .original_name {cpu/stage1/regfile/mem[31][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][10]} .original_name {{cpu/stage1/regfile/mem[31][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][10]/QN} .original_name {cpu/stage1/regfile/mem[31][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][11]} .original_name {{cpu/stage1/regfile/mem[31][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][11]/QN} .original_name {cpu/stage1/regfile/mem[31][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][12]} .original_name {{cpu/stage1/regfile/mem[31][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][12]/QN} .original_name {cpu/stage1/regfile/mem[31][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][13]} .original_name {{cpu/stage1/regfile/mem[31][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][13]/QN} .original_name {cpu/stage1/regfile/mem[31][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][14]} .original_name {{cpu/stage1/regfile/mem[31][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][14]/QN} .original_name {cpu/stage1/regfile/mem[31][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][15]} .original_name {{cpu/stage1/regfile/mem[31][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][15]/QN} .original_name {cpu/stage1/regfile/mem[31][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][16]} .original_name {{cpu/stage1/regfile/mem[31][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][16]/QN} .original_name {cpu/stage1/regfile/mem[31][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][17]} .original_name {{cpu/stage1/regfile/mem[31][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][17]/QN} .original_name {cpu/stage1/regfile/mem[31][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][18]} .original_name {{cpu/stage1/regfile/mem[31][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][18]/QN} .original_name {cpu/stage1/regfile/mem[31][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][19]} .original_name {{cpu/stage1/regfile/mem[31][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][19]/QN} .original_name {cpu/stage1/regfile/mem[31][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][20]} .original_name {{cpu/stage1/regfile/mem[31][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][20]/QN} .original_name {cpu/stage1/regfile/mem[31][20]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][21]} .original_name {{cpu/stage1/regfile/mem[31][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][21]/QN} .original_name {cpu/stage1/regfile/mem[31][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][22]} .original_name {{cpu/stage1/regfile/mem[31][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][22]/QN} .original_name {cpu/stage1/regfile/mem[31][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][23]} .original_name {{cpu/stage1/regfile/mem[31][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][23]/QN} .original_name {cpu/stage1/regfile/mem[31][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][24]} .original_name {{cpu/stage1/regfile/mem[31][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][24]/QN} .original_name {cpu/stage1/regfile/mem[31][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][25]} .original_name {{cpu/stage1/regfile/mem[31][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][25]/QN} .original_name {cpu/stage1/regfile/mem[31][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][26]} .original_name {{cpu/stage1/regfile/mem[31][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][26]/QN} .original_name {cpu/stage1/regfile/mem[31][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][27]} .original_name {{cpu/stage1/regfile/mem[31][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][27]/QN} .original_name {cpu/stage1/regfile/mem[31][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][28]} .original_name {{cpu/stage1/regfile/mem[31][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][28]/QN} .original_name {cpu/stage1/regfile/mem[31][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][29]} .original_name {{cpu/stage1/regfile/mem[31][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][29]/QN} .original_name {cpu/stage1/regfile/mem[31][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][30]} .original_name {{cpu/stage1/regfile/mem[31][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][30]/QN} .original_name {cpu/stage1/regfile/mem[31][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][31]} .original_name {{cpu/stage1/regfile/mem[31][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[31][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[31][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[31][31]/QN} .original_name {cpu/stage1/regfile/mem[31][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][2]} .original_name {{cpu/stage1/regfile/mem[2][2]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][2]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][2]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][2]/QN} .original_name {cpu/stage1/regfile/mem[2][2]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][26]} .original_name {{cpu/stage1/regfile/mem[1][26]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][26]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][26]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][26]/QN} .original_name {cpu/stage1/regfile/mem[1][26]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][21]} .original_name {{cpu/stage1/regfile/mem[6][21]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][21]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][21]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][21]/QN} .original_name {cpu/stage1/regfile/mem[6][21]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][22]} .original_name {{cpu/stage1/regfile/mem[6][22]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][22]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][22]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][22]/QN} .original_name {cpu/stage1/regfile/mem[6][22]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][23]} .original_name {{cpu/stage1/regfile/mem[6][23]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][23]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][23]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][23]/QN} .original_name {cpu/stage1/regfile/mem[6][23]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][1]} .original_name {{cpu/stage1/regfile/mem[8][1]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][1]} .single_bit_orig_name {cpu/stage1/regfile/mem[8][1]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[8][1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[8][1]/QN} .original_name {cpu/stage1/regfile/mem[8][1]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][25]} .original_name {{cpu/stage1/regfile/mem[14][25]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][25]} .single_bit_orig_name {cpu/stage1/regfile/mem[14][25]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[14][25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[14][25]/QN} .original_name {cpu/stage1/regfile/mem[14][25]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][19]} .original_name {{cpu/stage1/regfile/mem[18][19]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][19]} .single_bit_orig_name {cpu/stage1/regfile/mem[18][19]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[18][19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[18][19]/QN} .original_name {cpu/stage1/regfile/mem[18][19]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][31]} .original_name {{cpu/stage1/regfile/mem[19][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[19][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[19][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[19][31]/QN} .original_name {cpu/stage1/regfile/mem[19][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][14]} .original_name {{cpu/stage1/regfile/mem[23][14]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][14]} .single_bit_orig_name {cpu/stage1/regfile/mem[23][14]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[23][14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[23][14]/QN} .original_name {cpu/stage1/regfile/mem[23][14]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][24]} .original_name {{cpu/stage1/regfile/mem[30][24]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][24]} .single_bit_orig_name {cpu/stage1/regfile/mem[30][24]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[30][24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[30][24]/QN} .original_name {cpu/stage1/regfile/mem[30][24]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][27]} .original_name {{cpu/stage1/regfile/mem[1][27]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][27]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][27]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][27]/QN} .original_name {cpu/stage1/regfile/mem[1][27]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][28]} .original_name {{cpu/stage1/regfile/mem[1][28]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][28]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][28]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][28]/QN} .original_name {cpu/stage1/regfile/mem[1][28]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][29]} .original_name {{cpu/stage1/regfile/mem[1][29]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][29]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][29]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][29]/QN} .original_name {cpu/stage1/regfile/mem[1][29]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][30]} .original_name {{cpu/stage1/regfile/mem[1][30]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][30]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][30]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][30]/QN} .original_name {cpu/stage1/regfile/mem[1][30]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][15]} .original_name {{cpu/stage1/regfile/mem[1][15]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][15]} .single_bit_orig_name {cpu/stage1/regfile/mem[1][15]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[1][15]/QN} .original_name {cpu/stage1/regfile/mem[1][15]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][6]} .original_name {{cpu/stage1/regfile/mem[2][6]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][6]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][6]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][6]/QN} .original_name {cpu/stage1/regfile/mem[2][6]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][7]} .original_name {{cpu/stage1/regfile/mem[2][7]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][7]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][7]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][7]/QN} .original_name {cpu/stage1/regfile/mem[2][7]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][8]} .original_name {{cpu/stage1/regfile/mem[2][8]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][8]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][8]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][8]/QN} .original_name {cpu/stage1/regfile/mem[2][8]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][9]} .original_name {{cpu/stage1/regfile/mem[2][9]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][9]} .single_bit_orig_name {cpu/stage1/regfile/mem[2][9]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[2][9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[2][9]/QN} .original_name {cpu/stage1/regfile/mem[2][9]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][18]} .original_name {{cpu/stage1/regfile/mem[3][18]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][18]} .single_bit_orig_name {cpu/stage1/regfile/mem[3][18]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[3][18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[3][18]/QN} .original_name {cpu/stage1/regfile/mem[3][18]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][31]} .original_name {{cpu/stage1/regfile/mem[4][31]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][31]} .single_bit_orig_name {cpu/stage1/regfile/mem[4][31]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[4][31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[4][31]/QN} .original_name {cpu/stage1/regfile/mem[4][31]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][0]} .original_name {{cpu/stage1/regfile/mem[6][0]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][0]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][0]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][0]/QN} .original_name {cpu/stage1/regfile/mem[6][0]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][3]} .original_name {{cpu/stage1/regfile/mem[6][3]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][3]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][3]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][3]/QN} .original_name {cpu/stage1/regfile/mem[6][3]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][4]} .original_name {{cpu/stage1/regfile/mem[6][4]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][4]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][4]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][4]/QN} .original_name {cpu/stage1/regfile/mem[6][4]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][5]} .original_name {{cpu/stage1/regfile/mem[6][5]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][5]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][5]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][5]/QN} .original_name {cpu/stage1/regfile/mem[6][5]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][10]} .original_name {{cpu/stage1/regfile/mem[6][10]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][10]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][10]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][10]/QN} .original_name {cpu/stage1/regfile/mem[6][10]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][11]} .original_name {{cpu/stage1/regfile/mem[6][11]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][11]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][11]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][11]/QN} .original_name {cpu/stage1/regfile/mem[6][11]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][12]} .original_name {{cpu/stage1/regfile/mem[6][12]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][12]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][12]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][12]/QN} .original_name {cpu/stage1/regfile/mem[6][12]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][13]} .original_name {{cpu/stage1/regfile/mem[6][13]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][13]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][13]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][13]/QN} .original_name {cpu/stage1/regfile/mem[6][13]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][16]} .original_name {{cpu/stage1/regfile/mem[6][16]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][16]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][16]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][16]/QN} .original_name {cpu/stage1/regfile/mem[6][16]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][17]} .original_name {{cpu/stage1/regfile/mem[6][17]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][17]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][17]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][17]/QN} .original_name {cpu/stage1/regfile/mem[6][17]/q}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][20]} .original_name {{cpu/stage1/regfile/mem[6][20]}}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][20]} .single_bit_orig_name {cpu/stage1/regfile/mem[6][20]}
set_db -quiet {inst:riscv_top/cpu/stage1/regfile/mem_reg[6][20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage1/regfile/mem_reg[6][20]/QN} .original_name {cpu/stage1/regfile/mem[6][20]/q}
set_db -quiet module:riscv_top/RegWEn .hdl_user_name RegWEn
set_db -quiet module:riscv_top/RegWEn .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/RegWEn.v} {} {}}}
set_db -quiet module:riscv_top/RegWEn .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/RegWEn .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/Data1Sel .hdl_user_name Data1Sel
set_db -quiet module:riscv_top/Data1Sel .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data1Sel.v} {} {}}}
set_db -quiet module:riscv_top/Data1Sel .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Data1Sel .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/Data2Sel .hdl_user_name Data2Sel
set_db -quiet module:riscv_top/Data2Sel .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data2Sel.v} {} {}}}
set_db -quiet module:riscv_top/Data2Sel .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Data2Sel .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/Stage2Module .hdl_user_name Stage2Module
set_db -quiet module:riscv_top/Stage2Module .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALU.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BranchComparator.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ASel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ASelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BrUn.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data1Sel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data2Sel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/DataSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Stage2Module.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/StoreSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/StoreSelMux.v} {} {}}}
set_db -quiet module:riscv_top/Stage2Module .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Stage2Module .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/ALU .hdl_user_name ALU
set_db -quiet module:riscv_top/ALU .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALU.v} {} {}}}
set_db -quiet module:riscv_top/ALU .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/ALU .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/ALUdec .is_sop_cluster true
set_db -quiet module:riscv_top/ALUdec .hdl_user_name ALUdec
set_db -quiet module:riscv_top/ALUdec .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v} {} {}}}
set_db -quiet module:riscv_top/ALUdec .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/ALUdec .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/ASel .is_sop_cluster true
set_db -quiet module:riscv_top/ASel .hdl_user_name ASel
set_db -quiet module:riscv_top/ASel .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ASel.v} {} {}}}
set_db -quiet module:riscv_top/ASel .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/ASel .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/ASelMux .hdl_user_name ASelMux
set_db -quiet module:riscv_top/ASelMux .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ASelMux.v} {} {}}}
set_db -quiet module:riscv_top/ASelMux .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/ASelMux .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/BranchComp .hdl_user_name BranchComp
set_db -quiet module:riscv_top/BranchComp .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BranchComparator.v} {} {}}}
set_db -quiet module:riscv_top/BranchComp .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/BranchComp .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/BSel .is_sop_cluster true
set_db -quiet module:riscv_top/BSel .hdl_user_name BSel
set_db -quiet module:riscv_top/BSel .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BSel.v} {} {}}}
set_db -quiet module:riscv_top/BSel .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/BSel .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/BSelMux .hdl_user_name BSelMux
set_db -quiet module:riscv_top/BSelMux .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/BSelMux.v} {} {}}}
set_db -quiet module:riscv_top/BSelMux .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/BSelMux .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/Data1Sel_235 .hdl_user_name Data1Sel
set_db -quiet module:riscv_top/Data1Sel_235 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data1Sel.v} {} {}}}
set_db -quiet module:riscv_top/Data1Sel_235 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Data1Sel_235 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/Data2Sel_236 .hdl_user_name Data2Sel
set_db -quiet module:riscv_top/Data2Sel_236 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Data2Sel.v} {} {}}}
set_db -quiet module:riscv_top/Data2Sel_236 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Data2Sel_236 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/DataSelMux_238 .hdl_user_name DataSelMux
set_db -quiet module:riscv_top/DataSelMux_238 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/DataSelMux.v} {} {}}}
set_db -quiet module:riscv_top/DataSelMux_238 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/DataSelMux_238 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/DataSelMux_237 .hdl_user_name DataSelMux
set_db -quiet module:riscv_top/DataSelMux_237 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/DataSelMux.v} {} {}}}
set_db -quiet module:riscv_top/DataSelMux_237 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/DataSelMux_237 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/StoreSel .hdl_user_name StoreSel
set_db -quiet module:riscv_top/StoreSel .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/StoreSel.v} {} {}}}
set_db -quiet module:riscv_top/StoreSel .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/StoreSel .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/stage2/storesel/StoreSelect_reg[0]} .original_name {{cpu/stage2/storesel/StoreSelect[0]}}
set_db -quiet {inst:riscv_top/cpu/stage2/storesel/StoreSelect_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage2/storesel/StoreSelect_reg[0]} .single_bit_orig_name {cpu/stage2/storesel/StoreSelect[0]}
set_db -quiet {inst:riscv_top/cpu/stage2/storesel/StoreSelect_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage2/storesel/StoreSelect_reg[0]/Q} .original_name {cpu/stage2/storesel/StoreSelect[0]/q}
set_db -quiet {inst:riscv_top/cpu/stage2/storesel/StoreSelect_reg[1]} .original_name {{cpu/stage2/storesel/StoreSelect[1]}}
set_db -quiet {inst:riscv_top/cpu/stage2/storesel/StoreSelect_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage2/storesel/StoreSelect_reg[1]} .single_bit_orig_name {cpu/stage2/storesel/StoreSelect[1]}
set_db -quiet {inst:riscv_top/cpu/stage2/storesel/StoreSelect_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage2/storesel/StoreSelect_reg[1]/Q} .original_name {cpu/stage2/storesel/StoreSelect[1]/q}
set_db -quiet module:riscv_top/StoreSelMux .hdl_user_name StoreSelMux
set_db -quiet module:riscv_top/StoreSelMux .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/StoreSelMux.v} {} {}}}
set_db -quiet module:riscv_top/StoreSelMux .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/StoreSelMux .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/Stage3Module .hdl_user_name Stage3Module
set_db -quiet module:riscv_top/Stage3Module .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/CSR.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/CSRSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/LdSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/LdSelMux.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/MemRW.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCFour.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Stage3Module.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/WBSel.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/WBSelMux.v} {} {}}}
set_db -quiet module:riscv_top/Stage3Module .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Stage3Module .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CSR .hdl_user_name CSR
set_db -quiet module:riscv_top/CSR .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/CSR.v} {} {}}}
set_db -quiet module:riscv_top/CSR .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CSR .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_40 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_40 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_40 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_40 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[10]} .original_name {{cpu/stage3/csr/csr[10]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[10]} .single_bit_orig_name {cpu/stage3/csr/csr[10]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[10]/QN} .original_name {cpu/stage3/csr/csr[10]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[30]} .original_name {{cpu/stage3/csr/csr[30]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[30]} .single_bit_orig_name {cpu/stage3/csr/csr[30]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[30]/QN} .original_name {cpu/stage3/csr/csr[30]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[28]} .original_name {{cpu/stage3/csr/csr[28]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[28]} .single_bit_orig_name {cpu/stage3/csr/csr[28]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[28]/QN} .original_name {cpu/stage3/csr/csr[28]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[24]} .original_name {{cpu/stage3/csr/csr[24]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[24]} .single_bit_orig_name {cpu/stage3/csr/csr[24]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[24]/QN} .original_name {cpu/stage3/csr/csr[24]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[16]} .original_name {{cpu/stage3/csr/csr[16]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[16]} .single_bit_orig_name {cpu/stage3/csr/csr[16]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[16]/QN} .original_name {cpu/stage3/csr/csr[16]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[0]} .original_name {{cpu/stage3/csr/csr[0]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[0]} .single_bit_orig_name {cpu/stage3/csr/csr[0]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[0]/QN} .original_name {cpu/stage3/csr/csr[0]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[15]} .original_name {{cpu/stage3/csr/csr[15]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[15]} .single_bit_orig_name {cpu/stage3/csr/csr[15]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[15]/QN} .original_name {cpu/stage3/csr/csr[15]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[23]} .original_name {{cpu/stage3/csr/csr[23]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[23]} .single_bit_orig_name {cpu/stage3/csr/csr[23]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[23]/QN} .original_name {cpu/stage3/csr/csr[23]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[14]} .original_name {{cpu/stage3/csr/csr[14]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[14]} .single_bit_orig_name {cpu/stage3/csr/csr[14]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[14]/QN} .original_name {cpu/stage3/csr/csr[14]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[13]} .original_name {{cpu/stage3/csr/csr[13]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[13]} .single_bit_orig_name {cpu/stage3/csr/csr[13]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[13]/QN} .original_name {cpu/stage3/csr/csr[13]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[27]} .original_name {{cpu/stage3/csr/csr[27]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[27]} .single_bit_orig_name {cpu/stage3/csr/csr[27]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[27]/QN} .original_name {cpu/stage3/csr/csr[27]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[22]} .original_name {{cpu/stage3/csr/csr[22]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[22]} .single_bit_orig_name {cpu/stage3/csr/csr[22]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[22]/QN} .original_name {cpu/stage3/csr/csr[22]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[12]} .original_name {{cpu/stage3/csr/csr[12]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[12]} .single_bit_orig_name {cpu/stage3/csr/csr[12]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[12]/QN} .original_name {cpu/stage3/csr/csr[12]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[11]} .original_name {{cpu/stage3/csr/csr[11]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[11]} .single_bit_orig_name {cpu/stage3/csr/csr[11]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[11]/QN} .original_name {cpu/stage3/csr/csr[11]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[21]} .original_name {{cpu/stage3/csr/csr[21]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[21]} .single_bit_orig_name {cpu/stage3/csr/csr[21]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[21]/QN} .original_name {cpu/stage3/csr/csr[21]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[31]} .original_name {{cpu/stage3/csr/csr[31]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[31]} .single_bit_orig_name {cpu/stage3/csr/csr[31]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[31]/QN} .original_name {cpu/stage3/csr/csr[31]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[1]} .original_name {{cpu/stage3/csr/csr[1]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[1]} .single_bit_orig_name {cpu/stage3/csr/csr[1]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[1]/QN} .original_name {cpu/stage3/csr/csr[1]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[29]} .original_name {{cpu/stage3/csr/csr[29]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[29]} .single_bit_orig_name {cpu/stage3/csr/csr[29]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[29]/QN} .original_name {cpu/stage3/csr/csr[29]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[26]} .original_name {{cpu/stage3/csr/csr[26]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[26]} .single_bit_orig_name {cpu/stage3/csr/csr[26]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[26]/QN} .original_name {cpu/stage3/csr/csr[26]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[20]} .original_name {{cpu/stage3/csr/csr[20]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[20]} .single_bit_orig_name {cpu/stage3/csr/csr[20]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[20]/QN} .original_name {cpu/stage3/csr/csr[20]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[8]} .original_name {{cpu/stage3/csr/csr[8]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[8]} .single_bit_orig_name {cpu/stage3/csr/csr[8]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[8]/QN} .original_name {cpu/stage3/csr/csr[8]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[7]} .original_name {{cpu/stage3/csr/csr[7]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[7]} .single_bit_orig_name {cpu/stage3/csr/csr[7]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[7]/QN} .original_name {cpu/stage3/csr/csr[7]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[19]} .original_name {{cpu/stage3/csr/csr[19]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[19]} .single_bit_orig_name {cpu/stage3/csr/csr[19]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[19]/QN} .original_name {cpu/stage3/csr/csr[19]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[6]} .original_name {{cpu/stage3/csr/csr[6]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[6]} .single_bit_orig_name {cpu/stage3/csr/csr[6]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[6]/QN} .original_name {cpu/stage3/csr/csr[6]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[5]} .original_name {{cpu/stage3/csr/csr[5]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[5]} .single_bit_orig_name {cpu/stage3/csr/csr[5]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[5]/QN} .original_name {cpu/stage3/csr/csr[5]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[25]} .original_name {{cpu/stage3/csr/csr[25]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[25]} .single_bit_orig_name {cpu/stage3/csr/csr[25]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[25]/QN} .original_name {cpu/stage3/csr/csr[25]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[18]} .original_name {{cpu/stage3/csr/csr[18]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[18]} .single_bit_orig_name {cpu/stage3/csr/csr[18]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[18]/QN} .original_name {cpu/stage3/csr/csr[18]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[4]} .original_name {{cpu/stage3/csr/csr[4]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[4]} .single_bit_orig_name {cpu/stage3/csr/csr[4]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[4]/QN} .original_name {cpu/stage3/csr/csr[4]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[3]} .original_name {{cpu/stage3/csr/csr[3]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[3]} .single_bit_orig_name {cpu/stage3/csr/csr[3]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[3]/QN} .original_name {cpu/stage3/csr/csr[3]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[17]} .original_name {{cpu/stage3/csr/csr[17]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[17]} .single_bit_orig_name {cpu/stage3/csr/csr[17]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[17]/QN} .original_name {cpu/stage3/csr/csr[17]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[2]} .original_name {{cpu/stage3/csr/csr[2]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[2]} .single_bit_orig_name {cpu/stage3/csr/csr[2]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[2]/QN} .original_name {cpu/stage3/csr/csr[2]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[9]} .original_name {{cpu/stage3/csr/csr[9]}}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[9]} .single_bit_orig_name {cpu/stage3/csr/csr[9]}
set_db -quiet {inst:riscv_top/cpu/stage3/csr/csr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/csr/csr_reg[9]/QN} .original_name {cpu/stage3/csr/csr[9]/q}
set_db -quiet module:riscv_top/CSRSel .hdl_user_name CSRSel
set_db -quiet module:riscv_top/CSRSel .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/CSRSel.v} {} {}}}
set_db -quiet module:riscv_top/CSRSel .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CSRSel .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/LdSel .hdl_user_name LdSel
set_db -quiet module:riscv_top/LdSel .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/LdSel.v} {} {}}}
set_db -quiet module:riscv_top/LdSel .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/LdSel .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[0]} .original_name {{cpu/stage3/ldsel/LdSelect[0]}}
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[0]} .single_bit_orig_name {cpu/stage3/ldsel/LdSelect[0]}
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/ldsel/LdSelect_reg[0]/Q} .original_name {cpu/stage3/ldsel/LdSelect[0]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[1]} .original_name {{cpu/stage3/ldsel/LdSelect[1]}}
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[1]} .single_bit_orig_name {cpu/stage3/ldsel/LdSelect[1]}
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/ldsel/LdSelect_reg[1]/Q} .original_name {cpu/stage3/ldsel/LdSelect[1]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[2]} .original_name {{cpu/stage3/ldsel/LdSelect[2]}}
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[2]} .single_bit_orig_name {cpu/stage3/ldsel/LdSelect[2]}
set_db -quiet {inst:riscv_top/cpu/stage3/ldsel/LdSelect_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/ldsel/LdSelect_reg[2]/Q} .original_name {cpu/stage3/ldsel/LdSelect[2]/q}
set_db -quiet module:riscv_top/LdSelMux .hdl_user_name LdSelMux
set_db -quiet module:riscv_top/LdSelMux .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/LdSelMux.v} {} {}}}
set_db -quiet module:riscv_top/LdSelMux .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/LdSelMux .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/MemRW .is_sop_cluster true
set_db -quiet module:riscv_top/MemRW .hdl_user_name MemRW
set_db -quiet module:riscv_top/MemRW .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/MemRW.v} {} {}}}
set_db -quiet module:riscv_top/MemRW .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/MemRW .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[3]} .original_name {{cpu/stage3/memrw/MemRWSelect[3]}}
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[3]} .single_bit_orig_name {cpu/stage3/memrw/MemRWSelect[3]}
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[3]/Q} .original_name {cpu/stage3/memrw/MemRWSelect[3]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[1]} .original_name {{cpu/stage3/memrw/MemRWSelect[1]}}
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[1]} .single_bit_orig_name {cpu/stage3/memrw/MemRWSelect[1]}
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[1]/Q} .original_name {cpu/stage3/memrw/MemRWSelect[1]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[2]} .original_name {{cpu/stage3/memrw/MemRWSelect[2]}}
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[2]} .single_bit_orig_name {cpu/stage3/memrw/MemRWSelect[2]}
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[2]/Q} .original_name {cpu/stage3/memrw/MemRWSelect[2]/q}
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[0]} .original_name {{cpu/stage3/memrw/MemRWSelect[0]}}
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[0]} .single_bit_orig_name {cpu/stage3/memrw/MemRWSelect[0]}
set_db -quiet {inst:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/stage3/memrw/MemRWSelect_reg[0]/Q} .original_name {cpu/stage3/memrw/MemRWSelect[0]/q}
set_db -quiet module:riscv_top/PCFour .hdl_user_name PCFour
set_db -quiet module:riscv_top/PCFour .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/PCFour.v} {} {}}}
set_db -quiet module:riscv_top/PCFour .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/PCFour .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/WBSel .is_sop_cluster true
set_db -quiet module:riscv_top/WBSel .hdl_user_name WBSel
set_db -quiet module:riscv_top/WBSel .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/ALUdec.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/WBSel.v} {} {}}}
set_db -quiet module:riscv_top/WBSel .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/WBSel .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/WBSelMux .hdl_user_name WBSelMux
set_db -quiet module:riscv_top/WBSelMux .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/WBSelMux.v} {} {}}}
set_db -quiet module:riscv_top/WBSelMux .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/WBSelMux .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/Memory151 .hdl_user_name Memory151
set_db -quiet module:riscv_top/Memory151 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Memory151.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/riscv_arbiter.v} {} {}}}
set_db -quiet module:riscv_top/Memory151 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Memory151 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/riscv_arbiter .hdl_user_name riscv_arbiter
set_db -quiet module:riscv_top/riscv_arbiter .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v /home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/riscv_arbiter.v} {} {}}}
set_db -quiet module:riscv_top/riscv_arbiter .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/riscv_arbiter .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/cache_1 .hdl_user_name cache
set_db -quiet module:riscv_top/cache_1 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v} {} {}}}
set_db -quiet module:riscv_top/cache_1 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/cache_1 .lp_clock_gating_max_flops inf
set_db -quiet inst:riscv_top/mem/dcache/data_sram .original_name mem/dcache/data_sram
set_db -quiet inst:riscv_top/mem/dcache/data_sram .single_bit_orig_name mem/dcache/data_sram
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[127]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[126]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[125]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[124]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[123]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[122]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[121]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[120]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[119]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[118]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[117]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[116]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[115]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[114]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[113]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[112]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[111]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[110]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[109]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[108]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[107]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[106]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[105]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[104]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[103]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[102]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[101]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[100]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[99]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[98]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[97]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[96]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[95]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[94]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[93]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[92]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[91]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[90]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[89]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[88]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[87]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[86]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[85]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[84]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[83]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[82]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[81]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[80]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[79]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[78]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[77]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[76]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[75]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[74]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[73]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[72]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[71]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[70]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[69]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[68]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[67]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[66]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[65]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[64]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[63]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[62]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[61]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[60]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[59]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[58]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[57]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[56]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[55]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[54]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[53]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[52]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[51]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[50]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[49]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[48]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[47]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[46]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[45]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[44]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[43]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[42]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[41]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[40]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[39]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[38]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[37]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[36]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[35]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[34]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[33]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[32]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[31]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[30]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[29]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[28]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[27]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[26]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[25]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[24]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[23]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[22]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[21]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[20]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[19]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[18]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[17]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[16]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[15]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[14]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[13]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[12]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[11]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[10]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[9]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[8]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[7]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[6]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[5]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[4]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[3]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[2]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[1]} .original_name mem/dcache/data_sram/O
set_db -quiet {pin:riscv_top/mem/dcache/data_sram/O[0]} .original_name mem/dcache/data_sram/O
set_db -quiet inst:riscv_top/mem/dcache/tag_valid_sram .original_name mem/dcache/tag_valid_sram
set_db -quiet inst:riscv_top/mem/dcache/tag_valid_sram .single_bit_orig_name mem/dcache/tag_valid_sram
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[31]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[30]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[29]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[28]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[27]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[26]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[25]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[24]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[23]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[22]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[21]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[20]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[19]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[18]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[17]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[16]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[15]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[14]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[13]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[12]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[11]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[10]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[9]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[8]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[7]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[6]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[5]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[4]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[3]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[2]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[1]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O1[0]} .original_name mem/dcache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[31]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[30]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[29]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[28]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[27]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[26]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[25]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[24]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[23]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[22]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[21]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[20]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[19]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[18]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[17]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[16]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[15]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[14]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[13]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[12]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[11]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[10]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[9]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[8]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[7]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[6]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[5]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[4]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[3]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[2]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[1]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_sram/O2[0]} .original_name mem/dcache/tag_valid_sram/O2
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[1]} .original_name {{mem/dcache/STATE[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[1]} .single_bit_orig_name {mem/dcache/STATE[1]}
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/STATE_reg[1]/QN} .original_name {mem/dcache/STATE[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[2]} .original_name {{mem/dcache/STATE[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[2]} .single_bit_orig_name {mem/dcache/STATE[2]}
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/STATE_reg[2]/QN} .original_name {mem/dcache/STATE[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[0]} .original_name {{mem/dcache/NEXT_STATE[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[0]} .single_bit_orig_name {mem/dcache/NEXT_STATE[0]}
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/NEXT_STATE_reg[0]/Q} .original_name {mem/dcache/NEXT_STATE[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[1]} .original_name {{mem/dcache/NEXT_STATE[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[1]} .single_bit_orig_name {mem/dcache/NEXT_STATE[1]}
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/NEXT_STATE_reg[1]/Q} .original_name {mem/dcache/NEXT_STATE[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[2]} .original_name {{mem/dcache/NEXT_STATE[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[2]} .single_bit_orig_name {mem/dcache/NEXT_STATE[2]}
set_db -quiet {inst:riscv_top/mem/dcache/NEXT_STATE_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/NEXT_STATE_reg[2]/Q} .original_name {mem/dcache/NEXT_STATE[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[0]} .original_name {{mem/dcache/STATE[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[0]} .single_bit_orig_name {mem/dcache/STATE[0]}
set_db -quiet {inst:riscv_top/mem/dcache/STATE_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/STATE_reg[0]/QN} .original_name {mem/dcache/STATE[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[0]} .original_name {{mem/dcache/clk_counter[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[0]} .single_bit_orig_name {mem/dcache/clk_counter[0]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[0]/QN} .original_name {mem/dcache/clk_counter[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[1]} .original_name {{mem/dcache/clk_counter[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[1]} .single_bit_orig_name {mem/dcache/clk_counter[1]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[1]/QN} .original_name {mem/dcache/clk_counter[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[2]} .original_name {{mem/dcache/clk_counter[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[2]} .single_bit_orig_name {mem/dcache/clk_counter[2]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[2]/QN} .original_name {mem/dcache/clk_counter[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[3]} .original_name {{mem/dcache/clk_counter[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[3]} .single_bit_orig_name {mem/dcache/clk_counter[3]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[3]/QN} .original_name {mem/dcache/clk_counter[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[4]} .original_name {{mem/dcache/clk_counter[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[4]} .single_bit_orig_name {mem/dcache/clk_counter[4]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[4]/QN} .original_name {mem/dcache/clk_counter[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[5]} .original_name {{mem/dcache/clk_counter[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[5]} .single_bit_orig_name {mem/dcache/clk_counter[5]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[5]/QN} .original_name {mem/dcache/clk_counter[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[6]} .original_name {{mem/dcache/clk_counter[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[6]} .single_bit_orig_name {mem/dcache/clk_counter[6]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[6]/QN} .original_name {mem/dcache/clk_counter[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[7]} .original_name {{mem/dcache/clk_counter[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[7]} .single_bit_orig_name {mem/dcache/clk_counter[7]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[7]/QN} .original_name {mem/dcache/clk_counter[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[8]} .original_name {{mem/dcache/clk_counter[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[8]} .single_bit_orig_name {mem/dcache/clk_counter[8]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[8]/QN} .original_name {mem/dcache/clk_counter[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[9]} .original_name {{mem/dcache/clk_counter[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[9]} .single_bit_orig_name {mem/dcache/clk_counter[9]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[9]/QN} .original_name {mem/dcache/clk_counter[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[10]} .original_name {{mem/dcache/clk_counter[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[10]} .single_bit_orig_name {mem/dcache/clk_counter[10]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[10]/QN} .original_name {mem/dcache/clk_counter[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[11]} .original_name {{mem/dcache/clk_counter[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[11]} .single_bit_orig_name {mem/dcache/clk_counter[11]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[11]/QN} .original_name {mem/dcache/clk_counter[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[12]} .original_name {{mem/dcache/clk_counter[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[12]} .single_bit_orig_name {mem/dcache/clk_counter[12]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[12]/QN} .original_name {mem/dcache/clk_counter[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[13]} .original_name {{mem/dcache/clk_counter[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[13]} .single_bit_orig_name {mem/dcache/clk_counter[13]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[13]/QN} .original_name {mem/dcache/clk_counter[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[14]} .original_name {{mem/dcache/clk_counter[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[14]} .single_bit_orig_name {mem/dcache/clk_counter[14]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[14]/QN} .original_name {mem/dcache/clk_counter[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[15]} .original_name {{mem/dcache/clk_counter[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[15]} .single_bit_orig_name {mem/dcache/clk_counter[15]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[15]/QN} .original_name {mem/dcache/clk_counter[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[16]} .original_name {{mem/dcache/clk_counter[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[16]} .single_bit_orig_name {mem/dcache/clk_counter[16]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[16]/QN} .original_name {mem/dcache/clk_counter[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[17]} .original_name {{mem/dcache/clk_counter[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[17]} .single_bit_orig_name {mem/dcache/clk_counter[17]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[17]/QN} .original_name {mem/dcache/clk_counter[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[18]} .original_name {{mem/dcache/clk_counter[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[18]} .single_bit_orig_name {mem/dcache/clk_counter[18]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[18]/QN} .original_name {mem/dcache/clk_counter[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[19]} .original_name {{mem/dcache/clk_counter[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[19]} .single_bit_orig_name {mem/dcache/clk_counter[19]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[19]/QN} .original_name {mem/dcache/clk_counter[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[20]} .original_name {{mem/dcache/clk_counter[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[20]} .single_bit_orig_name {mem/dcache/clk_counter[20]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[20]/QN} .original_name {mem/dcache/clk_counter[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[21]} .original_name {{mem/dcache/clk_counter[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[21]} .single_bit_orig_name {mem/dcache/clk_counter[21]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[21]/QN} .original_name {mem/dcache/clk_counter[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[22]} .original_name {{mem/dcache/clk_counter[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[22]} .single_bit_orig_name {mem/dcache/clk_counter[22]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[22]/QN} .original_name {mem/dcache/clk_counter[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[23]} .original_name {{mem/dcache/clk_counter[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[23]} .single_bit_orig_name {mem/dcache/clk_counter[23]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[23]/QN} .original_name {mem/dcache/clk_counter[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[24]} .original_name {{mem/dcache/clk_counter[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[24]} .single_bit_orig_name {mem/dcache/clk_counter[24]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[24]/QN} .original_name {mem/dcache/clk_counter[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[25]} .original_name {{mem/dcache/clk_counter[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[25]} .single_bit_orig_name {mem/dcache/clk_counter[25]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[25]/QN} .original_name {mem/dcache/clk_counter[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[26]} .original_name {{mem/dcache/clk_counter[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[26]} .single_bit_orig_name {mem/dcache/clk_counter[26]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[26]/QN} .original_name {mem/dcache/clk_counter[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[27]} .original_name {{mem/dcache/clk_counter[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[27]} .single_bit_orig_name {mem/dcache/clk_counter[27]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[27]/QN} .original_name {mem/dcache/clk_counter[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[28]} .original_name {{mem/dcache/clk_counter[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[28]} .single_bit_orig_name {mem/dcache/clk_counter[28]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[28]/QN} .original_name {mem/dcache/clk_counter[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[29]} .original_name {{mem/dcache/clk_counter[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[29]} .single_bit_orig_name {mem/dcache/clk_counter[29]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[29]/QN} .original_name {mem/dcache/clk_counter[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[30]} .original_name {{mem/dcache/clk_counter[30]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[30]} .single_bit_orig_name {mem/dcache/clk_counter[30]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[30]/QN} .original_name {mem/dcache/clk_counter[30]/q}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[31]} .original_name {{mem/dcache/clk_counter[31]}}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[31]} .single_bit_orig_name {mem/dcache/clk_counter[31]}
set_db -quiet {inst:riscv_top/mem/dcache/clk_counter_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/clk_counter_reg[31]/QN} .original_name {mem/dcache/clk_counter[31]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[0]} .original_name {{mem/dcache/cpu_resp_data[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[0]} .single_bit_orig_name {mem/dcache/cpu_resp_data[0]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[0]/Q} .original_name {mem/dcache/cpu_resp_data[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[1]} .original_name {{mem/dcache/cpu_resp_data[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[1]} .single_bit_orig_name {mem/dcache/cpu_resp_data[1]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[1]/Q} .original_name {mem/dcache/cpu_resp_data[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[2]} .original_name {{mem/dcache/cpu_resp_data[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[2]} .single_bit_orig_name {mem/dcache/cpu_resp_data[2]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[2]/Q} .original_name {mem/dcache/cpu_resp_data[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[7]} .original_name {{mem/dcache/cpu_resp_data[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[7]} .single_bit_orig_name {mem/dcache/cpu_resp_data[7]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[7]/Q} .original_name {mem/dcache/cpu_resp_data[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[8]} .original_name {{mem/dcache/cpu_resp_data[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[8]} .single_bit_orig_name {mem/dcache/cpu_resp_data[8]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[8]/Q} .original_name {mem/dcache/cpu_resp_data[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[9]} .original_name {{mem/dcache/cpu_resp_data[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[9]} .single_bit_orig_name {mem/dcache/cpu_resp_data[9]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[9]/Q} .original_name {mem/dcache/cpu_resp_data[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[10]} .original_name {{mem/dcache/cpu_resp_data[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[10]} .single_bit_orig_name {mem/dcache/cpu_resp_data[10]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[10]/Q} .original_name {mem/dcache/cpu_resp_data[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[11]} .original_name {{mem/dcache/cpu_resp_data[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[11]} .single_bit_orig_name {mem/dcache/cpu_resp_data[11]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[11]/Q} .original_name {mem/dcache/cpu_resp_data[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[15]} .original_name {{mem/dcache/cpu_resp_data[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[15]} .single_bit_orig_name {mem/dcache/cpu_resp_data[15]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[15]/Q} .original_name {mem/dcache/cpu_resp_data[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[16]} .original_name {{mem/dcache/cpu_resp_data[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[16]} .single_bit_orig_name {mem/dcache/cpu_resp_data[16]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[16]/Q} .original_name {mem/dcache/cpu_resp_data[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[17]} .original_name {{mem/dcache/cpu_resp_data[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[17]} .single_bit_orig_name {mem/dcache/cpu_resp_data[17]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[17]/Q} .original_name {mem/dcache/cpu_resp_data[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[18]} .original_name {{mem/dcache/cpu_resp_data[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[18]} .single_bit_orig_name {mem/dcache/cpu_resp_data[18]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[18]/Q} .original_name {mem/dcache/cpu_resp_data[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[19]} .original_name {{mem/dcache/cpu_resp_data[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[19]} .single_bit_orig_name {mem/dcache/cpu_resp_data[19]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[19]/Q} .original_name {mem/dcache/cpu_resp_data[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[20]} .original_name {{mem/dcache/cpu_resp_data[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[20]} .single_bit_orig_name {mem/dcache/cpu_resp_data[20]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[20]/Q} .original_name {mem/dcache/cpu_resp_data[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[21]} .original_name {{mem/dcache/cpu_resp_data[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[21]} .single_bit_orig_name {mem/dcache/cpu_resp_data[21]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[21]/Q} .original_name {mem/dcache/cpu_resp_data[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[23]} .original_name {{mem/dcache/cpu_resp_data[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[23]} .single_bit_orig_name {mem/dcache/cpu_resp_data[23]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[23]/Q} .original_name {mem/dcache/cpu_resp_data[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[24]} .original_name {{mem/dcache/cpu_resp_data[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[24]} .single_bit_orig_name {mem/dcache/cpu_resp_data[24]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[24]/Q} .original_name {mem/dcache/cpu_resp_data[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[25]} .original_name {{mem/dcache/cpu_resp_data[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[25]} .single_bit_orig_name {mem/dcache/cpu_resp_data[25]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[25]/Q} .original_name {mem/dcache/cpu_resp_data[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[26]} .original_name {{mem/dcache/cpu_resp_data[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[26]} .single_bit_orig_name {mem/dcache/cpu_resp_data[26]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[26]/Q} .original_name {mem/dcache/cpu_resp_data[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[27]} .original_name {{mem/dcache/cpu_resp_data[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[27]} .single_bit_orig_name {mem/dcache/cpu_resp_data[27]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[27]/Q} .original_name {mem/dcache/cpu_resp_data[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[28]} .original_name {{mem/dcache/cpu_resp_data[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[28]} .single_bit_orig_name {mem/dcache/cpu_resp_data[28]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[28]/Q} .original_name {mem/dcache/cpu_resp_data[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[29]} .original_name {{mem/dcache/cpu_resp_data[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[29]} .single_bit_orig_name {mem/dcache/cpu_resp_data[29]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[29]/Q} .original_name {mem/dcache/cpu_resp_data[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[30]} .original_name {{mem/dcache/cpu_resp_data[30]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[30]} .single_bit_orig_name {mem/dcache/cpu_resp_data[30]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[30]/Q} .original_name {mem/dcache/cpu_resp_data[30]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[31]} .original_name {{mem/dcache/cpu_resp_data[31]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[31]} .single_bit_orig_name {mem/dcache/cpu_resp_data[31]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[31]/Q} .original_name {mem/dcache/cpu_resp_data[31]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[0]} .original_name {{mem/dcache/data_addr[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[0]} .single_bit_orig_name {mem/dcache/data_addr[0]}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_addr_reg[0]/Q} .original_name {mem/dcache/data_addr[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[1]} .original_name {{mem/dcache/data_addr[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[1]} .single_bit_orig_name {mem/dcache/data_addr[1]}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_addr_reg[1]/Q} .original_name {mem/dcache/data_addr[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[2]} .original_name {{mem/dcache/data_addr[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[2]} .single_bit_orig_name {mem/dcache/data_addr[2]}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_addr_reg[2]/Q} .original_name {mem/dcache/data_addr[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[3]} .original_name {{mem/dcache/data_addr[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[3]} .single_bit_orig_name {mem/dcache/data_addr[3]}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_addr_reg[3]/Q} .original_name {mem/dcache/data_addr[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[4]} .original_name {{mem/dcache/data_addr[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[4]} .single_bit_orig_name {mem/dcache/data_addr[4]}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_addr_reg[4]/Q} .original_name {mem/dcache/data_addr[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[5]} .original_name {{mem/dcache/data_addr[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[5]} .single_bit_orig_name {mem/dcache/data_addr[5]}
set_db -quiet {inst:riscv_top/mem/dcache/data_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_addr_reg[5]/Q} .original_name {mem/dcache/data_addr[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[0]} .original_name {{mem/dcache/data_in[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[0]} .single_bit_orig_name {mem/dcache/data_in[0]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[0]/Q} .original_name {mem/dcache/data_in[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[1]} .original_name {{mem/dcache/data_in[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[1]} .single_bit_orig_name {mem/dcache/data_in[1]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[1]/Q} .original_name {mem/dcache/data_in[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[2]} .original_name {{mem/dcache/data_in[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[2]} .single_bit_orig_name {mem/dcache/data_in[2]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[2]/Q} .original_name {mem/dcache/data_in[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[3]} .original_name {{mem/dcache/data_in[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[3]} .single_bit_orig_name {mem/dcache/data_in[3]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[3]/Q} .original_name {mem/dcache/data_in[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[4]} .original_name {{mem/dcache/data_in[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[4]} .single_bit_orig_name {mem/dcache/data_in[4]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[4]/Q} .original_name {mem/dcache/data_in[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[5]} .original_name {{mem/dcache/data_in[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[5]} .single_bit_orig_name {mem/dcache/data_in[5]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[5]/Q} .original_name {mem/dcache/data_in[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[6]} .original_name {{mem/dcache/data_in[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[6]} .single_bit_orig_name {mem/dcache/data_in[6]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[6]/Q} .original_name {mem/dcache/data_in[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[7]} .original_name {{mem/dcache/data_in[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[7]} .single_bit_orig_name {mem/dcache/data_in[7]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[7]/Q} .original_name {mem/dcache/data_in[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[8]} .original_name {{mem/dcache/data_in[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[8]} .single_bit_orig_name {mem/dcache/data_in[8]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[8]/Q} .original_name {mem/dcache/data_in[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[9]} .original_name {{mem/dcache/data_in[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[9]} .single_bit_orig_name {mem/dcache/data_in[9]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[9]/Q} .original_name {mem/dcache/data_in[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[10]} .original_name {{mem/dcache/data_in[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[10]} .single_bit_orig_name {mem/dcache/data_in[10]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[10]/Q} .original_name {mem/dcache/data_in[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[11]} .original_name {{mem/dcache/data_in[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[11]} .single_bit_orig_name {mem/dcache/data_in[11]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[11]/Q} .original_name {mem/dcache/data_in[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[12]} .original_name {{mem/dcache/data_in[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[12]} .single_bit_orig_name {mem/dcache/data_in[12]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[12]/Q} .original_name {mem/dcache/data_in[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[13]} .original_name {{mem/dcache/data_in[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[13]} .single_bit_orig_name {mem/dcache/data_in[13]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[13]/Q} .original_name {mem/dcache/data_in[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[14]} .original_name {{mem/dcache/data_in[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[14]} .single_bit_orig_name {mem/dcache/data_in[14]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[14]/Q} .original_name {mem/dcache/data_in[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[15]} .original_name {{mem/dcache/data_in[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[15]} .single_bit_orig_name {mem/dcache/data_in[15]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[15]/Q} .original_name {mem/dcache/data_in[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[16]} .original_name {{mem/dcache/data_in[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[16]} .single_bit_orig_name {mem/dcache/data_in[16]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[16]/Q} .original_name {mem/dcache/data_in[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[17]} .original_name {{mem/dcache/data_in[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[17]} .single_bit_orig_name {mem/dcache/data_in[17]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[17]/Q} .original_name {mem/dcache/data_in[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[18]} .original_name {{mem/dcache/data_in[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[18]} .single_bit_orig_name {mem/dcache/data_in[18]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[18]/Q} .original_name {mem/dcache/data_in[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[19]} .original_name {{mem/dcache/data_in[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[19]} .single_bit_orig_name {mem/dcache/data_in[19]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[19]/Q} .original_name {mem/dcache/data_in[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[20]} .original_name {{mem/dcache/data_in[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[20]} .single_bit_orig_name {mem/dcache/data_in[20]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[20]/Q} .original_name {mem/dcache/data_in[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[21]} .original_name {{mem/dcache/data_in[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[21]} .single_bit_orig_name {mem/dcache/data_in[21]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[21]/Q} .original_name {mem/dcache/data_in[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[22]} .original_name {{mem/dcache/data_in[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[22]} .single_bit_orig_name {mem/dcache/data_in[22]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[22]/Q} .original_name {mem/dcache/data_in[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[23]} .original_name {{mem/dcache/data_in[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[23]} .single_bit_orig_name {mem/dcache/data_in[23]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[23]/Q} .original_name {mem/dcache/data_in[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[24]} .original_name {{mem/dcache/data_in[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[24]} .single_bit_orig_name {mem/dcache/data_in[24]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[24]/Q} .original_name {mem/dcache/data_in[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[25]} .original_name {{mem/dcache/data_in[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[25]} .single_bit_orig_name {mem/dcache/data_in[25]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[25]/Q} .original_name {mem/dcache/data_in[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[26]} .original_name {{mem/dcache/data_in[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[26]} .single_bit_orig_name {mem/dcache/data_in[26]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[26]/Q} .original_name {mem/dcache/data_in[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[27]} .original_name {{mem/dcache/data_in[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[27]} .single_bit_orig_name {mem/dcache/data_in[27]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[27]/Q} .original_name {mem/dcache/data_in[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[28]} .original_name {{mem/dcache/data_in[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[28]} .single_bit_orig_name {mem/dcache/data_in[28]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[28]/Q} .original_name {mem/dcache/data_in[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[29]} .original_name {{mem/dcache/data_in[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[29]} .single_bit_orig_name {mem/dcache/data_in[29]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[29]/Q} .original_name {mem/dcache/data_in[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[30]} .original_name {{mem/dcache/data_in[30]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[30]} .single_bit_orig_name {mem/dcache/data_in[30]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[30]/Q} .original_name {mem/dcache/data_in[30]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[31]} .original_name {{mem/dcache/data_in[31]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[31]} .single_bit_orig_name {mem/dcache/data_in[31]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[31]/Q} .original_name {mem/dcache/data_in[31]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[32]} .original_name {{mem/dcache/data_in[32]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[32]} .single_bit_orig_name {mem/dcache/data_in[32]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[32]/Q} .original_name {mem/dcache/data_in[32]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[33]} .original_name {{mem/dcache/data_in[33]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[33]} .single_bit_orig_name {mem/dcache/data_in[33]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[33]/Q} .original_name {mem/dcache/data_in[33]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[34]} .original_name {{mem/dcache/data_in[34]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[34]} .single_bit_orig_name {mem/dcache/data_in[34]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[34]/Q} .original_name {mem/dcache/data_in[34]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[35]} .original_name {{mem/dcache/data_in[35]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[35]} .single_bit_orig_name {mem/dcache/data_in[35]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[35]/Q} .original_name {mem/dcache/data_in[35]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[36]} .original_name {{mem/dcache/data_in[36]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[36]} .single_bit_orig_name {mem/dcache/data_in[36]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[36]/Q} .original_name {mem/dcache/data_in[36]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[37]} .original_name {{mem/dcache/data_in[37]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[37]} .single_bit_orig_name {mem/dcache/data_in[37]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[37]/Q} .original_name {mem/dcache/data_in[37]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[38]} .original_name {{mem/dcache/data_in[38]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[38]} .single_bit_orig_name {mem/dcache/data_in[38]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[38]/Q} .original_name {mem/dcache/data_in[38]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[39]} .original_name {{mem/dcache/data_in[39]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[39]} .single_bit_orig_name {mem/dcache/data_in[39]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[39]/Q} .original_name {mem/dcache/data_in[39]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[40]} .original_name {{mem/dcache/data_in[40]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[40]} .single_bit_orig_name {mem/dcache/data_in[40]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[40]/Q} .original_name {mem/dcache/data_in[40]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[41]} .original_name {{mem/dcache/data_in[41]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[41]} .single_bit_orig_name {mem/dcache/data_in[41]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[41]/Q} .original_name {mem/dcache/data_in[41]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[42]} .original_name {{mem/dcache/data_in[42]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[42]} .single_bit_orig_name {mem/dcache/data_in[42]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[42]/Q} .original_name {mem/dcache/data_in[42]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[43]} .original_name {{mem/dcache/data_in[43]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[43]} .single_bit_orig_name {mem/dcache/data_in[43]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[43]/Q} .original_name {mem/dcache/data_in[43]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[44]} .original_name {{mem/dcache/data_in[44]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[44]} .single_bit_orig_name {mem/dcache/data_in[44]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[44]/Q} .original_name {mem/dcache/data_in[44]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[45]} .original_name {{mem/dcache/data_in[45]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[45]} .single_bit_orig_name {mem/dcache/data_in[45]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[45]/Q} .original_name {mem/dcache/data_in[45]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[46]} .original_name {{mem/dcache/data_in[46]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[46]} .single_bit_orig_name {mem/dcache/data_in[46]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[46]/Q} .original_name {mem/dcache/data_in[46]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[47]} .original_name {{mem/dcache/data_in[47]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[47]} .single_bit_orig_name {mem/dcache/data_in[47]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[47]/Q} .original_name {mem/dcache/data_in[47]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[48]} .original_name {{mem/dcache/data_in[48]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[48]} .single_bit_orig_name {mem/dcache/data_in[48]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[48]/Q} .original_name {mem/dcache/data_in[48]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[49]} .original_name {{mem/dcache/data_in[49]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[49]} .single_bit_orig_name {mem/dcache/data_in[49]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[49]/Q} .original_name {mem/dcache/data_in[49]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[50]} .original_name {{mem/dcache/data_in[50]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[50]} .single_bit_orig_name {mem/dcache/data_in[50]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[50]/Q} .original_name {mem/dcache/data_in[50]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[51]} .original_name {{mem/dcache/data_in[51]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[51]} .single_bit_orig_name {mem/dcache/data_in[51]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[51]/Q} .original_name {mem/dcache/data_in[51]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[52]} .original_name {{mem/dcache/data_in[52]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[52]} .single_bit_orig_name {mem/dcache/data_in[52]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[52]/Q} .original_name {mem/dcache/data_in[52]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[53]} .original_name {{mem/dcache/data_in[53]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[53]} .single_bit_orig_name {mem/dcache/data_in[53]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[53]/Q} .original_name {mem/dcache/data_in[53]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[54]} .original_name {{mem/dcache/data_in[54]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[54]} .single_bit_orig_name {mem/dcache/data_in[54]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[54]/Q} .original_name {mem/dcache/data_in[54]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[55]} .original_name {{mem/dcache/data_in[55]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[55]} .single_bit_orig_name {mem/dcache/data_in[55]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[55]/Q} .original_name {mem/dcache/data_in[55]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[56]} .original_name {{mem/dcache/data_in[56]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[56]} .single_bit_orig_name {mem/dcache/data_in[56]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[56]/Q} .original_name {mem/dcache/data_in[56]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[57]} .original_name {{mem/dcache/data_in[57]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[57]} .single_bit_orig_name {mem/dcache/data_in[57]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[57]/Q} .original_name {mem/dcache/data_in[57]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[58]} .original_name {{mem/dcache/data_in[58]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[58]} .single_bit_orig_name {mem/dcache/data_in[58]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[58]/Q} .original_name {mem/dcache/data_in[58]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[59]} .original_name {{mem/dcache/data_in[59]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[59]} .single_bit_orig_name {mem/dcache/data_in[59]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[59]/Q} .original_name {mem/dcache/data_in[59]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[60]} .original_name {{mem/dcache/data_in[60]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[60]} .single_bit_orig_name {mem/dcache/data_in[60]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[60]/Q} .original_name {mem/dcache/data_in[60]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[61]} .original_name {{mem/dcache/data_in[61]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[61]} .single_bit_orig_name {mem/dcache/data_in[61]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[61]/Q} .original_name {mem/dcache/data_in[61]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[62]} .original_name {{mem/dcache/data_in[62]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[62]} .single_bit_orig_name {mem/dcache/data_in[62]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[62]/Q} .original_name {mem/dcache/data_in[62]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[63]} .original_name {{mem/dcache/data_in[63]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[63]} .single_bit_orig_name {mem/dcache/data_in[63]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[63]/Q} .original_name {mem/dcache/data_in[63]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[64]} .original_name {{mem/dcache/data_in[64]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[64]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[64]} .single_bit_orig_name {mem/dcache/data_in[64]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[64]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[64]/Q} .original_name {mem/dcache/data_in[64]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[65]} .original_name {{mem/dcache/data_in[65]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[65]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[65]} .single_bit_orig_name {mem/dcache/data_in[65]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[65]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[65]/Q} .original_name {mem/dcache/data_in[65]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[66]} .original_name {{mem/dcache/data_in[66]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[66]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[66]} .single_bit_orig_name {mem/dcache/data_in[66]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[66]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[66]/Q} .original_name {mem/dcache/data_in[66]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[67]} .original_name {{mem/dcache/data_in[67]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[67]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[67]} .single_bit_orig_name {mem/dcache/data_in[67]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[67]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[67]/Q} .original_name {mem/dcache/data_in[67]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[68]} .original_name {{mem/dcache/data_in[68]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[68]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[68]} .single_bit_orig_name {mem/dcache/data_in[68]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[68]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[68]/Q} .original_name {mem/dcache/data_in[68]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[69]} .original_name {{mem/dcache/data_in[69]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[69]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[69]} .single_bit_orig_name {mem/dcache/data_in[69]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[69]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[69]/Q} .original_name {mem/dcache/data_in[69]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[70]} .original_name {{mem/dcache/data_in[70]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[70]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[70]} .single_bit_orig_name {mem/dcache/data_in[70]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[70]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[70]/Q} .original_name {mem/dcache/data_in[70]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[71]} .original_name {{mem/dcache/data_in[71]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[71]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[71]} .single_bit_orig_name {mem/dcache/data_in[71]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[71]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[71]/Q} .original_name {mem/dcache/data_in[71]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[72]} .original_name {{mem/dcache/data_in[72]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[72]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[72]} .single_bit_orig_name {mem/dcache/data_in[72]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[72]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[72]/Q} .original_name {mem/dcache/data_in[72]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[73]} .original_name {{mem/dcache/data_in[73]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[73]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[73]} .single_bit_orig_name {mem/dcache/data_in[73]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[73]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[73]/Q} .original_name {mem/dcache/data_in[73]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[74]} .original_name {{mem/dcache/data_in[74]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[74]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[74]} .single_bit_orig_name {mem/dcache/data_in[74]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[74]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[74]/Q} .original_name {mem/dcache/data_in[74]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[75]} .original_name {{mem/dcache/data_in[75]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[75]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[75]} .single_bit_orig_name {mem/dcache/data_in[75]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[75]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[75]/Q} .original_name {mem/dcache/data_in[75]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[76]} .original_name {{mem/dcache/data_in[76]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[76]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[76]} .single_bit_orig_name {mem/dcache/data_in[76]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[76]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[76]/Q} .original_name {mem/dcache/data_in[76]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[77]} .original_name {{mem/dcache/data_in[77]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[77]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[77]} .single_bit_orig_name {mem/dcache/data_in[77]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[77]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[77]/Q} .original_name {mem/dcache/data_in[77]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[78]} .original_name {{mem/dcache/data_in[78]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[78]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[78]} .single_bit_orig_name {mem/dcache/data_in[78]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[78]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[78]/Q} .original_name {mem/dcache/data_in[78]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[79]} .original_name {{mem/dcache/data_in[79]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[79]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[79]} .single_bit_orig_name {mem/dcache/data_in[79]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[79]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[79]/Q} .original_name {mem/dcache/data_in[79]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[80]} .original_name {{mem/dcache/data_in[80]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[80]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[80]} .single_bit_orig_name {mem/dcache/data_in[80]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[80]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[80]/Q} .original_name {mem/dcache/data_in[80]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[81]} .original_name {{mem/dcache/data_in[81]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[81]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[81]} .single_bit_orig_name {mem/dcache/data_in[81]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[81]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[81]/Q} .original_name {mem/dcache/data_in[81]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[82]} .original_name {{mem/dcache/data_in[82]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[82]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[82]} .single_bit_orig_name {mem/dcache/data_in[82]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[82]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[82]/Q} .original_name {mem/dcache/data_in[82]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[83]} .original_name {{mem/dcache/data_in[83]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[83]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[83]} .single_bit_orig_name {mem/dcache/data_in[83]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[83]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[83]/Q} .original_name {mem/dcache/data_in[83]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[84]} .original_name {{mem/dcache/data_in[84]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[84]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[84]} .single_bit_orig_name {mem/dcache/data_in[84]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[84]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[84]/Q} .original_name {mem/dcache/data_in[84]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[85]} .original_name {{mem/dcache/data_in[85]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[85]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[85]} .single_bit_orig_name {mem/dcache/data_in[85]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[85]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[85]/Q} .original_name {mem/dcache/data_in[85]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[86]} .original_name {{mem/dcache/data_in[86]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[86]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[86]} .single_bit_orig_name {mem/dcache/data_in[86]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[86]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[86]/Q} .original_name {mem/dcache/data_in[86]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[87]} .original_name {{mem/dcache/data_in[87]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[87]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[87]} .single_bit_orig_name {mem/dcache/data_in[87]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[87]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[87]/Q} .original_name {mem/dcache/data_in[87]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[88]} .original_name {{mem/dcache/data_in[88]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[88]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[88]} .single_bit_orig_name {mem/dcache/data_in[88]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[88]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[88]/Q} .original_name {mem/dcache/data_in[88]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[89]} .original_name {{mem/dcache/data_in[89]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[89]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[89]} .single_bit_orig_name {mem/dcache/data_in[89]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[89]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[89]/Q} .original_name {mem/dcache/data_in[89]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[90]} .original_name {{mem/dcache/data_in[90]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[90]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[90]} .single_bit_orig_name {mem/dcache/data_in[90]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[90]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[90]/Q} .original_name {mem/dcache/data_in[90]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[91]} .original_name {{mem/dcache/data_in[91]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[91]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[91]} .single_bit_orig_name {mem/dcache/data_in[91]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[91]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[91]/Q} .original_name {mem/dcache/data_in[91]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[92]} .original_name {{mem/dcache/data_in[92]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[92]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[92]} .single_bit_orig_name {mem/dcache/data_in[92]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[92]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[92]/Q} .original_name {mem/dcache/data_in[92]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[93]} .original_name {{mem/dcache/data_in[93]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[93]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[93]} .single_bit_orig_name {mem/dcache/data_in[93]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[93]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[93]/Q} .original_name {mem/dcache/data_in[93]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[94]} .original_name {{mem/dcache/data_in[94]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[94]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[94]} .single_bit_orig_name {mem/dcache/data_in[94]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[94]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[94]/Q} .original_name {mem/dcache/data_in[94]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[95]} .original_name {{mem/dcache/data_in[95]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[95]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[95]} .single_bit_orig_name {mem/dcache/data_in[95]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[95]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[95]/Q} .original_name {mem/dcache/data_in[95]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[96]} .original_name {{mem/dcache/data_in[96]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[96]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[96]} .single_bit_orig_name {mem/dcache/data_in[96]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[96]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[96]/Q} .original_name {mem/dcache/data_in[96]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[97]} .original_name {{mem/dcache/data_in[97]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[97]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[97]} .single_bit_orig_name {mem/dcache/data_in[97]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[97]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[97]/Q} .original_name {mem/dcache/data_in[97]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[98]} .original_name {{mem/dcache/data_in[98]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[98]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[98]} .single_bit_orig_name {mem/dcache/data_in[98]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[98]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[98]/Q} .original_name {mem/dcache/data_in[98]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[99]} .original_name {{mem/dcache/data_in[99]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[99]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[99]} .single_bit_orig_name {mem/dcache/data_in[99]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[99]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[99]/Q} .original_name {mem/dcache/data_in[99]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[100]} .original_name {{mem/dcache/data_in[100]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[100]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[100]} .single_bit_orig_name {mem/dcache/data_in[100]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[100]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[100]/Q} .original_name {mem/dcache/data_in[100]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[101]} .original_name {{mem/dcache/data_in[101]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[101]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[101]} .single_bit_orig_name {mem/dcache/data_in[101]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[101]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[101]/Q} .original_name {mem/dcache/data_in[101]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[102]} .original_name {{mem/dcache/data_in[102]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[102]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[102]} .single_bit_orig_name {mem/dcache/data_in[102]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[102]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[102]/Q} .original_name {mem/dcache/data_in[102]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[103]} .original_name {{mem/dcache/data_in[103]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[103]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[103]} .single_bit_orig_name {mem/dcache/data_in[103]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[103]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[103]/Q} .original_name {mem/dcache/data_in[103]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[104]} .original_name {{mem/dcache/data_in[104]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[104]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[104]} .single_bit_orig_name {mem/dcache/data_in[104]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[104]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[104]/Q} .original_name {mem/dcache/data_in[104]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[105]} .original_name {{mem/dcache/data_in[105]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[105]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[105]} .single_bit_orig_name {mem/dcache/data_in[105]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[105]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[105]/Q} .original_name {mem/dcache/data_in[105]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[106]} .original_name {{mem/dcache/data_in[106]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[106]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[106]} .single_bit_orig_name {mem/dcache/data_in[106]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[106]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[106]/Q} .original_name {mem/dcache/data_in[106]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[107]} .original_name {{mem/dcache/data_in[107]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[107]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[107]} .single_bit_orig_name {mem/dcache/data_in[107]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[107]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[107]/Q} .original_name {mem/dcache/data_in[107]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[108]} .original_name {{mem/dcache/data_in[108]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[108]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[108]} .single_bit_orig_name {mem/dcache/data_in[108]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[108]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[108]/Q} .original_name {mem/dcache/data_in[108]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[109]} .original_name {{mem/dcache/data_in[109]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[109]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[109]} .single_bit_orig_name {mem/dcache/data_in[109]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[109]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[109]/Q} .original_name {mem/dcache/data_in[109]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[110]} .original_name {{mem/dcache/data_in[110]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[110]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[110]} .single_bit_orig_name {mem/dcache/data_in[110]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[110]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[110]/Q} .original_name {mem/dcache/data_in[110]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[111]} .original_name {{mem/dcache/data_in[111]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[111]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[111]} .single_bit_orig_name {mem/dcache/data_in[111]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[111]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[111]/Q} .original_name {mem/dcache/data_in[111]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[112]} .original_name {{mem/dcache/data_in[112]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[112]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[112]} .single_bit_orig_name {mem/dcache/data_in[112]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[112]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[112]/Q} .original_name {mem/dcache/data_in[112]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[113]} .original_name {{mem/dcache/data_in[113]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[113]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[113]} .single_bit_orig_name {mem/dcache/data_in[113]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[113]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[113]/Q} .original_name {mem/dcache/data_in[113]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[114]} .original_name {{mem/dcache/data_in[114]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[114]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[114]} .single_bit_orig_name {mem/dcache/data_in[114]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[114]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[114]/Q} .original_name {mem/dcache/data_in[114]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[115]} .original_name {{mem/dcache/data_in[115]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[115]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[115]} .single_bit_orig_name {mem/dcache/data_in[115]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[115]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[115]/Q} .original_name {mem/dcache/data_in[115]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[116]} .original_name {{mem/dcache/data_in[116]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[116]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[116]} .single_bit_orig_name {mem/dcache/data_in[116]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[116]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[116]/Q} .original_name {mem/dcache/data_in[116]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[117]} .original_name {{mem/dcache/data_in[117]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[117]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[117]} .single_bit_orig_name {mem/dcache/data_in[117]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[117]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[117]/Q} .original_name {mem/dcache/data_in[117]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[118]} .original_name {{mem/dcache/data_in[118]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[118]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[118]} .single_bit_orig_name {mem/dcache/data_in[118]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[118]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[118]/Q} .original_name {mem/dcache/data_in[118]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[119]} .original_name {{mem/dcache/data_in[119]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[119]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[119]} .single_bit_orig_name {mem/dcache/data_in[119]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[119]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[119]/Q} .original_name {mem/dcache/data_in[119]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[120]} .original_name {{mem/dcache/data_in[120]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[120]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[120]} .single_bit_orig_name {mem/dcache/data_in[120]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[120]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[120]/Q} .original_name {mem/dcache/data_in[120]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[121]} .original_name {{mem/dcache/data_in[121]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[121]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[121]} .single_bit_orig_name {mem/dcache/data_in[121]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[121]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[121]/Q} .original_name {mem/dcache/data_in[121]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[122]} .original_name {{mem/dcache/data_in[122]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[122]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[122]} .single_bit_orig_name {mem/dcache/data_in[122]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[122]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[122]/Q} .original_name {mem/dcache/data_in[122]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[123]} .original_name {{mem/dcache/data_in[123]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[123]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[123]} .single_bit_orig_name {mem/dcache/data_in[123]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[123]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[123]/Q} .original_name {mem/dcache/data_in[123]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[124]} .original_name {{mem/dcache/data_in[124]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[124]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[124]} .single_bit_orig_name {mem/dcache/data_in[124]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[124]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[124]/Q} .original_name {mem/dcache/data_in[124]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[125]} .original_name {{mem/dcache/data_in[125]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[125]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[125]} .single_bit_orig_name {mem/dcache/data_in[125]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[125]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[125]/Q} .original_name {mem/dcache/data_in[125]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[126]} .original_name {{mem/dcache/data_in[126]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[126]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[126]} .single_bit_orig_name {mem/dcache/data_in[126]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[126]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[126]/Q} .original_name {mem/dcache/data_in[126]/q}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[127]} .original_name {{mem/dcache/data_in[127]}}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[127]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[127]} .single_bit_orig_name {mem/dcache/data_in[127]}
set_db -quiet {inst:riscv_top/mem/dcache/data_in_reg[127]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/data_in_reg[127]/Q} .original_name {mem/dcache/data_in[127]/q}
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[0]} .original_name {{mem/dcache/index[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[0]} .single_bit_orig_name {mem/dcache/index[0]}
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/index_reg[0]/Q} .original_name {mem/dcache/index[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[1]} .original_name {{mem/dcache/index[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[1]} .single_bit_orig_name {mem/dcache/index[1]}
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/index_reg[1]/Q} .original_name {mem/dcache/index[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[2]} .original_name {{mem/dcache/index[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[2]} .single_bit_orig_name {mem/dcache/index[2]}
set_db -quiet {inst:riscv_top/mem/dcache/index_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/index_reg[2]/Q} .original_name {mem/dcache/index[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[0]} .original_name {{mem/dcache/mask[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[0]} .single_bit_orig_name {mem/dcache/mask[0]}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mask_reg[0]/Q} .original_name {mem/dcache/mask[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[8]} .original_name {{mem/dcache/mask[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[8]} .single_bit_orig_name {mem/dcache/mask[8]}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mask_reg[8]/Q} .original_name {mem/dcache/mask[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[16]} .original_name {{mem/dcache/mask[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[16]} .single_bit_orig_name {mem/dcache/mask[16]}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mask_reg[16]/Q} .original_name {mem/dcache/mask[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[24]} .original_name {{mem/dcache/mask[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[24]} .single_bit_orig_name {mem/dcache/mask[24]}
set_db -quiet {inst:riscv_top/mem/dcache/mask_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mask_reg[24]/Q} .original_name {mem/dcache/mask[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[2]} .original_name {{mem/dcache/mem_req_addr[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[2]} .single_bit_orig_name {mem/dcache/mem_req_addr[2]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[2]/Q} .original_name {mem/dcache/mem_req_addr[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[3]} .original_name {{mem/dcache/mem_req_addr[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[3]} .single_bit_orig_name {mem/dcache/mem_req_addr[3]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[3]/Q} .original_name {mem/dcache/mem_req_addr[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[4]} .original_name {{mem/dcache/mem_req_addr[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[4]} .single_bit_orig_name {mem/dcache/mem_req_addr[4]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[4]/Q} .original_name {mem/dcache/mem_req_addr[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[5]} .original_name {{mem/dcache/mem_req_addr[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[5]} .single_bit_orig_name {mem/dcache/mem_req_addr[5]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[5]/Q} .original_name {mem/dcache/mem_req_addr[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[6]} .original_name {{mem/dcache/mem_req_addr[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[6]} .single_bit_orig_name {mem/dcache/mem_req_addr[6]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[6]/Q} .original_name {mem/dcache/mem_req_addr[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[7]} .original_name {{mem/dcache/mem_req_addr[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[7]} .single_bit_orig_name {mem/dcache/mem_req_addr[7]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[7]/Q} .original_name {mem/dcache/mem_req_addr[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[8]} .original_name {{mem/dcache/mem_req_addr[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[8]} .single_bit_orig_name {mem/dcache/mem_req_addr[8]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[8]/Q} .original_name {mem/dcache/mem_req_addr[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[9]} .original_name {{mem/dcache/mem_req_addr[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[9]} .single_bit_orig_name {mem/dcache/mem_req_addr[9]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[9]/Q} .original_name {mem/dcache/mem_req_addr[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[10]} .original_name {{mem/dcache/mem_req_addr[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[10]} .single_bit_orig_name {mem/dcache/mem_req_addr[10]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[10]/Q} .original_name {mem/dcache/mem_req_addr[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[11]} .original_name {{mem/dcache/mem_req_addr[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[11]} .single_bit_orig_name {mem/dcache/mem_req_addr[11]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[11]/Q} .original_name {mem/dcache/mem_req_addr[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[12]} .original_name {{mem/dcache/mem_req_addr[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[12]} .single_bit_orig_name {mem/dcache/mem_req_addr[12]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[12]/Q} .original_name {mem/dcache/mem_req_addr[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[13]} .original_name {{mem/dcache/mem_req_addr[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[13]} .single_bit_orig_name {mem/dcache/mem_req_addr[13]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[13]/Q} .original_name {mem/dcache/mem_req_addr[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[14]} .original_name {{mem/dcache/mem_req_addr[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[14]} .single_bit_orig_name {mem/dcache/mem_req_addr[14]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[14]/Q} .original_name {mem/dcache/mem_req_addr[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[15]} .original_name {{mem/dcache/mem_req_addr[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[15]} .single_bit_orig_name {mem/dcache/mem_req_addr[15]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[15]/Q} .original_name {mem/dcache/mem_req_addr[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[16]} .original_name {{mem/dcache/mem_req_addr[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[16]} .single_bit_orig_name {mem/dcache/mem_req_addr[16]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[16]/Q} .original_name {mem/dcache/mem_req_addr[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[17]} .original_name {{mem/dcache/mem_req_addr[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[17]} .single_bit_orig_name {mem/dcache/mem_req_addr[17]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[17]/Q} .original_name {mem/dcache/mem_req_addr[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[18]} .original_name {{mem/dcache/mem_req_addr[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[18]} .single_bit_orig_name {mem/dcache/mem_req_addr[18]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[18]/Q} .original_name {mem/dcache/mem_req_addr[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[19]} .original_name {{mem/dcache/mem_req_addr[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[19]} .single_bit_orig_name {mem/dcache/mem_req_addr[19]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[19]/Q} .original_name {mem/dcache/mem_req_addr[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[20]} .original_name {{mem/dcache/mem_req_addr[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[20]} .single_bit_orig_name {mem/dcache/mem_req_addr[20]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[20]/Q} .original_name {mem/dcache/mem_req_addr[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[21]} .original_name {{mem/dcache/mem_req_addr[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[21]} .single_bit_orig_name {mem/dcache/mem_req_addr[21]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[21]/Q} .original_name {mem/dcache/mem_req_addr[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[22]} .original_name {{mem/dcache/mem_req_addr[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[22]} .single_bit_orig_name {mem/dcache/mem_req_addr[22]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[22]/Q} .original_name {mem/dcache/mem_req_addr[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[23]} .original_name {{mem/dcache/mem_req_addr[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[23]} .single_bit_orig_name {mem/dcache/mem_req_addr[23]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[23]/Q} .original_name {mem/dcache/mem_req_addr[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[24]} .original_name {{mem/dcache/mem_req_addr[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[24]} .single_bit_orig_name {mem/dcache/mem_req_addr[24]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[24]/Q} .original_name {mem/dcache/mem_req_addr[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[25]} .original_name {{mem/dcache/mem_req_addr[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[25]} .single_bit_orig_name {mem/dcache/mem_req_addr[25]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[25]/Q} .original_name {mem/dcache/mem_req_addr[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[26]} .original_name {{mem/dcache/mem_req_addr[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[26]} .single_bit_orig_name {mem/dcache/mem_req_addr[26]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[26]/Q} .original_name {mem/dcache/mem_req_addr[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[27]} .original_name {{mem/dcache/mem_req_addr[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[27]} .single_bit_orig_name {mem/dcache/mem_req_addr[27]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[27]/Q} .original_name {mem/dcache/mem_req_addr[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[28]} .original_name {{mem/dcache/mem_req_addr[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[28]} .single_bit_orig_name {mem/dcache/mem_req_addr[28]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[28]/Q} .original_name {mem/dcache/mem_req_addr[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[29]} .original_name {{mem/dcache/mem_req_addr[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[29]} .single_bit_orig_name {mem/dcache/mem_req_addr[29]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_addr_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_addr_reg[29]/Q} .original_name {mem/dcache/mem_req_addr[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[0]} .original_name {{mem/dcache/mem_req_data_bits[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[0]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[0]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[0]/Q} .original_name {mem/dcache/mem_req_data_bits[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[1]} .original_name {{mem/dcache/mem_req_data_bits[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[1]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[1]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[1]/Q} .original_name {mem/dcache/mem_req_data_bits[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[2]} .original_name {{mem/dcache/mem_req_data_bits[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[2]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[2]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[2]/Q} .original_name {mem/dcache/mem_req_data_bits[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[3]} .original_name {{mem/dcache/mem_req_data_bits[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[3]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[3]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[3]/Q} .original_name {mem/dcache/mem_req_data_bits[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[4]} .original_name {{mem/dcache/mem_req_data_bits[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[4]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[4]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[4]/Q} .original_name {mem/dcache/mem_req_data_bits[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[5]} .original_name {{mem/dcache/mem_req_data_bits[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[5]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[5]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[5]/Q} .original_name {mem/dcache/mem_req_data_bits[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[6]} .original_name {{mem/dcache/mem_req_data_bits[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[6]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[6]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[6]/Q} .original_name {mem/dcache/mem_req_data_bits[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[7]} .original_name {{mem/dcache/mem_req_data_bits[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[7]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[7]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[7]/Q} .original_name {mem/dcache/mem_req_data_bits[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[8]} .original_name {{mem/dcache/mem_req_data_bits[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[8]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[8]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[8]/Q} .original_name {mem/dcache/mem_req_data_bits[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[9]} .original_name {{mem/dcache/mem_req_data_bits[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[9]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[9]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[9]/Q} .original_name {mem/dcache/mem_req_data_bits[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[10]} .original_name {{mem/dcache/mem_req_data_bits[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[10]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[10]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[10]/Q} .original_name {mem/dcache/mem_req_data_bits[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[11]} .original_name {{mem/dcache/mem_req_data_bits[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[11]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[11]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[11]/Q} .original_name {mem/dcache/mem_req_data_bits[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[12]} .original_name {{mem/dcache/mem_req_data_bits[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[12]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[12]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[12]/Q} .original_name {mem/dcache/mem_req_data_bits[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[13]} .original_name {{mem/dcache/mem_req_data_bits[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[13]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[13]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[13]/Q} .original_name {mem/dcache/mem_req_data_bits[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[14]} .original_name {{mem/dcache/mem_req_data_bits[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[14]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[14]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[14]/Q} .original_name {mem/dcache/mem_req_data_bits[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[15]} .original_name {{mem/dcache/mem_req_data_bits[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[15]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[15]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[15]/Q} .original_name {mem/dcache/mem_req_data_bits[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[16]} .original_name {{mem/dcache/mem_req_data_bits[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[16]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[16]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[16]/Q} .original_name {mem/dcache/mem_req_data_bits[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[17]} .original_name {{mem/dcache/mem_req_data_bits[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[17]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[17]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[17]/Q} .original_name {mem/dcache/mem_req_data_bits[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[18]} .original_name {{mem/dcache/mem_req_data_bits[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[18]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[18]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[18]/Q} .original_name {mem/dcache/mem_req_data_bits[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[19]} .original_name {{mem/dcache/mem_req_data_bits[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[19]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[19]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[19]/Q} .original_name {mem/dcache/mem_req_data_bits[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[20]} .original_name {{mem/dcache/mem_req_data_bits[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[20]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[20]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[20]/Q} .original_name {mem/dcache/mem_req_data_bits[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[21]} .original_name {{mem/dcache/mem_req_data_bits[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[21]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[21]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[21]/Q} .original_name {mem/dcache/mem_req_data_bits[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[22]} .original_name {{mem/dcache/mem_req_data_bits[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[22]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[22]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[22]/Q} .original_name {mem/dcache/mem_req_data_bits[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[23]} .original_name {{mem/dcache/mem_req_data_bits[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[23]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[23]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[23]/Q} .original_name {mem/dcache/mem_req_data_bits[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[24]} .original_name {{mem/dcache/mem_req_data_bits[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[24]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[24]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[24]/Q} .original_name {mem/dcache/mem_req_data_bits[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[25]} .original_name {{mem/dcache/mem_req_data_bits[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[25]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[25]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[25]/Q} .original_name {mem/dcache/mem_req_data_bits[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[26]} .original_name {{mem/dcache/mem_req_data_bits[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[26]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[26]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[26]/Q} .original_name {mem/dcache/mem_req_data_bits[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[27]} .original_name {{mem/dcache/mem_req_data_bits[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[27]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[27]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[27]/Q} .original_name {mem/dcache/mem_req_data_bits[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[28]} .original_name {{mem/dcache/mem_req_data_bits[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[28]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[28]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[28]/Q} .original_name {mem/dcache/mem_req_data_bits[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[29]} .original_name {{mem/dcache/mem_req_data_bits[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[29]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[29]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[29]/Q} .original_name {mem/dcache/mem_req_data_bits[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[30]} .original_name {{mem/dcache/mem_req_data_bits[30]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[30]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[30]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[30]/Q} .original_name {mem/dcache/mem_req_data_bits[30]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[31]} .original_name {{mem/dcache/mem_req_data_bits[31]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[31]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[31]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[31]/Q} .original_name {mem/dcache/mem_req_data_bits[31]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[32]} .original_name {{mem/dcache/mem_req_data_bits[32]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[32]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[32]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[32]/Q} .original_name {mem/dcache/mem_req_data_bits[32]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[33]} .original_name {{mem/dcache/mem_req_data_bits[33]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[33]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[33]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[33]/Q} .original_name {mem/dcache/mem_req_data_bits[33]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[34]} .original_name {{mem/dcache/mem_req_data_bits[34]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[34]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[34]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[34]/Q} .original_name {mem/dcache/mem_req_data_bits[34]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[35]} .original_name {{mem/dcache/mem_req_data_bits[35]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[35]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[35]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[35]/Q} .original_name {mem/dcache/mem_req_data_bits[35]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[36]} .original_name {{mem/dcache/mem_req_data_bits[36]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[36]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[36]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[36]/Q} .original_name {mem/dcache/mem_req_data_bits[36]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[37]} .original_name {{mem/dcache/mem_req_data_bits[37]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[37]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[37]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[37]/Q} .original_name {mem/dcache/mem_req_data_bits[37]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[38]} .original_name {{mem/dcache/mem_req_data_bits[38]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[38]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[38]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[38]/Q} .original_name {mem/dcache/mem_req_data_bits[38]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[39]} .original_name {{mem/dcache/mem_req_data_bits[39]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[39]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[39]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[39]/Q} .original_name {mem/dcache/mem_req_data_bits[39]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[40]} .original_name {{mem/dcache/mem_req_data_bits[40]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[40]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[40]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[40]/Q} .original_name {mem/dcache/mem_req_data_bits[40]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[41]} .original_name {{mem/dcache/mem_req_data_bits[41]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[41]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[41]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[41]/Q} .original_name {mem/dcache/mem_req_data_bits[41]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[42]} .original_name {{mem/dcache/mem_req_data_bits[42]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[42]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[42]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[42]/Q} .original_name {mem/dcache/mem_req_data_bits[42]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[43]} .original_name {{mem/dcache/mem_req_data_bits[43]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[43]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[43]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[43]/Q} .original_name {mem/dcache/mem_req_data_bits[43]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[44]} .original_name {{mem/dcache/mem_req_data_bits[44]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[44]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[44]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[44]/Q} .original_name {mem/dcache/mem_req_data_bits[44]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[45]} .original_name {{mem/dcache/mem_req_data_bits[45]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[45]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[45]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[45]/Q} .original_name {mem/dcache/mem_req_data_bits[45]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[46]} .original_name {{mem/dcache/mem_req_data_bits[46]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[46]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[46]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[46]/Q} .original_name {mem/dcache/mem_req_data_bits[46]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[47]} .original_name {{mem/dcache/mem_req_data_bits[47]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[47]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[47]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[47]/Q} .original_name {mem/dcache/mem_req_data_bits[47]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[48]} .original_name {{mem/dcache/mem_req_data_bits[48]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[48]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[48]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[48]/Q} .original_name {mem/dcache/mem_req_data_bits[48]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[49]} .original_name {{mem/dcache/mem_req_data_bits[49]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[49]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[49]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[49]/Q} .original_name {mem/dcache/mem_req_data_bits[49]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[50]} .original_name {{mem/dcache/mem_req_data_bits[50]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[50]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[50]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[50]/Q} .original_name {mem/dcache/mem_req_data_bits[50]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[51]} .original_name {{mem/dcache/mem_req_data_bits[51]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[51]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[51]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[51]/Q} .original_name {mem/dcache/mem_req_data_bits[51]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[52]} .original_name {{mem/dcache/mem_req_data_bits[52]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[52]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[52]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[52]/Q} .original_name {mem/dcache/mem_req_data_bits[52]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[53]} .original_name {{mem/dcache/mem_req_data_bits[53]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[53]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[53]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[53]/Q} .original_name {mem/dcache/mem_req_data_bits[53]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[54]} .original_name {{mem/dcache/mem_req_data_bits[54]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[54]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[54]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[54]/Q} .original_name {mem/dcache/mem_req_data_bits[54]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[55]} .original_name {{mem/dcache/mem_req_data_bits[55]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[55]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[55]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[55]/Q} .original_name {mem/dcache/mem_req_data_bits[55]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[56]} .original_name {{mem/dcache/mem_req_data_bits[56]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[56]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[56]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[56]/Q} .original_name {mem/dcache/mem_req_data_bits[56]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[57]} .original_name {{mem/dcache/mem_req_data_bits[57]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[57]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[57]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[57]/Q} .original_name {mem/dcache/mem_req_data_bits[57]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[58]} .original_name {{mem/dcache/mem_req_data_bits[58]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[58]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[58]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[58]/Q} .original_name {mem/dcache/mem_req_data_bits[58]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[59]} .original_name {{mem/dcache/mem_req_data_bits[59]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[59]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[59]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[59]/Q} .original_name {mem/dcache/mem_req_data_bits[59]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[60]} .original_name {{mem/dcache/mem_req_data_bits[60]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[60]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[60]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[60]/Q} .original_name {mem/dcache/mem_req_data_bits[60]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[61]} .original_name {{mem/dcache/mem_req_data_bits[61]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[61]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[61]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[61]/Q} .original_name {mem/dcache/mem_req_data_bits[61]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[62]} .original_name {{mem/dcache/mem_req_data_bits[62]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[62]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[62]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[62]/Q} .original_name {mem/dcache/mem_req_data_bits[62]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[63]} .original_name {{mem/dcache/mem_req_data_bits[63]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[63]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[63]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[63]/Q} .original_name {mem/dcache/mem_req_data_bits[63]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[64]} .original_name {{mem/dcache/mem_req_data_bits[64]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[64]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[64]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[64]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[64]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[64]/Q} .original_name {mem/dcache/mem_req_data_bits[64]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[65]} .original_name {{mem/dcache/mem_req_data_bits[65]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[65]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[65]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[65]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[65]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[65]/Q} .original_name {mem/dcache/mem_req_data_bits[65]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[66]} .original_name {{mem/dcache/mem_req_data_bits[66]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[66]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[66]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[66]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[66]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[66]/Q} .original_name {mem/dcache/mem_req_data_bits[66]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[67]} .original_name {{mem/dcache/mem_req_data_bits[67]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[67]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[67]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[67]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[67]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[67]/Q} .original_name {mem/dcache/mem_req_data_bits[67]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[68]} .original_name {{mem/dcache/mem_req_data_bits[68]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[68]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[68]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[68]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[68]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[68]/Q} .original_name {mem/dcache/mem_req_data_bits[68]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[69]} .original_name {{mem/dcache/mem_req_data_bits[69]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[69]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[69]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[69]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[69]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[69]/Q} .original_name {mem/dcache/mem_req_data_bits[69]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[70]} .original_name {{mem/dcache/mem_req_data_bits[70]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[70]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[70]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[70]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[70]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[70]/Q} .original_name {mem/dcache/mem_req_data_bits[70]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[71]} .original_name {{mem/dcache/mem_req_data_bits[71]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[71]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[71]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[71]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[71]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[71]/Q} .original_name {mem/dcache/mem_req_data_bits[71]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[72]} .original_name {{mem/dcache/mem_req_data_bits[72]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[72]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[72]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[72]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[72]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[72]/Q} .original_name {mem/dcache/mem_req_data_bits[72]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[73]} .original_name {{mem/dcache/mem_req_data_bits[73]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[73]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[73]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[73]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[73]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[73]/Q} .original_name {mem/dcache/mem_req_data_bits[73]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[74]} .original_name {{mem/dcache/mem_req_data_bits[74]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[74]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[74]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[74]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[74]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[74]/Q} .original_name {mem/dcache/mem_req_data_bits[74]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[75]} .original_name {{mem/dcache/mem_req_data_bits[75]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[75]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[75]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[75]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[75]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[75]/Q} .original_name {mem/dcache/mem_req_data_bits[75]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[76]} .original_name {{mem/dcache/mem_req_data_bits[76]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[76]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[76]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[76]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[76]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[76]/Q} .original_name {mem/dcache/mem_req_data_bits[76]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[77]} .original_name {{mem/dcache/mem_req_data_bits[77]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[77]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[77]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[77]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[77]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[77]/Q} .original_name {mem/dcache/mem_req_data_bits[77]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[78]} .original_name {{mem/dcache/mem_req_data_bits[78]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[78]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[78]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[78]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[78]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[78]/Q} .original_name {mem/dcache/mem_req_data_bits[78]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[79]} .original_name {{mem/dcache/mem_req_data_bits[79]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[79]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[79]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[79]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[79]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[79]/Q} .original_name {mem/dcache/mem_req_data_bits[79]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[80]} .original_name {{mem/dcache/mem_req_data_bits[80]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[80]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[80]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[80]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[80]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[80]/Q} .original_name {mem/dcache/mem_req_data_bits[80]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[81]} .original_name {{mem/dcache/mem_req_data_bits[81]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[81]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[81]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[81]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[81]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[81]/Q} .original_name {mem/dcache/mem_req_data_bits[81]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[82]} .original_name {{mem/dcache/mem_req_data_bits[82]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[82]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[82]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[82]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[82]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[82]/Q} .original_name {mem/dcache/mem_req_data_bits[82]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[83]} .original_name {{mem/dcache/mem_req_data_bits[83]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[83]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[83]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[83]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[83]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[83]/Q} .original_name {mem/dcache/mem_req_data_bits[83]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[84]} .original_name {{mem/dcache/mem_req_data_bits[84]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[84]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[84]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[84]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[84]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[84]/Q} .original_name {mem/dcache/mem_req_data_bits[84]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[85]} .original_name {{mem/dcache/mem_req_data_bits[85]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[85]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[85]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[85]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[85]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[85]/Q} .original_name {mem/dcache/mem_req_data_bits[85]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[86]} .original_name {{mem/dcache/mem_req_data_bits[86]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[86]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[86]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[86]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[86]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[86]/Q} .original_name {mem/dcache/mem_req_data_bits[86]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[87]} .original_name {{mem/dcache/mem_req_data_bits[87]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[87]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[87]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[87]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[87]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[87]/Q} .original_name {mem/dcache/mem_req_data_bits[87]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[88]} .original_name {{mem/dcache/mem_req_data_bits[88]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[88]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[88]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[88]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[88]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[88]/Q} .original_name {mem/dcache/mem_req_data_bits[88]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[89]} .original_name {{mem/dcache/mem_req_data_bits[89]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[89]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[89]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[89]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[89]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[89]/Q} .original_name {mem/dcache/mem_req_data_bits[89]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[90]} .original_name {{mem/dcache/mem_req_data_bits[90]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[90]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[90]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[90]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[90]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[90]/Q} .original_name {mem/dcache/mem_req_data_bits[90]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[91]} .original_name {{mem/dcache/mem_req_data_bits[91]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[91]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[91]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[91]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[91]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[91]/Q} .original_name {mem/dcache/mem_req_data_bits[91]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[92]} .original_name {{mem/dcache/mem_req_data_bits[92]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[92]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[92]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[92]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[92]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[92]/Q} .original_name {mem/dcache/mem_req_data_bits[92]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[93]} .original_name {{mem/dcache/mem_req_data_bits[93]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[93]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[93]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[93]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[93]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[93]/Q} .original_name {mem/dcache/mem_req_data_bits[93]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[94]} .original_name {{mem/dcache/mem_req_data_bits[94]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[94]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[94]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[94]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[94]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[94]/Q} .original_name {mem/dcache/mem_req_data_bits[94]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[95]} .original_name {{mem/dcache/mem_req_data_bits[95]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[95]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[95]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[95]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[95]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[95]/Q} .original_name {mem/dcache/mem_req_data_bits[95]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[96]} .original_name {{mem/dcache/mem_req_data_bits[96]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[96]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[96]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[96]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[96]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[96]/Q} .original_name {mem/dcache/mem_req_data_bits[96]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[97]} .original_name {{mem/dcache/mem_req_data_bits[97]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[97]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[97]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[97]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[97]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[97]/Q} .original_name {mem/dcache/mem_req_data_bits[97]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[98]} .original_name {{mem/dcache/mem_req_data_bits[98]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[98]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[98]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[98]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[98]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[98]/Q} .original_name {mem/dcache/mem_req_data_bits[98]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[99]} .original_name {{mem/dcache/mem_req_data_bits[99]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[99]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[99]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[99]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[99]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[99]/Q} .original_name {mem/dcache/mem_req_data_bits[99]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[100]} .original_name {{mem/dcache/mem_req_data_bits[100]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[100]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[100]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[100]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[100]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[100]/Q} .original_name {mem/dcache/mem_req_data_bits[100]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[101]} .original_name {{mem/dcache/mem_req_data_bits[101]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[101]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[101]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[101]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[101]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[101]/Q} .original_name {mem/dcache/mem_req_data_bits[101]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[102]} .original_name {{mem/dcache/mem_req_data_bits[102]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[102]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[102]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[102]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[102]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[102]/Q} .original_name {mem/dcache/mem_req_data_bits[102]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[103]} .original_name {{mem/dcache/mem_req_data_bits[103]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[103]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[103]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[103]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[103]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[103]/Q} .original_name {mem/dcache/mem_req_data_bits[103]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[104]} .original_name {{mem/dcache/mem_req_data_bits[104]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[104]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[104]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[104]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[104]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[104]/Q} .original_name {mem/dcache/mem_req_data_bits[104]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[105]} .original_name {{mem/dcache/mem_req_data_bits[105]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[105]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[105]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[105]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[105]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[105]/Q} .original_name {mem/dcache/mem_req_data_bits[105]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[106]} .original_name {{mem/dcache/mem_req_data_bits[106]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[106]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[106]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[106]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[106]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[106]/Q} .original_name {mem/dcache/mem_req_data_bits[106]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[107]} .original_name {{mem/dcache/mem_req_data_bits[107]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[107]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[107]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[107]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[107]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[107]/Q} .original_name {mem/dcache/mem_req_data_bits[107]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[108]} .original_name {{mem/dcache/mem_req_data_bits[108]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[108]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[108]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[108]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[108]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[108]/Q} .original_name {mem/dcache/mem_req_data_bits[108]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[109]} .original_name {{mem/dcache/mem_req_data_bits[109]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[109]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[109]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[109]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[109]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[109]/Q} .original_name {mem/dcache/mem_req_data_bits[109]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[110]} .original_name {{mem/dcache/mem_req_data_bits[110]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[110]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[110]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[110]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[110]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[110]/Q} .original_name {mem/dcache/mem_req_data_bits[110]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[111]} .original_name {{mem/dcache/mem_req_data_bits[111]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[111]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[111]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[111]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[111]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[111]/Q} .original_name {mem/dcache/mem_req_data_bits[111]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[112]} .original_name {{mem/dcache/mem_req_data_bits[112]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[112]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[112]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[112]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[112]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[112]/Q} .original_name {mem/dcache/mem_req_data_bits[112]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[113]} .original_name {{mem/dcache/mem_req_data_bits[113]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[113]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[113]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[113]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[113]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[113]/Q} .original_name {mem/dcache/mem_req_data_bits[113]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[114]} .original_name {{mem/dcache/mem_req_data_bits[114]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[114]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[114]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[114]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[114]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[114]/Q} .original_name {mem/dcache/mem_req_data_bits[114]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[115]} .original_name {{mem/dcache/mem_req_data_bits[115]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[115]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[115]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[115]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[115]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[115]/Q} .original_name {mem/dcache/mem_req_data_bits[115]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[116]} .original_name {{mem/dcache/mem_req_data_bits[116]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[116]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[116]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[116]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[116]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[116]/Q} .original_name {mem/dcache/mem_req_data_bits[116]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[117]} .original_name {{mem/dcache/mem_req_data_bits[117]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[117]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[117]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[117]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[117]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[117]/Q} .original_name {mem/dcache/mem_req_data_bits[117]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[118]} .original_name {{mem/dcache/mem_req_data_bits[118]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[118]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[118]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[118]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[118]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[118]/Q} .original_name {mem/dcache/mem_req_data_bits[118]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[119]} .original_name {{mem/dcache/mem_req_data_bits[119]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[119]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[119]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[119]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[119]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[119]/Q} .original_name {mem/dcache/mem_req_data_bits[119]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[120]} .original_name {{mem/dcache/mem_req_data_bits[120]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[120]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[120]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[120]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[120]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[120]/Q} .original_name {mem/dcache/mem_req_data_bits[120]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[121]} .original_name {{mem/dcache/mem_req_data_bits[121]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[121]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[121]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[121]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[121]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[121]/Q} .original_name {mem/dcache/mem_req_data_bits[121]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[122]} .original_name {{mem/dcache/mem_req_data_bits[122]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[122]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[122]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[122]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[122]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[122]/Q} .original_name {mem/dcache/mem_req_data_bits[122]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[123]} .original_name {{mem/dcache/mem_req_data_bits[123]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[123]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[123]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[123]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[123]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[123]/Q} .original_name {mem/dcache/mem_req_data_bits[123]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[124]} .original_name {{mem/dcache/mem_req_data_bits[124]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[124]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[124]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[124]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[124]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[124]/Q} .original_name {mem/dcache/mem_req_data_bits[124]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[125]} .original_name {{mem/dcache/mem_req_data_bits[125]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[125]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[125]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[125]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[125]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[125]/Q} .original_name {mem/dcache/mem_req_data_bits[125]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[126]} .original_name {{mem/dcache/mem_req_data_bits[126]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[126]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[126]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[126]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[126]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[126]/Q} .original_name {mem/dcache/mem_req_data_bits[126]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[127]} .original_name {{mem/dcache/mem_req_data_bits[127]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[127]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[127]} .single_bit_orig_name {mem/dcache/mem_req_data_bits[127]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_bits_reg[127]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_bits_reg[127]/Q} .original_name {mem/dcache/mem_req_data_bits[127]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[0]} .original_name {{mem/dcache/mem_req_data_mask[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[0]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[0]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[0]/Q} .original_name {mem/dcache/mem_req_data_mask[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[1]} .original_name {{mem/dcache/mem_req_data_mask[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[1]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[1]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[1]/Q} .original_name {mem/dcache/mem_req_data_mask[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[2]} .original_name {{mem/dcache/mem_req_data_mask[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[2]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[2]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[2]/Q} .original_name {mem/dcache/mem_req_data_mask[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[3]} .original_name {{mem/dcache/mem_req_data_mask[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[3]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[3]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[3]/Q} .original_name {mem/dcache/mem_req_data_mask[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[4]} .original_name {{mem/dcache/mem_req_data_mask[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[4]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[4]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[4]/Q} .original_name {mem/dcache/mem_req_data_mask[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[5]} .original_name {{mem/dcache/mem_req_data_mask[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[5]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[5]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[5]/Q} .original_name {mem/dcache/mem_req_data_mask[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[6]} .original_name {{mem/dcache/mem_req_data_mask[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[6]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[6]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[6]/Q} .original_name {mem/dcache/mem_req_data_mask[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[7]} .original_name {{mem/dcache/mem_req_data_mask[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[7]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[7]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[7]/Q} .original_name {mem/dcache/mem_req_data_mask[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[8]} .original_name {{mem/dcache/mem_req_data_mask[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[8]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[8]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[8]/Q} .original_name {mem/dcache/mem_req_data_mask[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[9]} .original_name {{mem/dcache/mem_req_data_mask[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[9]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[9]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[9]/Q} .original_name {mem/dcache/mem_req_data_mask[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[10]} .original_name {{mem/dcache/mem_req_data_mask[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[10]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[10]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[10]/Q} .original_name {mem/dcache/mem_req_data_mask[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[11]} .original_name {{mem/dcache/mem_req_data_mask[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[11]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[11]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[11]/Q} .original_name {mem/dcache/mem_req_data_mask[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[12]} .original_name {{mem/dcache/mem_req_data_mask[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[12]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[12]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[12]/Q} .original_name {mem/dcache/mem_req_data_mask[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[13]} .original_name {{mem/dcache/mem_req_data_mask[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[13]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[13]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[13]/Q} .original_name {mem/dcache/mem_req_data_mask[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[14]} .original_name {{mem/dcache/mem_req_data_mask[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[14]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[14]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[14]/Q} .original_name {mem/dcache/mem_req_data_mask[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[15]} .original_name {{mem/dcache/mem_req_data_mask[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[15]} .single_bit_orig_name {mem/dcache/mem_req_data_mask[15]}
set_db -quiet {inst:riscv_top/mem/dcache/mem_req_data_mask_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/mem_req_data_mask_reg[15]/Q} .original_name {mem/dcache/mem_req_data_mask[15]/q}
set_db -quiet inst:riscv_top/mem/dcache/mem_req_data_valid_reg .original_name mem/dcache/mem_req_data_valid
set_db -quiet inst:riscv_top/mem/dcache/mem_req_data_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:riscv_top/mem/dcache/mem_req_data_valid_reg .single_bit_orig_name mem/dcache/mem_req_data_valid
set_db -quiet inst:riscv_top/mem/dcache/mem_req_data_valid_reg .gint_phase_inversion false
set_db -quiet pin:riscv_top/mem/dcache/mem_req_data_valid_reg/Q .original_name mem/dcache/mem_req_data_valid/q
set_db -quiet inst:riscv_top/mem/dcache/mem_req_rw_reg .original_name mem/dcache/mem_req_rw
set_db -quiet inst:riscv_top/mem/dcache/mem_req_rw_reg .orig_hdl_instantiated false
set_db -quiet inst:riscv_top/mem/dcache/mem_req_rw_reg .single_bit_orig_name mem/dcache/mem_req_rw
set_db -quiet inst:riscv_top/mem/dcache/mem_req_rw_reg .gint_phase_inversion false
set_db -quiet pin:riscv_top/mem/dcache/mem_req_rw_reg/Q .original_name mem/dcache/mem_req_rw/q
set_db -quiet inst:riscv_top/mem/dcache/mem_req_valid_reg .original_name mem/dcache/mem_req_valid
set_db -quiet inst:riscv_top/mem/dcache/mem_req_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:riscv_top/mem/dcache/mem_req_valid_reg .single_bit_orig_name mem/dcache/mem_req_valid
set_db -quiet inst:riscv_top/mem/dcache/mem_req_valid_reg .gint_phase_inversion false
set_db -quiet pin:riscv_top/mem/dcache/mem_req_valid_reg/Q .original_name mem/dcache/mem_req_valid/q
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[0]} .original_name {{mem/dcache/offset[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[0]} .single_bit_orig_name {mem/dcache/offset[0]}
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/offset_reg[0]/Q} .original_name {mem/dcache/offset[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[1]} .original_name {{mem/dcache/offset[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[1]} .single_bit_orig_name {mem/dcache/offset[1]}
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/offset_reg[1]/Q} .original_name {mem/dcache/offset[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[2]} .original_name {{mem/dcache/offset[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[2]} .single_bit_orig_name {mem/dcache/offset[2]}
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/offset_reg[2]/Q} .original_name {mem/dcache/offset[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[3]} .original_name {{mem/dcache/offset[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[3]} .single_bit_orig_name {mem/dcache/offset[3]}
set_db -quiet {inst:riscv_top/mem/dcache/offset_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/offset_reg[3]/Q} .original_name {mem/dcache/offset[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[7]} .original_name {{mem/dcache/original_addr[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[7]} .single_bit_orig_name {mem/dcache/original_addr[7]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[7]/Q} .original_name {mem/dcache/original_addr[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[8]} .original_name {{mem/dcache/original_addr[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[8]} .single_bit_orig_name {mem/dcache/original_addr[8]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[8]/Q} .original_name {mem/dcache/original_addr[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[9]} .original_name {{mem/dcache/original_addr[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[9]} .single_bit_orig_name {mem/dcache/original_addr[9]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[9]/Q} .original_name {mem/dcache/original_addr[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[10]} .original_name {{mem/dcache/original_addr[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[10]} .single_bit_orig_name {mem/dcache/original_addr[10]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[10]/Q} .original_name {mem/dcache/original_addr[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[11]} .original_name {{mem/dcache/original_addr[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[11]} .single_bit_orig_name {mem/dcache/original_addr[11]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[11]/Q} .original_name {mem/dcache/original_addr[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[12]} .original_name {{mem/dcache/original_addr[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[12]} .single_bit_orig_name {mem/dcache/original_addr[12]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[12]/Q} .original_name {mem/dcache/original_addr[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[13]} .original_name {{mem/dcache/original_addr[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[13]} .single_bit_orig_name {mem/dcache/original_addr[13]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[13]/Q} .original_name {mem/dcache/original_addr[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[14]} .original_name {{mem/dcache/original_addr[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[14]} .single_bit_orig_name {mem/dcache/original_addr[14]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[14]/Q} .original_name {mem/dcache/original_addr[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[15]} .original_name {{mem/dcache/original_addr[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[15]} .single_bit_orig_name {mem/dcache/original_addr[15]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[15]/Q} .original_name {mem/dcache/original_addr[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[16]} .original_name {{mem/dcache/original_addr[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[16]} .single_bit_orig_name {mem/dcache/original_addr[16]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[16]/Q} .original_name {mem/dcache/original_addr[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[17]} .original_name {{mem/dcache/original_addr[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[17]} .single_bit_orig_name {mem/dcache/original_addr[17]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[17]/Q} .original_name {mem/dcache/original_addr[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[18]} .original_name {{mem/dcache/original_addr[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[18]} .single_bit_orig_name {mem/dcache/original_addr[18]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[18]/Q} .original_name {mem/dcache/original_addr[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[19]} .original_name {{mem/dcache/original_addr[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[19]} .single_bit_orig_name {mem/dcache/original_addr[19]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[19]/Q} .original_name {mem/dcache/original_addr[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[20]} .original_name {{mem/dcache/original_addr[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[20]} .single_bit_orig_name {mem/dcache/original_addr[20]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[20]/Q} .original_name {mem/dcache/original_addr[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[21]} .original_name {{mem/dcache/original_addr[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[21]} .single_bit_orig_name {mem/dcache/original_addr[21]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[21]/Q} .original_name {mem/dcache/original_addr[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[22]} .original_name {{mem/dcache/original_addr[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[22]} .single_bit_orig_name {mem/dcache/original_addr[22]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[22]/Q} .original_name {mem/dcache/original_addr[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[23]} .original_name {{mem/dcache/original_addr[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[23]} .single_bit_orig_name {mem/dcache/original_addr[23]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[23]/Q} .original_name {mem/dcache/original_addr[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[24]} .original_name {{mem/dcache/original_addr[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[24]} .single_bit_orig_name {mem/dcache/original_addr[24]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[24]/Q} .original_name {mem/dcache/original_addr[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[25]} .original_name {{mem/dcache/original_addr[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[25]} .single_bit_orig_name {mem/dcache/original_addr[25]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[25]/Q} .original_name {mem/dcache/original_addr[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[26]} .original_name {{mem/dcache/original_addr[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[26]} .single_bit_orig_name {mem/dcache/original_addr[26]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[26]/Q} .original_name {mem/dcache/original_addr[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[27]} .original_name {{mem/dcache/original_addr[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[27]} .single_bit_orig_name {mem/dcache/original_addr[27]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[27]/Q} .original_name {mem/dcache/original_addr[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[28]} .original_name {{mem/dcache/original_addr[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[28]} .single_bit_orig_name {mem/dcache/original_addr[28]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[28]/Q} .original_name {mem/dcache/original_addr[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[29]} .original_name {{mem/dcache/original_addr[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[29]} .single_bit_orig_name {mem/dcache/original_addr[29]}
set_db -quiet {inst:riscv_top/mem/dcache/original_addr_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/original_addr_reg[29]/Q} .original_name {mem/dcache/original_addr[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[0]} .original_name {{mem/dcache/tag_valid_addr[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[0]} .single_bit_orig_name {mem/dcache/tag_valid_addr[0]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_addr_reg[0]/Q} .original_name {mem/dcache/tag_valid_addr[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[1]} .original_name {{mem/dcache/tag_valid_addr[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[1]} .single_bit_orig_name {mem/dcache/tag_valid_addr[1]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_addr_reg[1]/Q} .original_name {mem/dcache/tag_valid_addr[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[2]} .original_name {{mem/dcache/tag_valid_addr[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[2]} .single_bit_orig_name {mem/dcache/tag_valid_addr[2]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_addr_reg[2]/Q} .original_name {mem/dcache/tag_valid_addr[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[12]} .original_name {{mem/dcache/cpu_resp_data[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[12]} .single_bit_orig_name {mem/dcache/cpu_resp_data[12]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[12]/Q} .original_name {mem/dcache/cpu_resp_data[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[6]} .original_name {{mem/dcache/cpu_resp_data[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[6]} .single_bit_orig_name {mem/dcache/cpu_resp_data[6]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[6]/Q} .original_name {mem/dcache/cpu_resp_data[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[3]} .original_name {{mem/dcache/cpu_resp_data[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[3]} .single_bit_orig_name {mem/dcache/cpu_resp_data[3]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[3]/Q} .original_name {mem/dcache/cpu_resp_data[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[13]} .original_name {{mem/dcache/cpu_resp_data[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[13]} .single_bit_orig_name {mem/dcache/cpu_resp_data[13]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[13]/Q} .original_name {mem/dcache/cpu_resp_data[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[4]} .original_name {{mem/dcache/cpu_resp_data[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[4]} .single_bit_orig_name {mem/dcache/cpu_resp_data[4]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[4]/Q} .original_name {mem/dcache/cpu_resp_data[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[22]} .original_name {{mem/dcache/cpu_resp_data[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[22]} .single_bit_orig_name {mem/dcache/cpu_resp_data[22]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[22]/Q} .original_name {mem/dcache/cpu_resp_data[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[14]} .original_name {{mem/dcache/cpu_resp_data[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[14]} .single_bit_orig_name {mem/dcache/cpu_resp_data[14]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[14]/Q} .original_name {mem/dcache/cpu_resp_data[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[5]} .original_name {{mem/dcache/cpu_resp_data[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[5]} .single_bit_orig_name {mem/dcache/cpu_resp_data[5]}
set_db -quiet {inst:riscv_top/mem/dcache/cpu_resp_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/cpu_resp_data_reg[5]/Q} .original_name {mem/dcache/cpu_resp_data[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[2]} .original_name {{mem/dcache/tag_valid_in[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[2]} .single_bit_orig_name {mem/dcache/tag_valid_in[2]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[2]/Q} .original_name {mem/dcache/tag_valid_in[2]/q}
set_db -quiet inst:riscv_top/mem/dcache/write_enable_tag_valid_reg .original_name mem/dcache/write_enable_tag_valid
set_db -quiet inst:riscv_top/mem/dcache/write_enable_tag_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:riscv_top/mem/dcache/write_enable_tag_valid_reg .single_bit_orig_name mem/dcache/write_enable_tag_valid
set_db -quiet inst:riscv_top/mem/dcache/write_enable_tag_valid_reg .gint_phase_inversion false
set_db -quiet pin:riscv_top/mem/dcache/write_enable_tag_valid_reg/Q .original_name mem/dcache/write_enable_tag_valid/q
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[7]} .original_name {{mem/dcache/tag_valid_in[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[7]} .single_bit_orig_name {mem/dcache/tag_valid_in[7]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[7]/Q} .original_name {mem/dcache/tag_valid_in[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[22]} .original_name {{mem/dcache/tag_valid_in[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[22]} .single_bit_orig_name {mem/dcache/tag_valid_in[22]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[22]/Q} .original_name {mem/dcache/tag_valid_in[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[0]} .original_name {{mem/dcache/tag_valid_in[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[0]} .single_bit_orig_name {mem/dcache/tag_valid_in[0]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[0]/Q} .original_name {mem/dcache/tag_valid_in[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[1]} .original_name {{mem/dcache/tag_valid_in[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[1]} .single_bit_orig_name {mem/dcache/tag_valid_in[1]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[1]/Q} .original_name {mem/dcache/tag_valid_in[1]/q}
set_db -quiet inst:riscv_top/mem/dcache/write_enable_data_reg .original_name mem/dcache/write_enable_data
set_db -quiet inst:riscv_top/mem/dcache/write_enable_data_reg .orig_hdl_instantiated false
set_db -quiet inst:riscv_top/mem/dcache/write_enable_data_reg .single_bit_orig_name mem/dcache/write_enable_data
set_db -quiet inst:riscv_top/mem/dcache/write_enable_data_reg .gint_phase_inversion false
set_db -quiet pin:riscv_top/mem/dcache/write_enable_data_reg/Q .original_name mem/dcache/write_enable_data/q
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[3]} .original_name {{mem/dcache/tag_valid_in[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[3]} .single_bit_orig_name {mem/dcache/tag_valid_in[3]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[3]/Q} .original_name {mem/dcache/tag_valid_in[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[4]} .original_name {{mem/dcache/tag_valid_in[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[4]} .single_bit_orig_name {mem/dcache/tag_valid_in[4]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[4]/Q} .original_name {mem/dcache/tag_valid_in[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[5]} .original_name {{mem/dcache/tag_valid_in[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[5]} .single_bit_orig_name {mem/dcache/tag_valid_in[5]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[5]/Q} .original_name {mem/dcache/tag_valid_in[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[6]} .original_name {{mem/dcache/tag_valid_in[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[6]} .single_bit_orig_name {mem/dcache/tag_valid_in[6]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[6]/Q} .original_name {mem/dcache/tag_valid_in[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[8]} .original_name {{mem/dcache/tag_valid_in[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[8]} .single_bit_orig_name {mem/dcache/tag_valid_in[8]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[8]/Q} .original_name {mem/dcache/tag_valid_in[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[9]} .original_name {{mem/dcache/tag_valid_in[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[9]} .single_bit_orig_name {mem/dcache/tag_valid_in[9]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[9]/Q} .original_name {mem/dcache/tag_valid_in[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[10]} .original_name {{mem/dcache/tag_valid_in[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[10]} .single_bit_orig_name {mem/dcache/tag_valid_in[10]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[10]/Q} .original_name {mem/dcache/tag_valid_in[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[13]} .original_name {{mem/dcache/tag_valid_in[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[13]} .single_bit_orig_name {mem/dcache/tag_valid_in[13]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[13]/Q} .original_name {mem/dcache/tag_valid_in[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[14]} .original_name {{mem/dcache/tag_valid_in[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[14]} .single_bit_orig_name {mem/dcache/tag_valid_in[14]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[14]/Q} .original_name {mem/dcache/tag_valid_in[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[15]} .original_name {{mem/dcache/tag_valid_in[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[15]} .single_bit_orig_name {mem/dcache/tag_valid_in[15]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[15]/Q} .original_name {mem/dcache/tag_valid_in[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[16]} .original_name {{mem/dcache/tag_valid_in[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[16]} .single_bit_orig_name {mem/dcache/tag_valid_in[16]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[16]/Q} .original_name {mem/dcache/tag_valid_in[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[17]} .original_name {{mem/dcache/tag_valid_in[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[17]} .single_bit_orig_name {mem/dcache/tag_valid_in[17]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[17]/Q} .original_name {mem/dcache/tag_valid_in[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[18]} .original_name {{mem/dcache/tag_valid_in[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[18]} .single_bit_orig_name {mem/dcache/tag_valid_in[18]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[18]/Q} .original_name {mem/dcache/tag_valid_in[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[20]} .original_name {{mem/dcache/tag_valid_in[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[20]} .single_bit_orig_name {mem/dcache/tag_valid_in[20]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[20]/Q} .original_name {mem/dcache/tag_valid_in[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[21]} .original_name {{mem/dcache/tag_valid_in[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[21]} .single_bit_orig_name {mem/dcache/tag_valid_in[21]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[21]/Q} .original_name {mem/dcache/tag_valid_in[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[12]} .original_name {{mem/dcache/tag_valid_in[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[12]} .single_bit_orig_name {mem/dcache/tag_valid_in[12]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[12]/Q} .original_name {mem/dcache/tag_valid_in[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[11]} .original_name {{mem/dcache/tag_valid_in[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[11]} .single_bit_orig_name {mem/dcache/tag_valid_in[11]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[11]/Q} .original_name {mem/dcache/tag_valid_in[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[19]} .original_name {{mem/dcache/tag_valid_in[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[19]} .single_bit_orig_name {mem/dcache/tag_valid_in[19]}
set_db -quiet {inst:riscv_top/mem/dcache/tag_valid_in_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/tag_valid_in_reg[19]/Q} .original_name {mem/dcache/tag_valid_in[19]/q}
set_db -quiet module:riscv_top/cache .hdl_user_name cache
set_db -quiet module:riscv_top/cache .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/cc/eecs151/fa20/class/eecs151-acb/project_skeleton/src/Cache.v} {} {}}}
set_db -quiet module:riscv_top/cache .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/cache .lp_clock_gating_max_flops inf
set_db -quiet inst:riscv_top/mem/icache/data_sram .original_name mem/icache/data_sram
set_db -quiet inst:riscv_top/mem/icache/data_sram .single_bit_orig_name mem/icache/data_sram
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[127]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[126]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[125]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[124]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[123]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[122]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[121]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[120]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[119]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[118]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[117]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[116]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[115]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[114]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[113]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[112]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[111]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[110]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[109]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[108]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[107]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[106]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[105]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[104]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[103]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[102]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[101]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[100]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[99]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[98]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[97]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[96]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[95]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[94]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[93]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[92]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[91]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[90]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[89]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[88]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[87]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[86]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[85]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[84]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[83]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[82]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[81]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[80]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[79]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[78]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[77]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[76]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[75]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[74]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[73]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[72]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[71]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[70]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[69]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[68]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[67]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[66]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[65]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[64]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[63]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[62]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[61]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[60]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[59]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[58]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[57]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[56]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[55]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[54]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[53]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[52]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[51]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[50]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[49]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[48]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[47]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[46]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[45]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[44]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[43]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[42]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[41]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[40]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[39]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[38]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[37]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[36]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[35]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[34]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[33]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[32]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[31]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[30]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[29]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[28]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[27]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[26]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[25]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[24]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[23]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[22]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[21]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[20]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[19]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[18]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[17]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[16]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[15]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[14]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[13]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[12]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[11]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[10]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[9]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[8]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[7]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[6]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[5]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[4]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[3]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[2]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[1]} .original_name mem/icache/data_sram/O
set_db -quiet {pin:riscv_top/mem/icache/data_sram/O[0]} .original_name mem/icache/data_sram/O
set_db -quiet inst:riscv_top/mem/icache/tag_valid_sram .original_name mem/icache/tag_valid_sram
set_db -quiet inst:riscv_top/mem/icache/tag_valid_sram .single_bit_orig_name mem/icache/tag_valid_sram
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[31]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[30]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[29]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[28]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[27]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[26]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[25]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[24]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[23]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[22]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[21]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[20]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[19]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[18]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[17]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[16]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[15]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[14]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[13]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[12]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[11]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[10]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[9]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[8]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[7]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[6]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[5]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[4]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[3]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[2]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[1]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O1[0]} .original_name mem/icache/tag_valid_sram/O1
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[31]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[30]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[29]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[28]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[27]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[26]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[25]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[24]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[23]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[22]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[21]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[20]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[19]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[18]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[17]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[16]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[15]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[14]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[13]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[12]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[11]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[10]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[9]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[8]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[7]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[6]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[5]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[4]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[3]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[2]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[1]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_sram/O2[0]} .original_name mem/icache/tag_valid_sram/O2
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[21]} .original_name {{mem/icache/cpu_resp_data[21]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[21]} .single_bit_orig_name {mem/icache/cpu_resp_data[21]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[21]/Q} .original_name {mem/icache/cpu_resp_data[21]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[22]} .original_name {{mem/icache/cpu_resp_data[22]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[22]} .single_bit_orig_name {mem/icache/cpu_resp_data[22]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[22]/Q} .original_name {mem/icache/cpu_resp_data[22]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[23]} .original_name {{mem/icache/cpu_resp_data[23]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[23]} .single_bit_orig_name {mem/icache/cpu_resp_data[23]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[23]/Q} .original_name {mem/icache/cpu_resp_data[23]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[24]} .original_name {{mem/icache/cpu_resp_data[24]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[24]} .single_bit_orig_name {mem/icache/cpu_resp_data[24]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[24]/Q} .original_name {mem/icache/cpu_resp_data[24]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[25]} .original_name {{mem/icache/cpu_resp_data[25]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[25]} .single_bit_orig_name {mem/icache/cpu_resp_data[25]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[25]/Q} .original_name {mem/icache/cpu_resp_data[25]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[26]} .original_name {{mem/icache/cpu_resp_data[26]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[26]} .single_bit_orig_name {mem/icache/cpu_resp_data[26]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[26]/Q} .original_name {mem/icache/cpu_resp_data[26]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[27]} .original_name {{mem/icache/cpu_resp_data[27]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[27]} .single_bit_orig_name {mem/icache/cpu_resp_data[27]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[27]/Q} .original_name {mem/icache/cpu_resp_data[27]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[28]} .original_name {{mem/icache/cpu_resp_data[28]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[28]} .single_bit_orig_name {mem/icache/cpu_resp_data[28]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[28]/Q} .original_name {mem/icache/cpu_resp_data[28]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[29]} .original_name {{mem/icache/cpu_resp_data[29]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[29]} .single_bit_orig_name {mem/icache/cpu_resp_data[29]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[29]/Q} .original_name {mem/icache/cpu_resp_data[29]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[31]} .original_name {{mem/icache/cpu_resp_data[31]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[31]} .single_bit_orig_name {mem/icache/cpu_resp_data[31]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[31]/Q} .original_name {mem/icache/cpu_resp_data[31]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[0]} .original_name {{mem/icache/data_in[0]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[0]} .single_bit_orig_name {mem/icache/data_in[0]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[0]/Q} .original_name {mem/icache/data_in[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[1]} .original_name {{mem/icache/data_in[1]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[1]} .single_bit_orig_name {mem/icache/data_in[1]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[1]/Q} .original_name {mem/icache/data_in[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[2]} .original_name {{mem/icache/data_in[2]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[2]} .single_bit_orig_name {mem/icache/data_in[2]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[2]/Q} .original_name {mem/icache/data_in[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[3]} .original_name {{mem/icache/data_in[3]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[3]} .single_bit_orig_name {mem/icache/data_in[3]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[3]/Q} .original_name {mem/icache/data_in[3]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[4]} .original_name {{mem/icache/data_in[4]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[4]} .single_bit_orig_name {mem/icache/data_in[4]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[4]/Q} .original_name {mem/icache/data_in[4]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[5]} .original_name {{mem/icache/data_in[5]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[5]} .single_bit_orig_name {mem/icache/data_in[5]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[5]/Q} .original_name {mem/icache/data_in[5]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[6]} .original_name {{mem/icache/data_in[6]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[6]} .single_bit_orig_name {mem/icache/data_in[6]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[6]/Q} .original_name {mem/icache/data_in[6]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[7]} .original_name {{mem/icache/data_in[7]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[7]} .single_bit_orig_name {mem/icache/data_in[7]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[7]/Q} .original_name {mem/icache/data_in[7]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[8]} .original_name {{mem/icache/data_in[8]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[8]} .single_bit_orig_name {mem/icache/data_in[8]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[8]/Q} .original_name {mem/icache/data_in[8]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[9]} .original_name {{mem/icache/data_in[9]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[9]} .single_bit_orig_name {mem/icache/data_in[9]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[9]/Q} .original_name {mem/icache/data_in[9]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[10]} .original_name {{mem/icache/data_in[10]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[10]} .single_bit_orig_name {mem/icache/data_in[10]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[10]/Q} .original_name {mem/icache/data_in[10]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[11]} .original_name {{mem/icache/data_in[11]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[11]} .single_bit_orig_name {mem/icache/data_in[11]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[11]/Q} .original_name {mem/icache/data_in[11]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[12]} .original_name {{mem/icache/data_in[12]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[12]} .single_bit_orig_name {mem/icache/data_in[12]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[12]/Q} .original_name {mem/icache/data_in[12]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[13]} .original_name {{mem/icache/data_in[13]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[13]} .single_bit_orig_name {mem/icache/data_in[13]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[13]/Q} .original_name {mem/icache/data_in[13]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[14]} .original_name {{mem/icache/data_in[14]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[14]} .single_bit_orig_name {mem/icache/data_in[14]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[14]/Q} .original_name {mem/icache/data_in[14]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[15]} .original_name {{mem/icache/data_in[15]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[15]} .single_bit_orig_name {mem/icache/data_in[15]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[15]/Q} .original_name {mem/icache/data_in[15]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[16]} .original_name {{mem/icache/data_in[16]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[16]} .single_bit_orig_name {mem/icache/data_in[16]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[16]/Q} .original_name {mem/icache/data_in[16]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[17]} .original_name {{mem/icache/data_in[17]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[17]} .single_bit_orig_name {mem/icache/data_in[17]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[17]/Q} .original_name {mem/icache/data_in[17]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[18]} .original_name {{mem/icache/data_in[18]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[18]} .single_bit_orig_name {mem/icache/data_in[18]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[18]/Q} .original_name {mem/icache/data_in[18]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[19]} .original_name {{mem/icache/data_in[19]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[19]} .single_bit_orig_name {mem/icache/data_in[19]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[19]/Q} .original_name {mem/icache/data_in[19]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[20]} .original_name {{mem/icache/data_in[20]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[20]} .single_bit_orig_name {mem/icache/data_in[20]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[20]/Q} .original_name {mem/icache/data_in[20]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[21]} .original_name {{mem/icache/data_in[21]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[21]} .single_bit_orig_name {mem/icache/data_in[21]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[21]/Q} .original_name {mem/icache/data_in[21]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[22]} .original_name {{mem/icache/data_in[22]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[22]} .single_bit_orig_name {mem/icache/data_in[22]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[22]/Q} .original_name {mem/icache/data_in[22]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[23]} .original_name {{mem/icache/data_in[23]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[23]} .single_bit_orig_name {mem/icache/data_in[23]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[23]/Q} .original_name {mem/icache/data_in[23]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[24]} .original_name {{mem/icache/data_in[24]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[24]} .single_bit_orig_name {mem/icache/data_in[24]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[24]/Q} .original_name {mem/icache/data_in[24]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[25]} .original_name {{mem/icache/data_in[25]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[25]} .single_bit_orig_name {mem/icache/data_in[25]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[25]/Q} .original_name {mem/icache/data_in[25]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[26]} .original_name {{mem/icache/data_in[26]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[26]} .single_bit_orig_name {mem/icache/data_in[26]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[26]/Q} .original_name {mem/icache/data_in[26]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[27]} .original_name {{mem/icache/data_in[27]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[27]} .single_bit_orig_name {mem/icache/data_in[27]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[27]/Q} .original_name {mem/icache/data_in[27]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[28]} .original_name {{mem/icache/data_in[28]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[28]} .single_bit_orig_name {mem/icache/data_in[28]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[28]/Q} .original_name {mem/icache/data_in[28]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[29]} .original_name {{mem/icache/data_in[29]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[29]} .single_bit_orig_name {mem/icache/data_in[29]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[29]/Q} .original_name {mem/icache/data_in[29]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[30]} .original_name {{mem/icache/data_in[30]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[30]} .single_bit_orig_name {mem/icache/data_in[30]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[30]/Q} .original_name {mem/icache/data_in[30]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[31]} .original_name {{mem/icache/data_in[31]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[31]} .single_bit_orig_name {mem/icache/data_in[31]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[31]/Q} .original_name {mem/icache/data_in[31]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[32]} .original_name {{mem/icache/data_in[32]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[32]} .single_bit_orig_name {mem/icache/data_in[32]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[32]/Q} .original_name {mem/icache/data_in[32]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[33]} .original_name {{mem/icache/data_in[33]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[33]} .single_bit_orig_name {mem/icache/data_in[33]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[33]/Q} .original_name {mem/icache/data_in[33]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[34]} .original_name {{mem/icache/data_in[34]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[34]} .single_bit_orig_name {mem/icache/data_in[34]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[34]/Q} .original_name {mem/icache/data_in[34]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[35]} .original_name {{mem/icache/data_in[35]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[35]} .single_bit_orig_name {mem/icache/data_in[35]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[35]/Q} .original_name {mem/icache/data_in[35]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[36]} .original_name {{mem/icache/data_in[36]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[36]} .single_bit_orig_name {mem/icache/data_in[36]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[36]/Q} .original_name {mem/icache/data_in[36]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[37]} .original_name {{mem/icache/data_in[37]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[37]} .single_bit_orig_name {mem/icache/data_in[37]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[37]/Q} .original_name {mem/icache/data_in[37]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[38]} .original_name {{mem/icache/data_in[38]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[38]} .single_bit_orig_name {mem/icache/data_in[38]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[38]/Q} .original_name {mem/icache/data_in[38]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[39]} .original_name {{mem/icache/data_in[39]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[39]} .single_bit_orig_name {mem/icache/data_in[39]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[39]/Q} .original_name {mem/icache/data_in[39]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[40]} .original_name {{mem/icache/data_in[40]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[40]} .single_bit_orig_name {mem/icache/data_in[40]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[40]/Q} .original_name {mem/icache/data_in[40]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[41]} .original_name {{mem/icache/data_in[41]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[41]} .single_bit_orig_name {mem/icache/data_in[41]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[41]/Q} .original_name {mem/icache/data_in[41]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[42]} .original_name {{mem/icache/data_in[42]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[42]} .single_bit_orig_name {mem/icache/data_in[42]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[42]/Q} .original_name {mem/icache/data_in[42]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[43]} .original_name {{mem/icache/data_in[43]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[43]} .single_bit_orig_name {mem/icache/data_in[43]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[43]/Q} .original_name {mem/icache/data_in[43]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[44]} .original_name {{mem/icache/data_in[44]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[44]} .single_bit_orig_name {mem/icache/data_in[44]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[44]/Q} .original_name {mem/icache/data_in[44]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[45]} .original_name {{mem/icache/data_in[45]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[45]} .single_bit_orig_name {mem/icache/data_in[45]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[45]/Q} .original_name {mem/icache/data_in[45]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[46]} .original_name {{mem/icache/data_in[46]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[46]} .single_bit_orig_name {mem/icache/data_in[46]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[46]/Q} .original_name {mem/icache/data_in[46]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[47]} .original_name {{mem/icache/data_in[47]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[47]} .single_bit_orig_name {mem/icache/data_in[47]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[47]/Q} .original_name {mem/icache/data_in[47]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[48]} .original_name {{mem/icache/data_in[48]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[48]} .single_bit_orig_name {mem/icache/data_in[48]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[48]/Q} .original_name {mem/icache/data_in[48]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[49]} .original_name {{mem/icache/data_in[49]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[49]} .single_bit_orig_name {mem/icache/data_in[49]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[49]/Q} .original_name {mem/icache/data_in[49]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[50]} .original_name {{mem/icache/data_in[50]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[50]} .single_bit_orig_name {mem/icache/data_in[50]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[50]/Q} .original_name {mem/icache/data_in[50]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[51]} .original_name {{mem/icache/data_in[51]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[51]} .single_bit_orig_name {mem/icache/data_in[51]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[51]/Q} .original_name {mem/icache/data_in[51]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[52]} .original_name {{mem/icache/data_in[52]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[52]} .single_bit_orig_name {mem/icache/data_in[52]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[52]/Q} .original_name {mem/icache/data_in[52]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[53]} .original_name {{mem/icache/data_in[53]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[53]} .single_bit_orig_name {mem/icache/data_in[53]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[53]/Q} .original_name {mem/icache/data_in[53]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[54]} .original_name {{mem/icache/data_in[54]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[54]} .single_bit_orig_name {mem/icache/data_in[54]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[54]/Q} .original_name {mem/icache/data_in[54]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[55]} .original_name {{mem/icache/data_in[55]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[55]} .single_bit_orig_name {mem/icache/data_in[55]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[55]/Q} .original_name {mem/icache/data_in[55]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[56]} .original_name {{mem/icache/data_in[56]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[56]} .single_bit_orig_name {mem/icache/data_in[56]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[56]/Q} .original_name {mem/icache/data_in[56]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[57]} .original_name {{mem/icache/data_in[57]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[57]} .single_bit_orig_name {mem/icache/data_in[57]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[57]/Q} .original_name {mem/icache/data_in[57]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[58]} .original_name {{mem/icache/data_in[58]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[58]} .single_bit_orig_name {mem/icache/data_in[58]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[58]/Q} .original_name {mem/icache/data_in[58]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[59]} .original_name {{mem/icache/data_in[59]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[59]} .single_bit_orig_name {mem/icache/data_in[59]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[59]/Q} .original_name {mem/icache/data_in[59]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[60]} .original_name {{mem/icache/data_in[60]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[60]} .single_bit_orig_name {mem/icache/data_in[60]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[60]/Q} .original_name {mem/icache/data_in[60]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[61]} .original_name {{mem/icache/data_in[61]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[61]} .single_bit_orig_name {mem/icache/data_in[61]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[61]/Q} .original_name {mem/icache/data_in[61]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[62]} .original_name {{mem/icache/data_in[62]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[62]} .single_bit_orig_name {mem/icache/data_in[62]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[62]/Q} .original_name {mem/icache/data_in[62]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[63]} .original_name {{mem/icache/data_in[63]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[63]} .single_bit_orig_name {mem/icache/data_in[63]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[63]/Q} .original_name {mem/icache/data_in[63]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[64]} .original_name {{mem/icache/data_in[64]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[64]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[64]} .single_bit_orig_name {mem/icache/data_in[64]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[64]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[64]/Q} .original_name {mem/icache/data_in[64]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[65]} .original_name {{mem/icache/data_in[65]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[65]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[65]} .single_bit_orig_name {mem/icache/data_in[65]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[65]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[65]/Q} .original_name {mem/icache/data_in[65]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[66]} .original_name {{mem/icache/data_in[66]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[66]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[66]} .single_bit_orig_name {mem/icache/data_in[66]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[66]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[66]/Q} .original_name {mem/icache/data_in[66]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[67]} .original_name {{mem/icache/data_in[67]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[67]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[67]} .single_bit_orig_name {mem/icache/data_in[67]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[67]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[67]/Q} .original_name {mem/icache/data_in[67]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[68]} .original_name {{mem/icache/data_in[68]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[68]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[68]} .single_bit_orig_name {mem/icache/data_in[68]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[68]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[68]/Q} .original_name {mem/icache/data_in[68]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[69]} .original_name {{mem/icache/data_in[69]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[69]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[69]} .single_bit_orig_name {mem/icache/data_in[69]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[69]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[69]/Q} .original_name {mem/icache/data_in[69]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[70]} .original_name {{mem/icache/data_in[70]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[70]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[70]} .single_bit_orig_name {mem/icache/data_in[70]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[70]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[70]/Q} .original_name {mem/icache/data_in[70]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[71]} .original_name {{mem/icache/data_in[71]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[71]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[71]} .single_bit_orig_name {mem/icache/data_in[71]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[71]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[71]/Q} .original_name {mem/icache/data_in[71]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[72]} .original_name {{mem/icache/data_in[72]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[72]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[72]} .single_bit_orig_name {mem/icache/data_in[72]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[72]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[72]/Q} .original_name {mem/icache/data_in[72]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[73]} .original_name {{mem/icache/data_in[73]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[73]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[73]} .single_bit_orig_name {mem/icache/data_in[73]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[73]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[73]/Q} .original_name {mem/icache/data_in[73]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[74]} .original_name {{mem/icache/data_in[74]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[74]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[74]} .single_bit_orig_name {mem/icache/data_in[74]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[74]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[74]/Q} .original_name {mem/icache/data_in[74]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[75]} .original_name {{mem/icache/data_in[75]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[75]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[75]} .single_bit_orig_name {mem/icache/data_in[75]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[75]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[75]/Q} .original_name {mem/icache/data_in[75]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[76]} .original_name {{mem/icache/data_in[76]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[76]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[76]} .single_bit_orig_name {mem/icache/data_in[76]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[76]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[76]/Q} .original_name {mem/icache/data_in[76]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[77]} .original_name {{mem/icache/data_in[77]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[77]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[77]} .single_bit_orig_name {mem/icache/data_in[77]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[77]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[77]/Q} .original_name {mem/icache/data_in[77]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[78]} .original_name {{mem/icache/data_in[78]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[78]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[78]} .single_bit_orig_name {mem/icache/data_in[78]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[78]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[78]/Q} .original_name {mem/icache/data_in[78]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[79]} .original_name {{mem/icache/data_in[79]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[79]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[79]} .single_bit_orig_name {mem/icache/data_in[79]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[79]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[79]/Q} .original_name {mem/icache/data_in[79]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[80]} .original_name {{mem/icache/data_in[80]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[80]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[80]} .single_bit_orig_name {mem/icache/data_in[80]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[80]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[80]/Q} .original_name {mem/icache/data_in[80]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[81]} .original_name {{mem/icache/data_in[81]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[81]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[81]} .single_bit_orig_name {mem/icache/data_in[81]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[81]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[81]/Q} .original_name {mem/icache/data_in[81]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[82]} .original_name {{mem/icache/data_in[82]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[82]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[82]} .single_bit_orig_name {mem/icache/data_in[82]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[82]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[82]/Q} .original_name {mem/icache/data_in[82]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[83]} .original_name {{mem/icache/data_in[83]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[83]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[83]} .single_bit_orig_name {mem/icache/data_in[83]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[83]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[83]/Q} .original_name {mem/icache/data_in[83]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[84]} .original_name {{mem/icache/data_in[84]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[84]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[84]} .single_bit_orig_name {mem/icache/data_in[84]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[84]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[84]/Q} .original_name {mem/icache/data_in[84]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[85]} .original_name {{mem/icache/data_in[85]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[85]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[85]} .single_bit_orig_name {mem/icache/data_in[85]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[85]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[85]/Q} .original_name {mem/icache/data_in[85]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[86]} .original_name {{mem/icache/data_in[86]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[86]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[86]} .single_bit_orig_name {mem/icache/data_in[86]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[86]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[86]/Q} .original_name {mem/icache/data_in[86]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[87]} .original_name {{mem/icache/data_in[87]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[87]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[87]} .single_bit_orig_name {mem/icache/data_in[87]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[87]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[87]/Q} .original_name {mem/icache/data_in[87]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[88]} .original_name {{mem/icache/data_in[88]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[88]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[88]} .single_bit_orig_name {mem/icache/data_in[88]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[88]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[88]/Q} .original_name {mem/icache/data_in[88]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[89]} .original_name {{mem/icache/data_in[89]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[89]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[89]} .single_bit_orig_name {mem/icache/data_in[89]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[89]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[89]/Q} .original_name {mem/icache/data_in[89]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[90]} .original_name {{mem/icache/data_in[90]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[90]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[90]} .single_bit_orig_name {mem/icache/data_in[90]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[90]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[90]/Q} .original_name {mem/icache/data_in[90]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[91]} .original_name {{mem/icache/data_in[91]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[91]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[91]} .single_bit_orig_name {mem/icache/data_in[91]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[91]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[91]/Q} .original_name {mem/icache/data_in[91]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[92]} .original_name {{mem/icache/data_in[92]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[92]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[92]} .single_bit_orig_name {mem/icache/data_in[92]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[92]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[92]/Q} .original_name {mem/icache/data_in[92]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[93]} .original_name {{mem/icache/data_in[93]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[93]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[93]} .single_bit_orig_name {mem/icache/data_in[93]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[93]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[93]/Q} .original_name {mem/icache/data_in[93]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[94]} .original_name {{mem/icache/data_in[94]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[94]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[94]} .single_bit_orig_name {mem/icache/data_in[94]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[94]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[94]/Q} .original_name {mem/icache/data_in[94]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[95]} .original_name {{mem/icache/data_in[95]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[95]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[95]} .single_bit_orig_name {mem/icache/data_in[95]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[95]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[95]/Q} .original_name {mem/icache/data_in[95]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[96]} .original_name {{mem/icache/data_in[96]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[96]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[96]} .single_bit_orig_name {mem/icache/data_in[96]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[96]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[96]/Q} .original_name {mem/icache/data_in[96]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[97]} .original_name {{mem/icache/data_in[97]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[97]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[97]} .single_bit_orig_name {mem/icache/data_in[97]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[97]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[97]/Q} .original_name {mem/icache/data_in[97]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[98]} .original_name {{mem/icache/data_in[98]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[98]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[98]} .single_bit_orig_name {mem/icache/data_in[98]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[98]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[98]/Q} .original_name {mem/icache/data_in[98]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[99]} .original_name {{mem/icache/data_in[99]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[99]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[99]} .single_bit_orig_name {mem/icache/data_in[99]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[99]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[99]/Q} .original_name {mem/icache/data_in[99]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[100]} .original_name {{mem/icache/data_in[100]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[100]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[100]} .single_bit_orig_name {mem/icache/data_in[100]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[100]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[100]/Q} .original_name {mem/icache/data_in[100]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[101]} .original_name {{mem/icache/data_in[101]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[101]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[101]} .single_bit_orig_name {mem/icache/data_in[101]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[101]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[101]/Q} .original_name {mem/icache/data_in[101]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[102]} .original_name {{mem/icache/data_in[102]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[102]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[102]} .single_bit_orig_name {mem/icache/data_in[102]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[102]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[102]/Q} .original_name {mem/icache/data_in[102]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[103]} .original_name {{mem/icache/data_in[103]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[103]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[103]} .single_bit_orig_name {mem/icache/data_in[103]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[103]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[103]/Q} .original_name {mem/icache/data_in[103]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[104]} .original_name {{mem/icache/data_in[104]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[104]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[104]} .single_bit_orig_name {mem/icache/data_in[104]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[104]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[104]/Q} .original_name {mem/icache/data_in[104]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[105]} .original_name {{mem/icache/data_in[105]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[105]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[105]} .single_bit_orig_name {mem/icache/data_in[105]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[105]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[105]/Q} .original_name {mem/icache/data_in[105]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[106]} .original_name {{mem/icache/data_in[106]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[106]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[106]} .single_bit_orig_name {mem/icache/data_in[106]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[106]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[106]/Q} .original_name {mem/icache/data_in[106]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[107]} .original_name {{mem/icache/data_in[107]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[107]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[107]} .single_bit_orig_name {mem/icache/data_in[107]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[107]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[107]/Q} .original_name {mem/icache/data_in[107]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[108]} .original_name {{mem/icache/data_in[108]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[108]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[108]} .single_bit_orig_name {mem/icache/data_in[108]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[108]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[108]/Q} .original_name {mem/icache/data_in[108]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[109]} .original_name {{mem/icache/data_in[109]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[109]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[109]} .single_bit_orig_name {mem/icache/data_in[109]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[109]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[109]/Q} .original_name {mem/icache/data_in[109]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[110]} .original_name {{mem/icache/data_in[110]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[110]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[110]} .single_bit_orig_name {mem/icache/data_in[110]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[110]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[110]/Q} .original_name {mem/icache/data_in[110]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[111]} .original_name {{mem/icache/data_in[111]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[111]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[111]} .single_bit_orig_name {mem/icache/data_in[111]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[111]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[111]/Q} .original_name {mem/icache/data_in[111]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[112]} .original_name {{mem/icache/data_in[112]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[112]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[112]} .single_bit_orig_name {mem/icache/data_in[112]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[112]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[112]/Q} .original_name {mem/icache/data_in[112]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[113]} .original_name {{mem/icache/data_in[113]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[113]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[113]} .single_bit_orig_name {mem/icache/data_in[113]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[113]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[113]/Q} .original_name {mem/icache/data_in[113]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[114]} .original_name {{mem/icache/data_in[114]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[114]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[114]} .single_bit_orig_name {mem/icache/data_in[114]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[114]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[114]/Q} .original_name {mem/icache/data_in[114]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[115]} .original_name {{mem/icache/data_in[115]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[115]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[115]} .single_bit_orig_name {mem/icache/data_in[115]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[115]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[115]/Q} .original_name {mem/icache/data_in[115]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[116]} .original_name {{mem/icache/data_in[116]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[116]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[116]} .single_bit_orig_name {mem/icache/data_in[116]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[116]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[116]/Q} .original_name {mem/icache/data_in[116]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[117]} .original_name {{mem/icache/data_in[117]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[117]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[117]} .single_bit_orig_name {mem/icache/data_in[117]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[117]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[117]/Q} .original_name {mem/icache/data_in[117]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[118]} .original_name {{mem/icache/data_in[118]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[118]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[118]} .single_bit_orig_name {mem/icache/data_in[118]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[118]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[118]/Q} .original_name {mem/icache/data_in[118]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[119]} .original_name {{mem/icache/data_in[119]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[119]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[119]} .single_bit_orig_name {mem/icache/data_in[119]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[119]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[119]/Q} .original_name {mem/icache/data_in[119]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[120]} .original_name {{mem/icache/data_in[120]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[120]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[120]} .single_bit_orig_name {mem/icache/data_in[120]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[120]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[120]/Q} .original_name {mem/icache/data_in[120]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[121]} .original_name {{mem/icache/data_in[121]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[121]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[121]} .single_bit_orig_name {mem/icache/data_in[121]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[121]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[121]/Q} .original_name {mem/icache/data_in[121]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[122]} .original_name {{mem/icache/data_in[122]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[122]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[122]} .single_bit_orig_name {mem/icache/data_in[122]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[122]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[122]/Q} .original_name {mem/icache/data_in[122]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[123]} .original_name {{mem/icache/data_in[123]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[123]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[123]} .single_bit_orig_name {mem/icache/data_in[123]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[123]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[123]/Q} .original_name {mem/icache/data_in[123]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[124]} .original_name {{mem/icache/data_in[124]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[124]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[124]} .single_bit_orig_name {mem/icache/data_in[124]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[124]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[124]/Q} .original_name {mem/icache/data_in[124]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[125]} .original_name {{mem/icache/data_in[125]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[125]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[125]} .single_bit_orig_name {mem/icache/data_in[125]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[125]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[125]/Q} .original_name {mem/icache/data_in[125]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[126]} .original_name {{mem/icache/data_in[126]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[126]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[126]} .single_bit_orig_name {mem/icache/data_in[126]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[126]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[126]/Q} .original_name {mem/icache/data_in[126]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[127]} .original_name {{mem/icache/data_in[127]}}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[127]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[127]} .single_bit_orig_name {mem/icache/data_in[127]}
set_db -quiet {inst:riscv_top/mem/icache/data_in_reg[127]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_in_reg[127]/Q} .original_name {mem/icache/data_in[127]/q}
set_db -quiet inst:riscv_top/mem/icache/mem_req_valid_reg .original_name mem/icache/mem_req_valid
set_db -quiet inst:riscv_top/mem/icache/mem_req_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:riscv_top/mem/icache/mem_req_valid_reg .single_bit_orig_name mem/icache/mem_req_valid
set_db -quiet inst:riscv_top/mem/icache/mem_req_valid_reg .gint_phase_inversion false
set_db -quiet pin:riscv_top/mem/icache/mem_req_valid_reg/Q .original_name mem/icache/mem_req_valid/q
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[0]} .original_name {{mem/icache/tag_valid_in[0]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[0]} .single_bit_orig_name {mem/icache/tag_valid_in[0]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[0]/Q} .original_name {mem/icache/tag_valid_in[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[1]} .original_name {{mem/icache/tag_valid_in[1]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[1]} .single_bit_orig_name {mem/icache/tag_valid_in[1]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[1]/Q} .original_name {mem/icache/tag_valid_in[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[2]} .original_name {{mem/icache/tag_valid_in[2]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[2]} .single_bit_orig_name {mem/icache/tag_valid_in[2]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[2]/Q} .original_name {mem/icache/tag_valid_in[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[3]} .original_name {{mem/icache/tag_valid_in[3]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[3]} .single_bit_orig_name {mem/icache/tag_valid_in[3]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[3]/Q} .original_name {mem/icache/tag_valid_in[3]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[4]} .original_name {{mem/icache/tag_valid_in[4]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[4]} .single_bit_orig_name {mem/icache/tag_valid_in[4]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[4]/Q} .original_name {mem/icache/tag_valid_in[4]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[5]} .original_name {{mem/icache/tag_valid_in[5]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[5]} .single_bit_orig_name {mem/icache/tag_valid_in[5]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[5]/Q} .original_name {mem/icache/tag_valid_in[5]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[6]} .original_name {{mem/icache/tag_valid_in[6]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[6]} .single_bit_orig_name {mem/icache/tag_valid_in[6]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[6]/Q} .original_name {mem/icache/tag_valid_in[6]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[7]} .original_name {{mem/icache/tag_valid_in[7]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[7]} .single_bit_orig_name {mem/icache/tag_valid_in[7]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[7]/Q} .original_name {mem/icache/tag_valid_in[7]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[8]} .original_name {{mem/icache/tag_valid_in[8]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[8]} .single_bit_orig_name {mem/icache/tag_valid_in[8]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[8]/Q} .original_name {mem/icache/tag_valid_in[8]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[9]} .original_name {{mem/icache/tag_valid_in[9]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[9]} .single_bit_orig_name {mem/icache/tag_valid_in[9]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[9]/Q} .original_name {mem/icache/tag_valid_in[9]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[10]} .original_name {{mem/icache/tag_valid_in[10]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[10]} .single_bit_orig_name {mem/icache/tag_valid_in[10]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[10]/Q} .original_name {mem/icache/tag_valid_in[10]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[11]} .original_name {{mem/icache/tag_valid_in[11]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[11]} .single_bit_orig_name {mem/icache/tag_valid_in[11]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[11]/Q} .original_name {mem/icache/tag_valid_in[11]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[12]} .original_name {{mem/icache/tag_valid_in[12]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[12]} .single_bit_orig_name {mem/icache/tag_valid_in[12]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[12]/Q} .original_name {mem/icache/tag_valid_in[12]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[13]} .original_name {{mem/icache/tag_valid_in[13]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[13]} .single_bit_orig_name {mem/icache/tag_valid_in[13]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[13]/Q} .original_name {mem/icache/tag_valid_in[13]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[14]} .original_name {{mem/icache/tag_valid_in[14]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[14]} .single_bit_orig_name {mem/icache/tag_valid_in[14]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[14]/Q} .original_name {mem/icache/tag_valid_in[14]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[15]} .original_name {{mem/icache/tag_valid_in[15]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[15]} .single_bit_orig_name {mem/icache/tag_valid_in[15]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[15]/Q} .original_name {mem/icache/tag_valid_in[15]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[16]} .original_name {{mem/icache/tag_valid_in[16]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[16]} .single_bit_orig_name {mem/icache/tag_valid_in[16]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[16]/Q} .original_name {mem/icache/tag_valid_in[16]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[17]} .original_name {{mem/icache/tag_valid_in[17]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[17]} .single_bit_orig_name {mem/icache/tag_valid_in[17]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[17]/Q} .original_name {mem/icache/tag_valid_in[17]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[18]} .original_name {{mem/icache/tag_valid_in[18]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[18]} .single_bit_orig_name {mem/icache/tag_valid_in[18]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[18]/Q} .original_name {mem/icache/tag_valid_in[18]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[19]} .original_name {{mem/icache/tag_valid_in[19]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[19]} .single_bit_orig_name {mem/icache/tag_valid_in[19]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[19]/Q} .original_name {mem/icache/tag_valid_in[19]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[20]} .original_name {{mem/icache/tag_valid_in[20]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[20]} .single_bit_orig_name {mem/icache/tag_valid_in[20]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[20]/Q} .original_name {mem/icache/tag_valid_in[20]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[21]} .original_name {{mem/icache/tag_valid_in[21]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[21]} .single_bit_orig_name {mem/icache/tag_valid_in[21]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[21]/Q} .original_name {mem/icache/tag_valid_in[21]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[22]} .original_name {{mem/icache/tag_valid_in[22]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[22]} .single_bit_orig_name {mem/icache/tag_valid_in[22]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_in_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_in_reg[22]/Q} .original_name {mem/icache/tag_valid_in[22]/q}
set_db -quiet inst:riscv_top/mem/icache/write_enable_data_reg .original_name mem/icache/write_enable_data
set_db -quiet inst:riscv_top/mem/icache/write_enable_data_reg .orig_hdl_instantiated false
set_db -quiet inst:riscv_top/mem/icache/write_enable_data_reg .single_bit_orig_name mem/icache/write_enable_data
set_db -quiet inst:riscv_top/mem/icache/write_enable_data_reg .gint_phase_inversion false
set_db -quiet pin:riscv_top/mem/icache/write_enable_data_reg/Q .original_name mem/icache/write_enable_data/q
set_db -quiet inst:riscv_top/mem/icache/write_enable_tag_valid_reg .original_name mem/icache/write_enable_tag_valid
set_db -quiet inst:riscv_top/mem/icache/write_enable_tag_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:riscv_top/mem/icache/write_enable_tag_valid_reg .single_bit_orig_name mem/icache/write_enable_tag_valid
set_db -quiet inst:riscv_top/mem/icache/write_enable_tag_valid_reg .gint_phase_inversion false
set_db -quiet pin:riscv_top/mem/icache/write_enable_tag_valid_reg/Q .original_name mem/icache/write_enable_tag_valid/q
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[0]} .original_name {{mem/icache/NEXT_STATE[0]}}
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[0]} .single_bit_orig_name {mem/icache/NEXT_STATE[0]}
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/NEXT_STATE_reg[0]/Q} .original_name {mem/icache/NEXT_STATE[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[1]} .original_name {{mem/icache/NEXT_STATE[1]}}
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[1]} .single_bit_orig_name {mem/icache/NEXT_STATE[1]}
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/NEXT_STATE_reg[1]/Q} .original_name {mem/icache/NEXT_STATE[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[2]} .original_name {{mem/icache/NEXT_STATE[2]}}
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[2]} .single_bit_orig_name {mem/icache/NEXT_STATE[2]}
set_db -quiet {inst:riscv_top/mem/icache/NEXT_STATE_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/NEXT_STATE_reg[2]/Q} .original_name {mem/icache/NEXT_STATE[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[0]} .original_name {{mem/icache/STATE[0]}}
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[0]} .single_bit_orig_name {mem/icache/STATE[0]}
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/STATE_reg[0]/QN} .original_name {mem/icache/STATE[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[1]} .original_name {{mem/icache/STATE[1]}}
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[1]} .single_bit_orig_name {mem/icache/STATE[1]}
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/STATE_reg[1]/QN} .original_name {mem/icache/STATE[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[2]} .original_name {{mem/icache/STATE[2]}}
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[2]} .single_bit_orig_name {mem/icache/STATE[2]}
set_db -quiet {inst:riscv_top/mem/icache/STATE_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/STATE_reg[2]/QN} .original_name {mem/icache/STATE[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[0]} .original_name {{mem/icache/clk_counter[0]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[0]} .single_bit_orig_name {mem/icache/clk_counter[0]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[0]/QN} .original_name {mem/icache/clk_counter[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[1]} .original_name {{mem/icache/clk_counter[1]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[1]} .single_bit_orig_name {mem/icache/clk_counter[1]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[1]/QN} .original_name {mem/icache/clk_counter[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[2]} .original_name {{mem/icache/clk_counter[2]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[2]} .single_bit_orig_name {mem/icache/clk_counter[2]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[2]/QN} .original_name {mem/icache/clk_counter[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[3]} .original_name {{mem/icache/clk_counter[3]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[3]} .single_bit_orig_name {mem/icache/clk_counter[3]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[3]/QN} .original_name {mem/icache/clk_counter[3]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[4]} .original_name {{mem/icache/clk_counter[4]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[4]} .single_bit_orig_name {mem/icache/clk_counter[4]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[4]/QN} .original_name {mem/icache/clk_counter[4]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[5]} .original_name {{mem/icache/clk_counter[5]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[5]} .single_bit_orig_name {mem/icache/clk_counter[5]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[5]/QN} .original_name {mem/icache/clk_counter[5]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[6]} .original_name {{mem/icache/clk_counter[6]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[6]} .single_bit_orig_name {mem/icache/clk_counter[6]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[6]/QN} .original_name {mem/icache/clk_counter[6]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[7]} .original_name {{mem/icache/clk_counter[7]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[7]} .single_bit_orig_name {mem/icache/clk_counter[7]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[7]/QN} .original_name {mem/icache/clk_counter[7]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[8]} .original_name {{mem/icache/clk_counter[8]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[8]} .single_bit_orig_name {mem/icache/clk_counter[8]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[8]/QN} .original_name {mem/icache/clk_counter[8]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[9]} .original_name {{mem/icache/clk_counter[9]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[9]} .single_bit_orig_name {mem/icache/clk_counter[9]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[9]/QN} .original_name {mem/icache/clk_counter[9]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[10]} .original_name {{mem/icache/clk_counter[10]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[10]} .single_bit_orig_name {mem/icache/clk_counter[10]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[10]/QN} .original_name {mem/icache/clk_counter[10]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[11]} .original_name {{mem/icache/clk_counter[11]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[11]} .single_bit_orig_name {mem/icache/clk_counter[11]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[11]/QN} .original_name {mem/icache/clk_counter[11]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[12]} .original_name {{mem/icache/clk_counter[12]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[12]} .single_bit_orig_name {mem/icache/clk_counter[12]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[12]/QN} .original_name {mem/icache/clk_counter[12]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[13]} .original_name {{mem/icache/clk_counter[13]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[13]} .single_bit_orig_name {mem/icache/clk_counter[13]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[13]/QN} .original_name {mem/icache/clk_counter[13]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[14]} .original_name {{mem/icache/clk_counter[14]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[14]} .single_bit_orig_name {mem/icache/clk_counter[14]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[14]/QN} .original_name {mem/icache/clk_counter[14]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[15]} .original_name {{mem/icache/clk_counter[15]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[15]} .single_bit_orig_name {mem/icache/clk_counter[15]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[15]/QN} .original_name {mem/icache/clk_counter[15]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[16]} .original_name {{mem/icache/clk_counter[16]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[16]} .single_bit_orig_name {mem/icache/clk_counter[16]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[16]/QN} .original_name {mem/icache/clk_counter[16]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[17]} .original_name {{mem/icache/clk_counter[17]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[17]} .single_bit_orig_name {mem/icache/clk_counter[17]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[17]/QN} .original_name {mem/icache/clk_counter[17]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[18]} .original_name {{mem/icache/clk_counter[18]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[18]} .single_bit_orig_name {mem/icache/clk_counter[18]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[18]/QN} .original_name {mem/icache/clk_counter[18]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[19]} .original_name {{mem/icache/clk_counter[19]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[19]} .single_bit_orig_name {mem/icache/clk_counter[19]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[19]/QN} .original_name {mem/icache/clk_counter[19]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[20]} .original_name {{mem/icache/clk_counter[20]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[20]} .single_bit_orig_name {mem/icache/clk_counter[20]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[20]/QN} .original_name {mem/icache/clk_counter[20]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[21]} .original_name {{mem/icache/clk_counter[21]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[21]} .single_bit_orig_name {mem/icache/clk_counter[21]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[21]/QN} .original_name {mem/icache/clk_counter[21]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[22]} .original_name {{mem/icache/clk_counter[22]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[22]} .single_bit_orig_name {mem/icache/clk_counter[22]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[22]/QN} .original_name {mem/icache/clk_counter[22]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[23]} .original_name {{mem/icache/clk_counter[23]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[23]} .single_bit_orig_name {mem/icache/clk_counter[23]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[23]/QN} .original_name {mem/icache/clk_counter[23]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[24]} .original_name {{mem/icache/clk_counter[24]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[24]} .single_bit_orig_name {mem/icache/clk_counter[24]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[24]/QN} .original_name {mem/icache/clk_counter[24]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[25]} .original_name {{mem/icache/clk_counter[25]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[25]} .single_bit_orig_name {mem/icache/clk_counter[25]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[25]/QN} .original_name {mem/icache/clk_counter[25]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[26]} .original_name {{mem/icache/clk_counter[26]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[26]} .single_bit_orig_name {mem/icache/clk_counter[26]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[26]/QN} .original_name {mem/icache/clk_counter[26]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[27]} .original_name {{mem/icache/clk_counter[27]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[27]} .single_bit_orig_name {mem/icache/clk_counter[27]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[27]/QN} .original_name {mem/icache/clk_counter[27]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[28]} .original_name {{mem/icache/clk_counter[28]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[28]} .single_bit_orig_name {mem/icache/clk_counter[28]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[28]/QN} .original_name {mem/icache/clk_counter[28]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[29]} .original_name {{mem/icache/clk_counter[29]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[29]} .single_bit_orig_name {mem/icache/clk_counter[29]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[29]/QN} .original_name {mem/icache/clk_counter[29]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[30]} .original_name {{mem/icache/clk_counter[30]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[30]} .single_bit_orig_name {mem/icache/clk_counter[30]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[30]/QN} .original_name {mem/icache/clk_counter[30]/q}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[31]} .original_name {{mem/icache/clk_counter[31]}}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[31]} .single_bit_orig_name {mem/icache/clk_counter[31]}
set_db -quiet {inst:riscv_top/mem/icache/clk_counter_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/clk_counter_reg[31]/QN} .original_name {mem/icache/clk_counter[31]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[0]} .original_name {{mem/icache/cpu_resp_data[0]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[0]} .single_bit_orig_name {mem/icache/cpu_resp_data[0]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[0]/Q} .original_name {mem/icache/cpu_resp_data[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[1]} .original_name {{mem/icache/cpu_resp_data[1]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[1]} .single_bit_orig_name {mem/icache/cpu_resp_data[1]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[1]/Q} .original_name {mem/icache/cpu_resp_data[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[2]} .original_name {{mem/icache/cpu_resp_data[2]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[2]} .single_bit_orig_name {mem/icache/cpu_resp_data[2]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[2]/Q} .original_name {mem/icache/cpu_resp_data[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[3]} .original_name {{mem/icache/cpu_resp_data[3]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[3]} .single_bit_orig_name {mem/icache/cpu_resp_data[3]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[3]/Q} .original_name {mem/icache/cpu_resp_data[3]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[4]} .original_name {{mem/icache/cpu_resp_data[4]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[4]} .single_bit_orig_name {mem/icache/cpu_resp_data[4]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[4]/Q} .original_name {mem/icache/cpu_resp_data[4]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[5]} .original_name {{mem/icache/cpu_resp_data[5]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[5]} .single_bit_orig_name {mem/icache/cpu_resp_data[5]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[5]/Q} .original_name {mem/icache/cpu_resp_data[5]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[6]} .original_name {{mem/icache/cpu_resp_data[6]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[6]} .single_bit_orig_name {mem/icache/cpu_resp_data[6]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[6]/Q} .original_name {mem/icache/cpu_resp_data[6]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[7]} .original_name {{mem/icache/cpu_resp_data[7]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[7]} .single_bit_orig_name {mem/icache/cpu_resp_data[7]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[7]/Q} .original_name {mem/icache/cpu_resp_data[7]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[8]} .original_name {{mem/icache/cpu_resp_data[8]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[8]} .single_bit_orig_name {mem/icache/cpu_resp_data[8]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[8]/Q} .original_name {mem/icache/cpu_resp_data[8]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[9]} .original_name {{mem/icache/cpu_resp_data[9]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[9]} .single_bit_orig_name {mem/icache/cpu_resp_data[9]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[9]/Q} .original_name {mem/icache/cpu_resp_data[9]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[10]} .original_name {{mem/icache/cpu_resp_data[10]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[10]} .single_bit_orig_name {mem/icache/cpu_resp_data[10]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[10]/Q} .original_name {mem/icache/cpu_resp_data[10]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[11]} .original_name {{mem/icache/cpu_resp_data[11]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[11]} .single_bit_orig_name {mem/icache/cpu_resp_data[11]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[11]/Q} .original_name {mem/icache/cpu_resp_data[11]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[12]} .original_name {{mem/icache/cpu_resp_data[12]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[12]} .single_bit_orig_name {mem/icache/cpu_resp_data[12]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[12]/Q} .original_name {mem/icache/cpu_resp_data[12]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[13]} .original_name {{mem/icache/cpu_resp_data[13]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[13]} .single_bit_orig_name {mem/icache/cpu_resp_data[13]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[13]/Q} .original_name {mem/icache/cpu_resp_data[13]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[14]} .original_name {{mem/icache/cpu_resp_data[14]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[14]} .single_bit_orig_name {mem/icache/cpu_resp_data[14]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[14]/Q} .original_name {mem/icache/cpu_resp_data[14]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[15]} .original_name {{mem/icache/cpu_resp_data[15]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[15]} .single_bit_orig_name {mem/icache/cpu_resp_data[15]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[15]/Q} .original_name {mem/icache/cpu_resp_data[15]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[16]} .original_name {{mem/icache/cpu_resp_data[16]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[16]} .single_bit_orig_name {mem/icache/cpu_resp_data[16]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[16]/Q} .original_name {mem/icache/cpu_resp_data[16]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[17]} .original_name {{mem/icache/cpu_resp_data[17]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[17]} .single_bit_orig_name {mem/icache/cpu_resp_data[17]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[17]/Q} .original_name {mem/icache/cpu_resp_data[17]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[18]} .original_name {{mem/icache/cpu_resp_data[18]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[18]} .single_bit_orig_name {mem/icache/cpu_resp_data[18]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[18]/Q} .original_name {mem/icache/cpu_resp_data[18]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[19]} .original_name {{mem/icache/cpu_resp_data[19]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[19]} .single_bit_orig_name {mem/icache/cpu_resp_data[19]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[19]/Q} .original_name {mem/icache/cpu_resp_data[19]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[20]} .original_name {{mem/icache/cpu_resp_data[20]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[20]} .single_bit_orig_name {mem/icache/cpu_resp_data[20]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[20]/Q} .original_name {mem/icache/cpu_resp_data[20]/q}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[30]} .original_name {{mem/icache/cpu_resp_data[30]}}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[30]} .single_bit_orig_name {mem/icache/cpu_resp_data[30]}
set_db -quiet {inst:riscv_top/mem/icache/cpu_resp_data_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/cpu_resp_data_reg[30]/Q} .original_name {mem/icache/cpu_resp_data[30]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[0]} .original_name {{mem/icache/data_addr[0]}}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[0]} .single_bit_orig_name {mem/icache/data_addr[0]}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_addr_reg[0]/Q} .original_name {mem/icache/data_addr[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[1]} .original_name {{mem/icache/data_addr[1]}}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[1]} .single_bit_orig_name {mem/icache/data_addr[1]}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_addr_reg[1]/Q} .original_name {mem/icache/data_addr[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[2]} .original_name {{mem/icache/data_addr[2]}}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[2]} .single_bit_orig_name {mem/icache/data_addr[2]}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_addr_reg[2]/Q} .original_name {mem/icache/data_addr[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[3]} .original_name {{mem/icache/data_addr[3]}}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[3]} .single_bit_orig_name {mem/icache/data_addr[3]}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_addr_reg[3]/Q} .original_name {mem/icache/data_addr[3]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[4]} .original_name {{mem/icache/data_addr[4]}}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[4]} .single_bit_orig_name {mem/icache/data_addr[4]}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_addr_reg[4]/Q} .original_name {mem/icache/data_addr[4]/q}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[5]} .original_name {{mem/icache/data_addr[5]}}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[5]} .single_bit_orig_name {mem/icache/data_addr[5]}
set_db -quiet {inst:riscv_top/mem/icache/data_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/data_addr_reg[5]/Q} .original_name {mem/icache/data_addr[5]/q}
set_db -quiet {inst:riscv_top/mem/icache/index_reg[0]} .original_name {{mem/icache/index[0]}}
set_db -quiet {inst:riscv_top/mem/icache/index_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/index_reg[0]} .single_bit_orig_name {mem/icache/index[0]}
set_db -quiet {inst:riscv_top/mem/icache/index_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/index_reg[0]/Q} .original_name {mem/icache/index[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/index_reg[1]} .original_name {{mem/icache/index[1]}}
set_db -quiet {inst:riscv_top/mem/icache/index_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/index_reg[1]} .single_bit_orig_name {mem/icache/index[1]}
set_db -quiet {inst:riscv_top/mem/icache/index_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/index_reg[1]/Q} .original_name {mem/icache/index[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/index_reg[2]} .original_name {{mem/icache/index[2]}}
set_db -quiet {inst:riscv_top/mem/icache/index_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/index_reg[2]} .single_bit_orig_name {mem/icache/index[2]}
set_db -quiet {inst:riscv_top/mem/icache/index_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/index_reg[2]/Q} .original_name {mem/icache/index[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[2]} .original_name {{mem/icache/mem_req_addr[2]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[2]} .single_bit_orig_name {mem/icache/mem_req_addr[2]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[2]/Q} .original_name {mem/icache/mem_req_addr[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[3]} .original_name {{mem/icache/mem_req_addr[3]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[3]} .single_bit_orig_name {mem/icache/mem_req_addr[3]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[3]/Q} .original_name {mem/icache/mem_req_addr[3]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[4]} .original_name {{mem/icache/mem_req_addr[4]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[4]} .single_bit_orig_name {mem/icache/mem_req_addr[4]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[4]/Q} .original_name {mem/icache/mem_req_addr[4]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[5]} .original_name {{mem/icache/mem_req_addr[5]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[5]} .single_bit_orig_name {mem/icache/mem_req_addr[5]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[5]/Q} .original_name {mem/icache/mem_req_addr[5]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[6]} .original_name {{mem/icache/mem_req_addr[6]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[6]} .single_bit_orig_name {mem/icache/mem_req_addr[6]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[6]/Q} .original_name {mem/icache/mem_req_addr[6]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[7]} .original_name {{mem/icache/mem_req_addr[7]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[7]} .single_bit_orig_name {mem/icache/mem_req_addr[7]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[7]/Q} .original_name {mem/icache/mem_req_addr[7]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[8]} .original_name {{mem/icache/mem_req_addr[8]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[8]} .single_bit_orig_name {mem/icache/mem_req_addr[8]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[8]/Q} .original_name {mem/icache/mem_req_addr[8]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[9]} .original_name {{mem/icache/mem_req_addr[9]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[9]} .single_bit_orig_name {mem/icache/mem_req_addr[9]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[9]/Q} .original_name {mem/icache/mem_req_addr[9]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[10]} .original_name {{mem/icache/mem_req_addr[10]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[10]} .single_bit_orig_name {mem/icache/mem_req_addr[10]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[10]/Q} .original_name {mem/icache/mem_req_addr[10]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[11]} .original_name {{mem/icache/mem_req_addr[11]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[11]} .single_bit_orig_name {mem/icache/mem_req_addr[11]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[11]/Q} .original_name {mem/icache/mem_req_addr[11]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[12]} .original_name {{mem/icache/mem_req_addr[12]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[12]} .single_bit_orig_name {mem/icache/mem_req_addr[12]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[12]/Q} .original_name {mem/icache/mem_req_addr[12]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[13]} .original_name {{mem/icache/mem_req_addr[13]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[13]} .single_bit_orig_name {mem/icache/mem_req_addr[13]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[13]/Q} .original_name {mem/icache/mem_req_addr[13]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[14]} .original_name {{mem/icache/mem_req_addr[14]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[14]} .single_bit_orig_name {mem/icache/mem_req_addr[14]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[14]/Q} .original_name {mem/icache/mem_req_addr[14]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[15]} .original_name {{mem/icache/mem_req_addr[15]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[15]} .single_bit_orig_name {mem/icache/mem_req_addr[15]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[15]/Q} .original_name {mem/icache/mem_req_addr[15]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[16]} .original_name {{mem/icache/mem_req_addr[16]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[16]} .single_bit_orig_name {mem/icache/mem_req_addr[16]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[16]/Q} .original_name {mem/icache/mem_req_addr[16]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[17]} .original_name {{mem/icache/mem_req_addr[17]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[17]} .single_bit_orig_name {mem/icache/mem_req_addr[17]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[17]/Q} .original_name {mem/icache/mem_req_addr[17]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[18]} .original_name {{mem/icache/mem_req_addr[18]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[18]} .single_bit_orig_name {mem/icache/mem_req_addr[18]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[18]/Q} .original_name {mem/icache/mem_req_addr[18]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[19]} .original_name {{mem/icache/mem_req_addr[19]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[19]} .single_bit_orig_name {mem/icache/mem_req_addr[19]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[19]/Q} .original_name {mem/icache/mem_req_addr[19]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[20]} .original_name {{mem/icache/mem_req_addr[20]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[20]} .single_bit_orig_name {mem/icache/mem_req_addr[20]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[20]/Q} .original_name {mem/icache/mem_req_addr[20]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[21]} .original_name {{mem/icache/mem_req_addr[21]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[21]} .single_bit_orig_name {mem/icache/mem_req_addr[21]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[21]/Q} .original_name {mem/icache/mem_req_addr[21]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[22]} .original_name {{mem/icache/mem_req_addr[22]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[22]} .single_bit_orig_name {mem/icache/mem_req_addr[22]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[22]/Q} .original_name {mem/icache/mem_req_addr[22]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[23]} .original_name {{mem/icache/mem_req_addr[23]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[23]} .single_bit_orig_name {mem/icache/mem_req_addr[23]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[23]/Q} .original_name {mem/icache/mem_req_addr[23]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[24]} .original_name {{mem/icache/mem_req_addr[24]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[24]} .single_bit_orig_name {mem/icache/mem_req_addr[24]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[24]/Q} .original_name {mem/icache/mem_req_addr[24]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[25]} .original_name {{mem/icache/mem_req_addr[25]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[25]} .single_bit_orig_name {mem/icache/mem_req_addr[25]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[25]/Q} .original_name {mem/icache/mem_req_addr[25]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[26]} .original_name {{mem/icache/mem_req_addr[26]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[26]} .single_bit_orig_name {mem/icache/mem_req_addr[26]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[26]/Q} .original_name {mem/icache/mem_req_addr[26]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[27]} .original_name {{mem/icache/mem_req_addr[27]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[27]} .single_bit_orig_name {mem/icache/mem_req_addr[27]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[27]/Q} .original_name {mem/icache/mem_req_addr[27]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[28]} .original_name {{mem/icache/mem_req_addr[28]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[28]} .single_bit_orig_name {mem/icache/mem_req_addr[28]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[28]/Q} .original_name {mem/icache/mem_req_addr[28]/q}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[29]} .original_name {{mem/icache/mem_req_addr[29]}}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[29]} .single_bit_orig_name {mem/icache/mem_req_addr[29]}
set_db -quiet {inst:riscv_top/mem/icache/mem_req_addr_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/mem_req_addr_reg[29]/Q} .original_name {mem/icache/mem_req_addr[29]/q}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[0]} .original_name {{mem/icache/offset[0]}}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[0]} .single_bit_orig_name {mem/icache/offset[0]}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/offset_reg[0]/Q} .original_name {mem/icache/offset[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[1]} .original_name {{mem/icache/offset[1]}}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[1]} .single_bit_orig_name {mem/icache/offset[1]}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/offset_reg[1]/Q} .original_name {mem/icache/offset[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[2]} .original_name {{mem/icache/offset[2]}}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[2]} .single_bit_orig_name {mem/icache/offset[2]}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/offset_reg[2]/Q} .original_name {mem/icache/offset[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[3]} .original_name {{mem/icache/offset[3]}}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[3]} .single_bit_orig_name {mem/icache/offset[3]}
set_db -quiet {inst:riscv_top/mem/icache/offset_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/offset_reg[3]/Q} .original_name {mem/icache/offset[3]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[7]} .original_name {{mem/icache/original_addr[7]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[7]} .single_bit_orig_name {mem/icache/original_addr[7]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[7]/Q} .original_name {mem/icache/original_addr[7]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[8]} .original_name {{mem/icache/original_addr[8]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[8]} .single_bit_orig_name {mem/icache/original_addr[8]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[8]/Q} .original_name {mem/icache/original_addr[8]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[9]} .original_name {{mem/icache/original_addr[9]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[9]} .single_bit_orig_name {mem/icache/original_addr[9]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[9]/Q} .original_name {mem/icache/original_addr[9]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[10]} .original_name {{mem/icache/original_addr[10]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[10]} .single_bit_orig_name {mem/icache/original_addr[10]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[10]/Q} .original_name {mem/icache/original_addr[10]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[11]} .original_name {{mem/icache/original_addr[11]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[11]} .single_bit_orig_name {mem/icache/original_addr[11]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[11]/Q} .original_name {mem/icache/original_addr[11]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[12]} .original_name {{mem/icache/original_addr[12]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[12]} .single_bit_orig_name {mem/icache/original_addr[12]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[12]/Q} .original_name {mem/icache/original_addr[12]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[13]} .original_name {{mem/icache/original_addr[13]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[13]} .single_bit_orig_name {mem/icache/original_addr[13]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[13]/Q} .original_name {mem/icache/original_addr[13]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[14]} .original_name {{mem/icache/original_addr[14]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[14]} .single_bit_orig_name {mem/icache/original_addr[14]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[14]/Q} .original_name {mem/icache/original_addr[14]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[15]} .original_name {{mem/icache/original_addr[15]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[15]} .single_bit_orig_name {mem/icache/original_addr[15]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[15]/Q} .original_name {mem/icache/original_addr[15]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[16]} .original_name {{mem/icache/original_addr[16]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[16]} .single_bit_orig_name {mem/icache/original_addr[16]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[16]/Q} .original_name {mem/icache/original_addr[16]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[17]} .original_name {{mem/icache/original_addr[17]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[17]} .single_bit_orig_name {mem/icache/original_addr[17]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[17]/Q} .original_name {mem/icache/original_addr[17]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[18]} .original_name {{mem/icache/original_addr[18]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[18]} .single_bit_orig_name {mem/icache/original_addr[18]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[18]/Q} .original_name {mem/icache/original_addr[18]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[19]} .original_name {{mem/icache/original_addr[19]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[19]} .single_bit_orig_name {mem/icache/original_addr[19]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[19]/Q} .original_name {mem/icache/original_addr[19]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[20]} .original_name {{mem/icache/original_addr[20]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[20]} .single_bit_orig_name {mem/icache/original_addr[20]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[20]/Q} .original_name {mem/icache/original_addr[20]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[21]} .original_name {{mem/icache/original_addr[21]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[21]} .single_bit_orig_name {mem/icache/original_addr[21]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[21]/Q} .original_name {mem/icache/original_addr[21]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[22]} .original_name {{mem/icache/original_addr[22]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[22]} .single_bit_orig_name {mem/icache/original_addr[22]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[22]/Q} .original_name {mem/icache/original_addr[22]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[23]} .original_name {{mem/icache/original_addr[23]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[23]} .single_bit_orig_name {mem/icache/original_addr[23]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[23]/Q} .original_name {mem/icache/original_addr[23]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[24]} .original_name {{mem/icache/original_addr[24]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[24]} .single_bit_orig_name {mem/icache/original_addr[24]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[24]/Q} .original_name {mem/icache/original_addr[24]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[25]} .original_name {{mem/icache/original_addr[25]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[25]} .single_bit_orig_name {mem/icache/original_addr[25]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[25]/Q} .original_name {mem/icache/original_addr[25]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[26]} .original_name {{mem/icache/original_addr[26]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[26]} .single_bit_orig_name {mem/icache/original_addr[26]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[26]/Q} .original_name {mem/icache/original_addr[26]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[27]} .original_name {{mem/icache/original_addr[27]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[27]} .single_bit_orig_name {mem/icache/original_addr[27]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[27]/Q} .original_name {mem/icache/original_addr[27]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[28]} .original_name {{mem/icache/original_addr[28]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[28]} .single_bit_orig_name {mem/icache/original_addr[28]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[28]/Q} .original_name {mem/icache/original_addr[28]/q}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[29]} .original_name {{mem/icache/original_addr[29]}}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[29]} .single_bit_orig_name {mem/icache/original_addr[29]}
set_db -quiet {inst:riscv_top/mem/icache/original_addr_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/original_addr_reg[29]/Q} .original_name {mem/icache/original_addr[29]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[0]} .original_name {{mem/icache/tag_valid_addr[0]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[0]} .single_bit_orig_name {mem/icache/tag_valid_addr[0]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_addr_reg[0]/Q} .original_name {mem/icache/tag_valid_addr[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[1]} .original_name {{mem/icache/tag_valid_addr[1]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[1]} .single_bit_orig_name {mem/icache/tag_valid_addr[1]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_addr_reg[1]/Q} .original_name {mem/icache/tag_valid_addr[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[2]} .original_name {{mem/icache/tag_valid_addr[2]}}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[2]} .single_bit_orig_name {mem/icache/tag_valid_addr[2]}
set_db -quiet {inst:riscv_top/mem/icache/tag_valid_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/tag_valid_addr_reg[2]/Q} .original_name {mem/icache/tag_valid_addr[2]/q}
# BEGIN PMBIST SECTION
# END PMBIST SECTION
# BEGIN PHYSICAL ANNOTATION SECTION
# END PHYSICAL ANNOTATION SECTION
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 19.11-s087_1
## flowkit v19.10-s009_1
## Written on 19:46:25 13-Dec 2020
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 32e0b9b3-6093-4bdf-906c-b4b2509fbe07}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}

#############################################################
#####   User Defined Attributes   ###########################

