{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 29 12:39:34 2019 " "Info: Processing started: Sun Dec 29 12:39:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off master -c master " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off master -c master" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "master EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"master\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { a[0] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 8 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { a[1] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 8 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { a[2] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 8 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { a[3] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 8 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Info: Pin b\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { b[0] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 9 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Info: Pin b\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { b[1] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 9 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Info: Pin b\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { b[2] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 9 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Info: Pin b\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { b[3] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 9 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[0\] " "Info: Pin c\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { c[0] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 10 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[1\] " "Info: Pin c\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { c[1] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 10 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[2\] " "Info: Pin c\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { c[2] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 10 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[3\] " "Info: Pin c\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { c[3] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 10 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cp " "Info: Pin cp not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { cp } } } { "master.vhd" "" { Text "E:/master/master.vhd" 6 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ma\[0\] " "Info: Pin ma\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { ma[0] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 7 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ma[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ma\[1\] " "Info: Pin ma\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { ma[1] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 7 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ma[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ma\[2\] " "Info: Pin ma\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { ma[2] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 7 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ma[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ma\[3\] " "Info: Pin ma\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/altera/81/quartus/bin/pin_planner.ppl" { ma[3] } } } { "master.vhd" "" { Text "E:/master/master.vhd" 7 -1 0 } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ma[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "cp Global clock in PIN 29 " "Info: Automatically promoted signal \"cp\" to use Global clock in PIN 29" {  } { { "master.vhd" "" { Text "E:/master/master.vhd" 6 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 4 12 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 4 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.288 ns register register " "Info: Estimated most critical path is register to register delay of 3.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LAB_X4_Y15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y15; Fanout = 6; REG Node = 'count\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.590 ns) 1.340 ns LessThan0~61 2 COMB LAB_X2_Y15 5 " "Info: 2: + IC(0.750 ns) + CELL(0.590 ns) = 1.340 ns; Loc. = LAB_X2_Y15; Fanout = 5; COMB Node = 'LessThan0~61'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { count[0] LessThan0~61 } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 1.993 ns count2\[0\]~319 3 COMB LAB_X2_Y15 4 " "Info: 3: + IC(0.361 ns) + CELL(0.292 ns) = 1.993 ns; Loc. = LAB_X2_Y15; Fanout = 4; COMB Node = 'count2\[0\]~319'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { LessThan0~61 count2[0]~319 } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.867 ns) 3.288 ns count2\[0\] 4 REG LAB_X2_Y15 5 " "Info: 4: + IC(0.428 ns) + CELL(0.867 ns) = 3.288 ns; Loc. = LAB_X2_Y15; Fanout = 5; REG Node = 'count2\[0\]'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { count2[0]~319 count2[0] } "NODE_NAME" } } { "master.vhd" "" { Text "E:/master/master.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.749 ns ( 53.19 % ) " "Info: Total cell delay = 1.749 ns ( 53.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.539 ns ( 46.81 % ) " "Info: Total interconnect delay = 1.539 ns ( 46.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.288 ns" { count[0] LessThan0~61 count2[0]~319 count2[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y11 X11_Y21 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X11_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/master/master.fit.smsg " "Info: Generated suppressed messages file E:/master/master.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 4 4 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 29 12:39:35 2019 " "Info: Processing ended: Sun Dec 29 12:39:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
