module i_RMON_ctrl(
input           Reg_apply_1     ,
input           CPU_rd_apply        ,
input           Clk             ,
input   [15:0]  Reg_data_0      ,
input             Pipeline,
input   [4:0]   Reg_addr_0      ,
input [3:0]       CurrentState /* synthesys syn_keep*/,
input          Reg_next_1      ,
input     CPU_rd_apply_dl2,
input     CPU_rd_apply_dl1,
input   [4:0]   Reg_addr_1      ,
input [5:0]       Addra               ,
input  [31:0]  Dina                ,
input          Wea                 ,
input           Reset           ,
input          CPU_rd_grant        ,
input [3:0]       NextState,
input [31:0]      CPU_rd_dout         ,
input [4:0]       StepCounter,
input [31:0]      DoutaReg,
input   [31:0]  Douta               ,
input             CPU_rd_apply_input    ,
input   [15:0]  Reg_data_1      ,
input   [5:0]   CPU_rd_addr         ,
input             Write,
input             Reg_next_0      ,
input           Reg_apply_0     ,
input [3:0]       CurrentState_input,
input             Read,
input CPU_rd_apply_reg,
input CurrentState_reg
);

assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (!CPU_rd_grant) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (CPU_rd_apply_reg) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 1) && (StepCounter <= 13)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CurrentState_reg == 1)) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_apply_0) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 31)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (Reg_apply_1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CurrentState == 0)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 61)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CurrentState == 0)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((CurrentState == 0)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply_dl1) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (CPU_rd_apply_dl1) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (CPU_rd_apply_dl2) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 29)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 31)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CurrentState_reg == 2)) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1887582177)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((NextState == 0)) |-> (NextState == 0));
assert property(@(posedge Clk) ((NextState == 0)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((NextState == 0)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((NextState == 0) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter >= 2) && (StepCounter <= 13)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((StepCounter >= 2) && (StepCounter <= 6)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 20)) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 0)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21408)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 44) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 16)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((NextState == 1)) |-> (NextState == 1));
assert property(@(posedge Clk) ((NextState == 1)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((NextState == 2)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 21)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_addr >= 45) && (CPU_rd_addr <= 61)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 23)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_1 >= 16752) && (Reg_data_1 <= 33642)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 63)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState == 1)) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 16)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CurrentState == 1)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CurrentState == 1) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 15632) && (Reg_data_0 <= 32832)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1119910789)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Read) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Addra >= 15) && (Addra <= 31)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) (Read) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 43)) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 12)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((DoutaReg >= 1135025031) && (DoutaReg <= 2145510399)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((CurrentState == 1)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 22)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 50494)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 14)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 16669)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31)) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15583)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (CPU_rd_grant) |-> CPU_rd_grant);
assert property(@(posedge Clk) (!CPU_rd_apply_reg) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((StepCounter == 1)) |-> Read);
assert property(@(posedge Clk) ((Addra >= 48) && (Addra <= 63)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 1)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 49329)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 888075113)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1107494788)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 13) && (Reg_addr_0 <= 20)) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Douta >= 1135025031) && (Douta <= 2145510399)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 14)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((CurrentState == 2)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 >= 50621) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CurrentState == 2)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 971167603)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 13)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 16)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 25) && (Reg_addr_0 <= 31)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 22)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 23)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 14)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 2) && (Reg_addr_0 <= 8)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 45)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 31)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 21)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 50) && (Addra <= 63)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1004767607) && (DoutaReg <= 1887582177)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401)) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Pipeline) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 38568)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Douta >= 997341046) && (Douta <= 1889897953)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_1 >= 38772) && (Reg_data_1 <= 52273)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 13)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Pipeline) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 16) && (CPU_rd_addr <= 29)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 931728751)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2145510399)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 868519271)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26)) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter == 2)) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_1 >= 25844) && (Reg_data_1 <= 38060)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 10)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 884809065) && (Douta <= 1775266259)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 20)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 16)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Douta >= 1384450981) && (Douta <= 2145510399)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 53912)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 41)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 12443) && (Reg_data_1 <= 24839)) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 24)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((DoutaReg >= 1191433614) && (DoutaReg <= 1887582177)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_1 >= 54056) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 31)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 53) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 11645)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 10454)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 29)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Douta >= 1424843689) && (Douta <= 2145510399)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 41)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1025522042) && (CPU_rd_dout <= 1914752484)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 40)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 44027) && (Reg_data_1 <= 54594)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 595140934)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 51)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 14)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 40)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 11769) && (Reg_data_1 <= 23076)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 10)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Wea) |-> Wea);
assert property(@(posedge Clk) (Wea) |-> Write);
assert property(@(posedge Clk) (Write) |-> Wea);
assert property(@(posedge Clk) (Write) |-> Write);
assert property(@(posedge Clk) ((Reg_data_1 >= 54793) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 2) && (Reg_addr_0 <= 6)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 23)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 12185) && (Reg_data_0 <= 23294)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 54793)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 54793)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 54868) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 54868) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 9449) && (Reg_data_1 <= 20193)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((DoutaReg >= 1595324862) && (DoutaReg <= 2145510399)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 26) && (Reg_addr_1 <= 31)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 26) && (Reg_addr_1 <= 31)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 624976202) && (DoutaReg <= 1370123683)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 51)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 11) && (Reg_addr_0 <= 15)) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) (Write) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Wea) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 26) && (Reg_addr_1 <= 31)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 3)) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 3)) |-> Wea);
assert property(@(posedge Clk) ((Reg_addr_0 >= 17) && (Reg_addr_0 <= 22)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra >= 53) && (Addra <= 63)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 53) && (Addra <= 63)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 30509)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Addra >= 8) && (Addra <= 17)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 23395) && (Reg_data_1 <= 33642)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 24)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 37) && (Addra <= 47)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 10686) && (Reg_data_0 <= 21408)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Dina >= 804244727) && (Dina <= 2128006599)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 19) && (CPU_rd_addr <= 29)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 >= 30869) && (Reg_data_1 <= 42165)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_addr >= 6) && (CPU_rd_addr <= 15)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 50)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 43559)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 32231)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 26)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 19)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 21)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_addr >= 4) && (CPU_rd_addr <= 12)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra >= 9) && (Addra <= 18)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra >= 54) && (Addra <= 63)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 55) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 486079289) && (DoutaReg <= 1176909708)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 4)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 8)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 657803086)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 52)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 664681807) && (Douta <= 1379788196)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 13)) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 13)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 51070)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 8845) && (Reg_data_1 <= 18042)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 19) && (Reg_addr_0 <= 23)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 43559)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 44) && (CPU_rd_addr <= 52)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Douta >= 1562418106) && (Douta <= 2145510399)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 25) && (Addra <= 33)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 24836) && (Reg_data_1 <= 33642)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Dina >= 741888737) && (Dina <= 1889943049)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Douta >= 631287627) && (Douta <= 1273950615)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 628583242)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 25)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 3)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 6)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Douta >= 1289416601) && (Douta <= 1889897953)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_addr_0 >= 27) && (Reg_addr_0 <= 31)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 42776) && (Reg_data_1 <= 51215)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 4) && (CPU_rd_addr <= 11)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 4) && (CPU_rd_addr <= 11)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 12)) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 38)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 23788)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 25)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta >= 564794179) && (Douta <= 1142040456)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 56) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 56) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 15635) && (Reg_data_1 <= 24500)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 27)) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 27)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 20)) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 38)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 16044) && (Reg_data_0 <= 24193)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Addra >= 23) && (Addra <= 31)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 57291) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 11) && (CPU_rd_addr <= 20)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 16) && (CPU_rd_addr <= 24)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 35)) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Addra >= 34) && (Addra <= 42)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 27136)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_1 >= 27211) && (Reg_data_1 <= 35619)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 55) && (Addra <= 63)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 9276)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra >= 5) && (Addra <= 11)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 4) && (CPU_rd_addr <= 10)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 11) && (Reg_addr_0 <= 14)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 8)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 33)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Addra >= 11) && (Addra <= 21)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Addra >= 7) && (Addra <= 14)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 43822) && (Reg_data_1 <= 51215)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 10)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 23469) && (Reg_data_0 <= 32832)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 21) && (Reg_addr_1 <= 24)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 10)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 57684) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 7393)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 7182)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 41260)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 8751)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 57912) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 43968)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg >= 1754858449) && (DoutaReg <= 2145510399)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 7)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 19) && (Reg_addr_1 <= 22)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta >= 1172674443) && (Douta <= 1775266259)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 >= 45215) && (Reg_data_1 <= 52273)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 27866)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 7017)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 556581698)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Dina >= 687666353) && (Dina <= 1775330458)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 9)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 34) && (CPU_rd_addr <= 41)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 12)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 16)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Douta >= 469535543) && (Douta <= 971167603)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 1887582177)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 20)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 14)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 29)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 49)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 18)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 431332659) && (DoutaReg <= 931728751)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 >= 24395) && (Reg_data_0 <= 32832)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr >= 44) && (CPU_rd_addr <= 50)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 4) && (Reg_addr_0 <= 7)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((DoutaReg >= 431332659) && (DoutaReg <= 931728751)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 41530)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((DoutaReg >= 1504843187) && (DoutaReg <= 1887582177)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 36) && (CPU_rd_addr <= 43)) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 >= 7335) && (Reg_data_1 <= 15491)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 45) && (Addra <= 52)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 469535543) && (Douta <= 953597809)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_0 >= 45717) && (Reg_data_0 <= 53274)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 23955) && (Reg_data_0 <= 32231)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 57439)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 23)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra >= 15) && (Addra <= 22)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 35498) && (Reg_data_0 <= 43559)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_addr >= 19) && (CPU_rd_addr <= 26)) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 48)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 641417036) && (CPU_rd_dout <= 1262485910)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 20)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 997341046) && (Douta <= 1551413688)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 6)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 50)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 53)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 57) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 37) && (Addra <= 44)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1406840231) && (CPU_rd_dout <= 1914752484)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 612604745)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 1692493257) && (Douta <= 2145510399)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 49329)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 57189)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 51215) && (Reg_data_1 <= 58614)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 6268)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_0 >= 5) && (Reg_addr_0 <= 8)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 6)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 7)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 42730)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg >= 1004767607) && (DoutaReg <= 1550109112)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 51) && (Addra <= 57)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 6143)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 35)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 17) && (Reg_addr_0 <= 20)) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 58614)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 20206) && (Reg_data_0 <= 27401)) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Addra >= 34) && (Addra <= 40)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Douta >= 1452661677) && (Douta <= 1889897953)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_0 >= 7536) && (Reg_data_0 <= 15632)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_0 >= 34207) && (Reg_data_0 <= 41260)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 58341)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 28191) && (Reg_data_1 <= 35107)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 6)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 41773) && (Reg_data_0 <= 49329)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 6842) && (Reg_data_1 <= 13626)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 >= 14492) && (Reg_data_0 <= 21408)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 21)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 58528) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 7387) && (Reg_data_0 <= 15186)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((CPU_rd_addr >= 32) && (CPU_rd_addr <= 37)) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 9)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 45) && (CPU_rd_addr <= 50)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((Reg_addr_0 >= 28) && (Reg_addr_0 <= 31)) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 36)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((CPU_rd_addr >= 22) && (CPU_rd_addr <= 29)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 28) && (Reg_addr_0 <= 31)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Douta >= 1762352082) && (Douta <= 2145510399)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 25)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 50627) && (Reg_data_0 <= 57779)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta >= 739728216) && (Douta <= 1191433614)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 58725)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 25)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 7126)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 31346)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_0 >= 2) && (Reg_addr_0 <= 4)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 2) && (Reg_addr_0 <= 4)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 57) && (Addra <= 63)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 7127) && (Reg_data_0 <= 14249)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 48585)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 58715) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 45) && (CPU_rd_addr <= 50)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 48) && (Addra <= 54)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 1202740623) && (Douta <= 1677215687)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 31477) && (Reg_data_1 <= 38568)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 33)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 >= 28013) && (Reg_data_0 <= 35184)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 25)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 24)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 7) && (CPU_rd_addr <= 12)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 6) && (CPU_rd_addr <= 10)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 50493)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 58715) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Douta >= 739728216) && (Douta <= 1142040456)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 17)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 58949) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 46082) && (Reg_data_1 <= 51215)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 6632)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Douta >= 1310409116) && (Douta <= 1775266259)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_dout >= 763538779) && (CPU_rd_dout <= 1262485910)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 24)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 48166)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Dina >= 1310461025) && (Dina <= 2128006599)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 461857079)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 20120)) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 26)) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 8)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 24)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Douta >= 739728216) && (Douta <= 1119910789)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 >= 12443) && (Reg_data_1 <= 18742)) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_data_1 >= 25844) && (Reg_data_1 <= 31646)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 >= 6408) && (Reg_data_0 <= 13074)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 12)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 461857079)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 849479525) && (Douta <= 1289416601)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((DoutaReg >= 431332659) && (DoutaReg <= 853295461)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 960357746) && (Douta <= 1446716332)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((CPU_rd_addr >= 58) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 58) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Douta >= 413030193) && (Douta <= 833216867)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 43668)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 9)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 3) && (Reg_addr_0 <= 5)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 6067) && (Reg_data_1 <= 12254)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 6067) && (Reg_data_1 <= 12254)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Dina >= 459118200) && (Dina <= 1274008956)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 22)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 273917728)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Addra >= 7) && (Addra <= 11)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 10)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((DoutaReg >= 1708726219) && (DoutaReg <= 2013391344)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 710356820)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 18)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((DoutaReg >= 899729771) && (DoutaReg <= 1273950615)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 24500)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 18)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 27939)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Addra >= 23) && (Addra <= 28)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 403667248)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 60014) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Dina >= 1176931869) && (Dina <= 1889943049)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_1 >= 25342) && (Reg_data_1 <= 30509)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 55313)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 24)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 6003)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 20) && (Addra <= 25)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 6003)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 32) && (CPU_rd_addr <= 36)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 >= 6268) && (Reg_data_0 <= 12006)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((DoutaReg >= 1004767607) && (DoutaReg <= 1396581798)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 >= 48501) && (Reg_data_0 <= 53994)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 34043)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 13853) && (Reg_data_1 <= 20193)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra >= 4) && (Addra <= 8)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 48)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 5)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 4800)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 18)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 19)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Dina >= 1424876382) && (Dina <= 2128006599)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 20619)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Dina >= 403694499) && (Dina <= 1135073782)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Addra >= 37) && (Addra <= 42)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_1 >= 24836) && (Reg_data_1 <= 30248)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_1 >= 12443) && (Reg_data_1 <= 18042)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_1 >= 30869) && (Reg_data_1 <= 36412)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_addr >= 44) && (CPU_rd_addr <= 48)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 51)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 44) && (CPU_rd_addr <= 48)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 5)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 >= 46778) && (Reg_data_1 <= 51215)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Douta >= 341493032) && (Douta <= 713327445)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Douta >= 341493032) && (Douta <= 713327445)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Douta >= 1562418106) && (Douta <= 1889897953)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_1 >= 59899) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 54217) && (Reg_data_1 <= 59726)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 36) && (CPU_rd_addr <= 41)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 4) && (CPU_rd_addr <= 8)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 60276) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 20782) && (Reg_data_0 <= 26342)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 >= 30408) && (Reg_data_1 <= 35619)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 27150) && (Reg_data_0 <= 32832)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_1 >= 35240) && (Reg_data_1 <= 42165)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 >= 48667) && (Reg_data_1 <= 54114)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Douta >= 341493032) && (Douta <= 713327445)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 18549) && (Reg_data_0 <= 22911)) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 49329)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 9276) && (Reg_data_1 <= 14349)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra >= 36) && (Addra <= 41)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 49329)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 55645) && (Reg_data_0 <= 60758)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 4) && (CPU_rd_addr <= 8)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 >= 18857) && (Reg_data_1 <= 24839)) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 4646)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 58) && (Addra <= 63)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 42) && (Addra <= 47)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 58) && (Addra <= 63)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 46)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Dina >= 388339511) && (Dina <= 1066454870)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 461857079)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 54868)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 54) && (Addra <= 58)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 49) && (CPU_rd_addr <= 54)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 4)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 59885)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 26421) && (Reg_data_0 <= 32231)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr >= 59) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 38074)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 17)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 38) && (CPU_rd_addr <= 43)) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 >= 14604) && (Reg_data_1 <= 20193)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_addr >= 59) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 59) && (CPU_rd_addr <= 63)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 44)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 32832)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 6)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 23)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 23)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 38772) && (Reg_data_1 <= 45100)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_0 >= 54980) && (Reg_data_0 <= 60198)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 26)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 26901)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_addr >= 53) && (CPU_rd_addr <= 57)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 16) && (CPU_rd_addr <= 20)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 56598) && (Reg_data_0 <= 61007)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 33) && (Addra <= 37)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 28) && (Addra <= 32)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 53) && (CPU_rd_addr <= 57)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 51)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 16)) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Dina >= 1095968966) && (Dina <= 1775330458)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 6)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 57) && (CPU_rd_addr <= 61)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 741841240) && (DoutaReg <= 1036443003)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 18)) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr >= 3) && (CPU_rd_addr <= 7)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_0 >= 4684) && (Reg_data_0 <= 9419)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 23543)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 13) && (Addra <= 18)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 373791532)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 8) && (CPU_rd_addr <= 11)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 1)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 1)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 36) && (Addra <= 40)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 36)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1351011745) && (DoutaReg <= 1720211917)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 21)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 29375) && (Reg_data_1 <= 33827)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 8751) && (Reg_data_1 <= 13485)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 4)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Douta >= 1172674443) && (Douta <= 1551413688)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 373791532)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 53994)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 60684) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg >= 673027920) && (DoutaReg <= 931728751)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 >= 3964) && (Reg_data_0 <= 8019)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_1 >= 60684) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 17165) && (Reg_data_0 <= 21408)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Addra >= 23) && (Addra <= 27)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 60684) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 21)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 30)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 >= 55929) && (Reg_data_1 <= 60550)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 38286) && (Reg_data_0 <= 43559)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 9)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 17) && (Reg_addr_0 <= 19)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Dina >= 377350176) && (Dina <= 999861865)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 43822) && (Reg_data_1 <= 48073)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 345134377)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((DoutaReg >= 1351011745) && (DoutaReg <= 1646295492)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_addr_0 >= 11) && (Reg_addr_0 <= 12)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Addra >= 9) && (Addra <= 12)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 43559)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Dina >= 1346972098) && (Dina <= 1889943049)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Addra >= 52) && (Addra <= 56)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 4968) && (Reg_data_0 <= 9419)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 56082) && (Reg_data_1 <= 60550)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 45050) && (Reg_data_0 <= 49329)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 38286)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_0 >= 60831) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 44) && (Addra <= 48)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 11) && (CPU_rd_addr <= 16)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 327105830)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 18362)) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Reg_data_0 >= 9623) && (Reg_data_0 <= 15186)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 57135) && (Reg_data_0 <= 61007)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((DoutaReg >= 1082796417) && (DoutaReg <= 1463453102)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 271001376)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 8)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 23608) && (Reg_data_1 <= 28191)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 49) && (Addra <= 53)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 8)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 48166)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 327105830)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 56)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 20193) && (Reg_data_1 <= 24839)) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_data_1 >= 56330) && (Reg_data_1 <= 60550)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 19604) && (Reg_data_0 <= 23788)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1004767607) && (DoutaReg <= 1273950615)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 29)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_1 >= 13562) && (Reg_data_1 <= 18042)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 24995)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Douta >= 1424843689) && (Douta <= 1757499345)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 8) && (CPU_rd_addr <= 10)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 327105830)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 37) && (CPU_rd_addr <= 41)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 >= 33489) && (Reg_data_0 <= 38286)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_1 >= 36589) && (Reg_data_1 <= 42165)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 45)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 17)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_addr >= 44) && (CPU_rd_addr <= 47)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((CPU_rd_addr >= 55) && (CPU_rd_addr <= 58)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 45215) && (Reg_data_1 <= 48585)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 29254)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 >= 8299) && (Reg_data_0 <= 13074)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_addr >= 55) && (CPU_rd_addr <= 58)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 22) && (Addra <= 26)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 55) && (CPU_rd_addr <= 58)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 12) && (Reg_addr_0 <= 13)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 35) && (CPU_rd_addr <= 38)) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 19450)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 1)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Addra >= 21) && (Addra <= 25)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 48149) && (Reg_data_1 <= 52273)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 1)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 3833)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_0 >= 19) && (Reg_addr_0 <= 20)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 4146)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra >= 59) && (Addra <= 63)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 55929)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 1646295492)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 15635) && (Reg_data_1 <= 19319)) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 4083)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 12)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 55873)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 46054)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 3) && (Reg_addr_0 <= 4)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 61386) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 43)) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 31)) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((DoutaReg >= 1708726219) && (DoutaReg <= 1887582177)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 4083)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 15899) && (Reg_data_1 <= 20193)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 31)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 >= 28833) && (Reg_data_0 <= 33275)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_0 >= 61386) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 10)) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 29)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Douta >= 1692493257) && (Douta <= 1920551396)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 15899) && (Reg_data_1 <= 20016)) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_addr_0 >= 5) && (Reg_addr_0 <= 6)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((DoutaReg >= 373791532) && (DoutaReg <= 688686930)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_1 >= 4411) && (Reg_data_1 <= 9089)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Dina >= 1013377088) && (Dina <= 1574556061)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 16)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 52281) && (Reg_data_0 <= 56454)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 9623) && (Reg_data_0 <= 14249)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 22)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Douta >= 1483042736) && (Douta <= 1775266259)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 35)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 12)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_0 >= 44637) && (Reg_data_0 <= 48166)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 55)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 38772) && (Reg_data_1 <= 43668)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_1 >= 47821) && (Reg_data_1 <= 51215)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_1 >= 4036) && (Reg_data_1 <= 8636)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 55)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Douta >= 1135025031) && (Douta <= 1471617967)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 58360) && (Reg_data_0 <= 62001)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 20120) && (Reg_data_0 <= 23469)) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Reg_data_1 >= 44027) && (Reg_data_1 <= 47718)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 45771)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 3995)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 19) && (Reg_addr_0 <= 20)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 37432)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 3)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 40735)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Dina >= 1608970891) && (Dina <= 2128006599)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 8486) && (Reg_data_1 <= 12254)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Douta >= 1788252629) && (Douta <= 1989433325)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 3) && (Reg_addr_1 <= 4)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 21)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_0 >= 34207) && (Reg_data_0 <= 37817)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 33870) && (Reg_data_1 <= 38568)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 3)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 6)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 3236)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 21)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 28243) && (Reg_data_0 <= 32231)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 >= 32059) && (Reg_data_1 <= 35619)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 3)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Dina >= 804244727) && (Dina <= 1336043418)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 46689)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Douta >= 1424843689) && (Douta <= 1677215687)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 4146) && (Reg_data_1 <= 8285)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 3)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 56154)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 55873) && (Reg_data_1 <= 59326)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 3153)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 3)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 55196)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 10686) && (Reg_data_0 <= 15186)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 3302) && (Reg_data_0 <= 6669)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 23955) && (Reg_data_0 <= 28072)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 >= 8486) && (Reg_data_1 <= 12105)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 4146) && (Reg_data_1 <= 8285)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Dina >= 299775688) && (Dina <= 781503445)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((DoutaReg >= 1708726219) && (DoutaReg <= 1854079965)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 17)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 55416) && (Reg_data_1 <= 58996)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 3071)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 >= 13) && (Reg_addr_0 <= 14)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 53124) && (Reg_data_0 <= 57008)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 23)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 10)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 10)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 12185) && (Reg_data_0 <= 17014)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Dina >= 299775688) && (Dina <= 781503445)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Dina >= 804244727) && (Dina <= 1274008956)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Dina >= 1310461025) && (Dina <= 1775330458)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 58313)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 28333)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 >= 16690) && (Reg_data_0 <= 19982)) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Reg_data_0 >= 6774) && (Reg_data_0 <= 10454)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 16)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 28333) && (Reg_data_1 <= 32008)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 3)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 14784)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 49) && (CPU_rd_addr <= 52)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 49) && (CPU_rd_addr <= 52)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 45717) && (Reg_data_0 <= 49170)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 37674) && (Reg_data_0 <= 41260)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 48667) && (Reg_data_1 <= 52273)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_1 >= 59079) && (Reg_data_1 <= 62411)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 46082) && (Reg_data_1 <= 48585)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_0 >= 24796) && (Reg_data_0 <= 28605)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_addr >= 11) && (CPU_rd_addr <= 15)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Dina >= 757457356) && (Dina <= 1215704726)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 9089) && (Reg_data_1 <= 12254)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 19)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 31800) && (Reg_data_1 <= 35046)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 4) && (Addra <= 6)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 9)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 32) && (CPU_rd_addr <= 34)) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_0 >= 18312) && (Reg_data_0 <= 21408)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 62342) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 21)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 55759)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 1) && (Reg_addr_1 <= 2)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 3236) && (Reg_data_0 <= 6268)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_0 >= 3153) && (Reg_data_0 <= 6143)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 52901)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 62342) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 59183) && (Reg_data_0 <= 62001)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 11)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 21)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Dina >= 1735189638) && (Dina <= 2128006599)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 55597)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 23135) && (Reg_data_0 <= 27401)) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Reg_data_1 >= 39902) && (Reg_data_1 <= 43968)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 23)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 48501) && (Reg_data_0 <= 52122)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 14492) && (Reg_data_0 <= 18221)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Addra >= 27) && (Addra <= 29)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 15)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Dina >= 1708756060) && (Dina <= 2128006599)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 1949195240) && (Douta <= 2145510399)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 2937)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 22) && (Addra <= 25)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 54)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 28478) && (Reg_data_1 <= 31708)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 55759) && (Reg_data_1 <= 58725)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 6408) && (Reg_data_0 <= 9623)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Dina >= 260790236) && (Dina <= 687666353)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Dina >= 299775688) && (Dina <= 750197435)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 20)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 4) && (CPU_rd_addr <= 6)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 59442) && (Reg_data_1 <= 62564)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 52712)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((DoutaReg >= 345134377) && (DoutaReg <= 636617547)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 55) && (Addra <= 57)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Dina >= 741888737) && (Dina <= 1135073782)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Dina >= 1176931869) && (Dina <= 1565123204)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_0 >= 37993) && (Reg_data_0 <= 41260)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 27401)) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Reg_data_0 >= 6268) && (Reg_data_0 <= 9301)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 52855) && (Reg_data_0 <= 55845)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 12240) && (Reg_data_1 <= 15793)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 15)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 30241)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 31554) && (Reg_data_1 <= 34103)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 28478) && (Reg_data_1 <= 31496)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 60461) && (Reg_data_1 <= 63178)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 57398) && (Reg_data_1 <= 60322)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 12443) && (Reg_data_1 <= 15793)) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_data_0 >= 51465) && (Reg_data_0 <= 53994)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Dina >= 1246280098) && (Dina <= 1665935636)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 9823) && (Reg_data_0 <= 13074)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 24674)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_addr >= 49) && (CPU_rd_addr <= 51)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 38) && (Addra <= 40)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 49) && (CPU_rd_addr <= 51)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_0) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 60014) && (Reg_data_0 <= 62623)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 10)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 3) && (CPU_rd_addr <= 5)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (Reg_next_0) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 39620)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) (Reg_next_0) |-> (CurrentState == 1));
assert property(@(posedge Clk) (Reg_next_0) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 30) && (Reg_addr_0 <= 31)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 62738) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 20)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 41260)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 54376)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 48667) && (Reg_data_1 <= 51215)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_addr_0 >= 17) && (Reg_addr_0 <= 18)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 33)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 49) && (Addra <= 51)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 57291) && (Reg_data_0 <= 59885)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 58969) && (Reg_data_0 <= 61007)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 56411) && (Reg_data_1 <= 58725)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 54470) && (Reg_data_1 <= 57311)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 32)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 19545) && (Reg_data_1 <= 22326)) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Addra >= 15) && (Addra <= 17)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 62564) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 60966) && (Reg_data_1 <= 63178)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 12443) && (Reg_data_1 <= 15491)) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_data_0 >= 48501) && (Reg_data_0 <= 51391)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 41764) && (Reg_data_1 <= 45100)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_1 >= 62611) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 35107) && (Reg_data_1 <= 38568)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 39243)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_0 >= 9400) && (Reg_data_0 <= 12185)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 55995) && (Reg_data_0 <= 59005)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 52) && (Addra <= 54)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 16)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 44876)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 30698) && (Reg_data_0 <= 34043)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 58949) && (Reg_data_1 <= 61424)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 16577)) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Reg_data_1 >= 42730) && (Reg_data_1 <= 45771)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_1 >= 39368) && (Reg_data_1 <= 42645)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_addr_0 == 1)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 == 11)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) (Reg_next_0) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 22) && (CPU_rd_addr <= 24)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 6067) && (Reg_data_1 <= 9023)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 43)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_0) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 == 3)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_data_1 >= 3093) && (Reg_data_1 <= 6003)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 >= 36006) && (Reg_data_0 <= 38286)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 == 3)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 56330) && (Reg_data_1 <= 58341)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Dina >= 1574556061) && (Dina <= 1889943049)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_addr_0 == 10)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) (Reg_next_0) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 57189)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 12)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 == 8)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (Reg_next_0 ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 14)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 38772) && (Reg_data_1 <= 41613)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 53774)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 == 27)) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 4)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 == 2)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 == 20)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 63414) && (Reg_data_0 <= 65483)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 44582)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 61501) && (Reg_data_1 <= 63566)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 == 0)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 54)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 54)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Douta >= 1788252629) && (Douta <= 1877314527)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 == 0)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((DoutaReg >= 1873909727) && (DoutaReg <= 2013391344)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 56598) && (Reg_data_0 <= 58768)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Dina >= 1424876382) && (Dina <= 1720251862)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reg_next_1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_1 == 0)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (Reg_next_1) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 == 13)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) (Reg_next_1) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 27)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 30698) && (Reg_data_0 <= 33047)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 57711) && (Reg_data_1 <= 59726)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 59899) && (Reg_data_1 <= 61813)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 59) && (Addra <= 60)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Dina >= 1424876382) && (Dina <= 1665935636)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 29085) && (Reg_data_0 <= 30910)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 58528) && (Reg_data_1 <= 60762)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 == 6)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 == 10)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 == 7)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 == 15)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 == 10)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 == 7)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_addr >= 6) && (CPU_rd_addr <= 7)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 25844) && (Reg_data_1 <= 27247)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 53912) && (Reg_data_1 <= 56154)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (Reg_next_1 ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 == 12)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 == 15)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 == 5)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 == 1)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_data_1 >= 22444) && (Reg_data_1 <= 24839)) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_data_0 >= 33275) && (Reg_data_0 <= 35724)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 == 1)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 12448) && (Reg_data_0 <= 15186)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 == 5)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) (Reg_next_1) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 16)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Dina >= 1788314037) && (Dina <= 1989451263)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_0 == 27)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 20)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Dina >= 1708756060) && (Dina <= 1889943049)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 31002) && (Reg_data_0 <= 33275)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_0 >= 33489) && (Reg_data_0 <= 35724)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 54114)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 61895) && (Reg_data_1 <= 63780)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 63332) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 61386) && (Reg_data_0 <= 63215)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 55873) && (Reg_data_1 <= 57604)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 54217) && (Reg_data_1 <= 56330)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 == 23)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_0 == 19)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 56454)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 == 8)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 == 3)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 == 22)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 43)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 1) && (CPU_rd_addr <= 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 53912)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 34234) && (Reg_data_1 <= 36412)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 == 6)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 == 6)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 54056) && (Reg_data_1 <= 55759)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 == 9)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 == 11)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 == 9)) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Douta >= 1884984800) && (Douta <= 1989433325)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Dina >= 1919541198) && (Dina <= 2128006599)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 13)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 36589) && (Reg_data_1 <= 38568)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_0 == 16)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_0 == 17)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 == 9)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr == 8)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 63780) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 == 2)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_data_1 >= 63960) && (Reg_data_1 <= 65535)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 == 2)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 == 14)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 == 21)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr == 9)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 == 19)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 23)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Douta >= 1832917466) && (Douta <= 1889897953)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_0 == 22)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 4)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_addr_1 == 4)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr == 33)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 == 18)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_0 == 30)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Douta >= 1908883427) && (Douta <= 1989433325)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 28897)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_0 == 7)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) (Reg_next_0) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Douta >= 1788252629) && (Douta <= 1827556825)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra == 60)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 4)) |-> Read);
assert property(@(posedge Clk) ((Addra == 27)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra == 26)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Dina >= 1788314037) && (Dina <= 1877331245)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Douta >= 1823574489) && (Douta <= 1858894813)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr == 17)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Douta >= 1788252629) && (Douta <= 1819766744)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr == 3)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr == 0)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 == 31)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Addra == 59)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 1873909727) && (Douta <= 1920551396)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr == 21)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr == 44)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((Reg_addr_0 == 14)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Dina >= 1788314037) && (Dina <= 1852668751)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Dina >= 1887607612) && (Dina <= 1989451263)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 52603) && (Reg_data_0 <= 53274)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 37254) && (Reg_data_1 <= 38060)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Douta >= 1949195240) && (Douta <= 1989433325)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr == 13)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr == 47)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((Reg_data_0 >= 45717) && (Reg_data_0 <= 46439)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr == 7)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr == 12)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Addra == 18)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Dina >= 1843809428) && (Dina <= 1889943049)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Dina >= 1788314037) && (Dina <= 1840086706)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 5)) |-> Pipeline);
assert property(@(posedge Clk) ((Addra == 40)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Dina >= 1818940231) && (Dina <= 1852668751)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Dina >= 1873916756) && (Dina <= 1920576391)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Dina >= 1949472944) && (Dina <= 1989451263)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr == 11)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr == 11)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Dina >= 1835022701) && (Dina <= 1852668751)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_dout == 1657981893) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13)) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Dina >= 1873916756) && (Dina <= 1889943049)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 12) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra >= 0) && (Addra <= 58)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 !Reg_next_1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_1 >= 1651) && (Reg_data_1 <= 51648)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (StepCounter >= 0) && (StepCounter <= 2) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra >= 0) && (Addra <= 51) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 !Write ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 31) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 10) && (CPU_rd_addr <= 51) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 !Wea ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 51) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 >= 4) && (Reg_addr_0 <= 31) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Dina >= 1788314037) && (Dina <= 1807798064)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 6)) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6)) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 !Pipeline) |-> Read);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (StepCounter == 0) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 !Read ##1 1) |-> Read);
assert property(@(posedge Clk) (Reg_next_1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (!Pipeline && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 51) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 35) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra >= 24) && (Addra <= 51) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Dina >= 1804058102) && (Dina <= 1819826587)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##3 !Pipeline && (Reg_addr_1 == 11) ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Dina >= 2089106102) && (Dina <= 2128006599)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((CurrentState_reg == 1) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 30) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 CPU_rd_apply ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CurrentState_reg == 1)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra >= 6) && (Addra <= 31) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 14784) && (Reg_data_1 <= 64442) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 CPU_rd_apply_dl1 ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 CPU_rd_apply_dl2) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_data_0 >= 11644) && (Reg_data_0 <= 37059) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 21996) && (Reg_data_0 <= 65300) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState_reg == 1) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState_reg == 1) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 58) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((NextState == 1) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_data_1 >= 1997) && (Reg_data_1 <= 59304)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 12) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra >= 13) && (Addra <= 58) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 2646) && (Reg_data_1 <= 29375) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((CurrentState == 1) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState_reg == 1) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 >= 2) && (Reg_addr_0 <= 25)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg >= 2860800) && (DoutaReg <= 1875245535) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !Pipeline) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 >= 7) && (Reg_addr_0 <= 18)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_0 >= 11847) && (Reg_data_0 <= 46054)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !Reg_next_0) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 CPU_rd_apply_dl2) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_1 >= 26849) && (Reg_data_1 <= 47294) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr >= 11) && (CPU_rd_addr <= 55) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 CPU_rd_apply_dl1 ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 !Read ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 CPU_rd_apply ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 !Pipeline) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 31)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_1 >= 1651) && (Reg_data_1 <= 24314) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && CPU_rd_apply_dl1 ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 CPU_rd_apply_dl2 ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Douta >= 710356820) && (Douta <= 1289416601) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra >= 24) && (Addra <= 35) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 >= 4) && (Reg_addr_0 <= 20) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (NextState >= 0) && (NextState <= 1) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (NextState >= 0) && (NextState <= 1) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CurrentState >= 0) && (CurrentState <= 1) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_1 >= 1651) && (Reg_data_1 <= 24314) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 10) && (CPU_rd_addr <= 39) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 !Read ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (StepCounter >= 2) && (StepCounter <= 12)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_data_1 >= 11134) && (Reg_data_1 <= 32408) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (StepCounter >= 1) && (StepCounter <= 11) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Addra >= 18) && (Addra <= 62) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 Reg_apply_1 ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (StepCounter >= 0) && (StepCounter <= 10) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 26849) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 22) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Addra >= 14) && (Addra <= 62)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_data_1 >= 11134) && (Reg_data_1 <= 39548)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (StepCounter >= 1) && (StepCounter <= 12)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Douta >= 823144290) && (Douta <= 1615821760)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Dina >= 0) && (Dina <= 1258395577)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (StepCounter >= 0) && (StepCounter <= 11) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 32408) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_data_0 >= 21132) && (Reg_data_0 <= 46054) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 22) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Dina >= 1873916756) && (Dina <= 1877331245)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Dina >= 1919541198) && (Dina <= 1920576391)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Dina >= 1788314037) && (Dina <= 1789278300)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Dina >= 1887607612) && (Dina <= 1889943049)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 24) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 32) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 21)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (StepCounter >= 1) && (StepCounter <= 12)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Douta >= 823144290) && (Douta <= 1615821760)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 32408) && (Reg_data_1 <= 56663) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Dina >= 0) && (Dina <= 894102449)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Addra >= 14) && (Addra <= 62)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 1258345366) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Reg_data_1 >= 11134) && (Reg_data_1 <= 39548)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Reg_data_0 >= 5366) && (Reg_data_0 <= 11847)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Dina >= 2913512) && (Dina <= 1258395577) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (StepCounter >= 0) && (StepCounter <= 11) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Douta >= 1258345366) && (Douta <= 2083787256) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_data_1 >= 10456) && (Reg_data_1 <= 32408) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_0 >= 22660) && (Reg_data_0 <= 46054) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##3 (CPU_rd_addr == 17)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Douta >= 379754797) && (Douta <= 1037292923) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##3 (Addra == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Douta >= 2089105401) && (Douta <= 2093383161)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr == 21)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (Reg_data_1 >= 48783) && (Reg_data_1 <= 54802) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##2 (Addra == 42) ##1 Reg_apply_1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 28) && (Reg_addr_1 <= 29) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 >= 1157) && (Reg_data_0 <= 4684) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_data_0 >= 48809) && (Reg_data_0 <= 61996) ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 33) ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_data_1 >= 10798) && (Reg_data_1 <= 14784) ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 12) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Addra >= 20) && (Addra <= 34)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_data_0 >= 2744) && (Reg_data_0 <= 21996)) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Dina >= 89062105) && (Dina <= 860581590) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_data_1 >= 21940) && (Reg_data_1 <= 29375) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Douta >= 88997642) && (Douta <= 860574054) ##1 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##2 (Addra == 42) ##1 Reg_apply_1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##2 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 25)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 48) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_data_0 >= 8500) && (Reg_data_0 <= 46054)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 CPU_rd_apply_dl2) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 !Read) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!Wea && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!Write && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 50211) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 25) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!Pipeline ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 11) && (CPU_rd_addr <= 61) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Dina >= 894102449) && (Dina <= 2083809916) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra >= 10) && (Addra <= 27) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Douta >= 894090602) && (Douta <= 2083787256) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 CPU_rd_apply ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (StepCounter >= 0) && (StepCounter <= 12) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 CPU_rd_apply_dl1 ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (StepCounter >= 1) && (StepCounter <= 13) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_data_1 >= 10456) && (Reg_data_1 <= 39548) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_data_1 >= 11134) && (Reg_data_1 <= 47294) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 30) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 52712) && (Reg_data_0 <= 65300) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 10) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Reg_apply_0 ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Reg_apply_1 ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_1 >= 46451) && (Reg_data_1 <= 56663) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_data_0 >= 11644) && (Reg_data_0 <= 22245) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra >= 13) && (Addra <= 30) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 33512) && (Reg_data_0 <= 51074) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 28) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 29375) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg >= 502669115) && (DoutaReg <= 1875245535) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 CPU_rd_apply ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 12)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 18) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 CPU_rd_apply_dl2 ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Addra >= 10) && (Addra <= 18)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra >= 6) && (Addra <= 12) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 !Reg_apply_1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 12) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 CPU_rd_apply_dl1 ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 >= 12) && (Reg_addr_0 <= 25)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_data_1 >= 1997) && (Reg_data_1 <= 17510)) |-> (NextState == 1));
assert property(@(posedge Clk) ((DoutaReg >= 502669115) && (DoutaReg <= 1875245535) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) && CPU_rd_apply_dl2 ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 18) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 13) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 52712) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (DoutaReg == 1258345366) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!Wea && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!Write && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!Pipeline ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_1 >= 26849) && (Reg_data_1 <= 39548) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Write && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_data_0 >= 40959) && (Reg_data_0 <= 50211)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Wea && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 18) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 !Write) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 48)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 18) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 !Wea) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) && CPU_rd_apply_dl2 ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 52712) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 22) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 !Pipeline ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 26) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_data_1 >= 26849) && (Reg_data_1 <= 56663) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Addra >= 14) && (Addra <= 26) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_data_0 >= 11847) && (Reg_data_0 <= 40959) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (CPU_rd_addr >= 21) && (CPU_rd_addr <= 48) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 !Reg_next_0 ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 !Read ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!Read ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 44065) && (Reg_data_0 <= 55313) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 31346) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr >= 17) && (CPU_rd_addr <= 39)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CurrentState >= 0) && (CurrentState <= 1)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_0 >= 43445) && (Reg_data_0 <= 65063)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (StepCounter >= 0) && (StepCounter <= 1)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (NextState >= 0) && (NextState <= 1)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 !CPU_rd_apply_dl2) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 20)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_1 >= 1651) && (Reg_data_1 <= 24314)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_1 >= 92) && (Reg_data_1 <= 31254) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 43407) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (CurrentState >= 1) && (CurrentState <= 2) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 >= 5) && (Reg_addr_1 <= 17) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Douta >= 822512994) && (Douta <= 1775266259) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Douta >= 710356820) && (Douta <= 966153075) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 !CPU_rd_grant ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CurrentState >= 1) && (CurrentState <= 2) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Douta >= 710356820) && (Douta <= 966153075) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 39) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 CPU_rd_apply_dl2 ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 23) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 !Reg_apply_0 ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 !Reg_apply_1 ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 !CPU_rd_apply ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 CPU_rd_apply_reg ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_0 >= 43445) && (Reg_data_0 <= 65063) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) (!Reg_apply_0 && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 !Reg_apply_1 ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 CPU_rd_apply ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 !CPU_rd_apply_dl1 ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 CPU_rd_apply_dl1 ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 CPU_rd_apply_reg ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((DoutaReg == 71462664) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 !CPU_rd_grant ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (NextState >= 1) && (NextState <= 2) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) (!Pipeline ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_apply_1 ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Douta >= 823144290) && (Douta <= 1258345366)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 11) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 26) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 27) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 >= 39548) && (Reg_data_1 <= 56663) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (StepCounter >= 1) && (StepCounter <= 10) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 Reg_apply_0) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 17510) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 CPU_rd_apply_dl2 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra >= 18) && (Addra <= 33) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 33) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 39548) && (Reg_data_1 <= 56663) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_data_1 >= 27571) && (Reg_data_1 <= 39548)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_data_0 >= 5366) && (Reg_data_0 <= 11847)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 27) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 27)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Douta >= 1258345366) && (Douta <= 2083787256) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_apply_1 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 33047) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 Reg_apply_0) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_data_1 >= 10456) && (Reg_data_1 <= 26849) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 17510) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) && Reg_apply_1 ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 33) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 11) && (CPU_rd_addr <= 22) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 Reg_apply_1 ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 CPU_rd_apply ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 CPU_rd_apply_dl1 ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 33) && (CPU_rd_addr <= 58) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 32961) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 36) && (Reg_data_0 <= 33275) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 12) && (Reg_addr_0 <= 31) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 40) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 42894)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 13991) && (Reg_data_0 <= 50453) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply_dl2) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 26)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Dina >= 1804058102) && (Dina <= 1807798064)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Dina >= 1818940231) && (Dina <= 1819826587)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 2050941940) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 42) && (Addra <= 63) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 42) && (Addra <= 63) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 38) && (Addra <= 63) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 37) && (Addra <= 63) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 34098) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Addra >= 39) && (Addra <= 63) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 63) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 !Reg_next_1 ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (StepCounter >= 0) && (StepCounter <= 2) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 1791280597) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 17) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 18371) && (Reg_data_1 <= 35868) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 20193) && (Reg_data_1 <= 41946) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Dina >= 0) && (Dina <= 2013416775) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 2143512575) && (Douta <= 2145510399) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 13) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 14) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Dina >= 1246280098) && (Dina <= 1843809428) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42352) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 1804544) && (Douta <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 17913) && (Reg_data_1 <= 35331) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Dina >= 0) && (Dina <= 1767202818) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 10) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 10) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 63) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 30) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 50453) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 10)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 8) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 1440102827) && (Douta <= 2145510399) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Dina >= 0) && (Dina <= 1536436242) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 18) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 63) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 8) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 6) ##3 (Reg_addr_1 == 11) ##1 1) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_data_1 >= 22282) && (Reg_data_1 <= 23864) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 == 13) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##3 (Addra == 58)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##3 (CurrentState == 1) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 46315) && (Reg_data_1 <= 46649)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Addra == 6)) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 8) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 50069) && (Reg_data_1 <= 50621) && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (Reg_addr_0 == 18)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 12)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (Reg_data_0 >= 7536) && (Reg_data_0 <= 11847)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 3)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 27) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 26849) && (Reg_data_1 <= 32408) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 30) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 25435) && (Reg_data_0 <= 25831) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 6) ##1 (CPU_rd_addr == 17)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (DoutaReg >= 1246438292) && (DoutaReg <= 1625409473)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (Reg_addr_1 >= 23) && (Reg_addr_1 <= 29)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (Addra >= 38) && (Addra <= 45)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 45)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((DoutaReg == 1258345366) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 32408) && (Reg_data_1 <= 39548) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Addra >= 34) && (Addra <= 52) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_data_1 >= 33175) && (Reg_data_1 <= 34944) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra >= 7) && (Addra <= 14) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 14) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_1 >= 39548) && (Reg_data_1 <= 47294) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 3) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Dina >= 894102449) && (Dina <= 1258395577) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 48) && (CPU_rd_addr <= 55) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Douta >= 894090602) && (Douta <= 1258345366) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_addr >= 34) && (CPU_rd_addr <= 52) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Wea ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_0 >= 11847) && (Reg_data_0 <= 21132) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Write ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 50211) && (Reg_data_0 <= 52712) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Reg_data_0 >= 5366) && (Reg_data_0 <= 8500)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 Reg_apply_1 ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Reg_apply_1 ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Douta >= 1258345366) && (Douta <= 1615821760) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) && Reg_next_0 ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Douta >= 823144290) && (Douta <= 894090602)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_0 >= 40959) && (Reg_data_0 <= 46054) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_data_1 >= 56747) && (Reg_data_1 <= 59184) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Addra >= 61) && (Addra <= 62)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr >= 11) && (CPU_rd_addr <= 22) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 17510) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !CPU_rd_apply_dl1 ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Reg_data_1 >= 27571) && (Reg_data_1 <= 39548)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_data_1 >= 10456) && (Reg_data_1 <= 11134) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (StepCounter >= 0) && (StepCounter <= 1) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 11) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 27) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 == 7) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Addra >= 7) && (Addra <= 10) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_addr >= 35) && (CPU_rd_addr <= 48) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 3)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 !CPU_rd_apply_dl2 ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 20)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (StepCounter >= 1) && (StepCounter <= 2)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CurrentState == 0) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Dina == 0)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (NextState == 0) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Dina >= 1258395577) && (Dina <= 2083809916) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 24) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Douta >= 1246438292) && (Douta <= 1625409473) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_0 >= 39832) && (Reg_data_0 <= 40609) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 15117) && (Reg_data_0 <= 31980) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##1 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_data_0 >= 39993) && (Reg_data_0 <= 46439) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (CPU_rd_addr >= 6) && (CPU_rd_addr <= 10) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_addr_0 >= 4) && (Reg_addr_0 <= 5) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 14) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 25342) && (Reg_data_1 <= 26221) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_1 >= 51970) && (Reg_data_1 <= 54985) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Addra >= 10) && (Addra <= 17) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_addr_1 == 13) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (CPU_rd_addr >= 33) && (CPU_rd_addr <= 36) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra >= 47) && (Addra <= 48) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_0 >= 6) && (Reg_addr_0 <= 7) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_data_0 >= 20912) && (Reg_data_0 <= 21770) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_1 >= 10) && (Reg_addr_1 <= 12) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 10) ##3 (CurrentState == 1) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 19259) && (Reg_data_1 <= 26221) ##4 !Pipeline && (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##2 (StepCounter == 0) ##1 (Reg_addr_1 == 11) ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Dina >= 2089106102) && (Dina <= 2093419528)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Dina >= 2109099479) && (Dina <= 2128006599)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((DoutaReg == 2127945213)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 42078) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_0 >= 42383) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (Pipeline ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Addra == 8) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_0 >= 47746) && (Reg_data_0 <= 53211) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (!Reg_apply_1 ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 2031192562) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 2090189305) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CurrentState == 2) ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CurrentState == 2) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 2)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 1887562209) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 19) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 1533060022) && (Douta <= 1539824055) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 20936) && (Reg_data_0 <= 20990) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((DoutaReg >= 1533060022) && (DoutaReg <= 1539824055) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 14) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Dina >= 1533123124) && (Dina <= 1539831589) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (CPU_rd_grant ##2 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (!CPU_rd_apply_reg ##2 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 2133870590) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (Read ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 65483) ##1 (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr == 21)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 42894) && (Reg_data_0 <= 51074)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 2646) && (Reg_data_1 <= 21940)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 17) ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 >= 30926) && (Reg_data_1 <= 64822) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (Wea ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (Write ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (CPU_rd_addr >= 51) && (CPU_rd_addr <= 61)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (Reg_data_1 >= 8486) && (Reg_data_1 <= 9829)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (Addra >= 51) && (Addra <= 61)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (DoutaReg == 1993627629)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (Reg_addr_1 == 5) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (Reg_apply_1 ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (Reg_data_0 >= 29303) && (Reg_data_0 <= 34021) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (Reg_data_1 >= 52541) && (Reg_data_1 <= 54802) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Douta >= 1971976683) && (Douta <= 1993627629) && (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##2 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 26) && (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_data_0 >= 50453) && (Reg_data_0 <= 61996) ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (NextState == 2) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_0 >= 28) && (Reg_addr_0 <= 31) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_data_1 >= 13626) && (Reg_data_1 <= 14784) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Douta >= 1504843187) && (Douta <= 1515016628) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((DoutaReg >= 1504843187) && (DoutaReg <= 1515016628) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState == 2) ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_0 >= 26) && (Reg_addr_0 <= 31) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 >= 1157) && (Reg_data_0 <= 2557) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr >= 2) && (CPU_rd_addr <= 19) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_data_0 >= 48809) && (Reg_data_0 <= 50453) ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_addr == 33) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Addra >= 28) && (Addra <= 31) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_data_0 >= 13991) && (Reg_data_0 <= 38690) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Dina >= 1504844344) && (Dina <= 1515021312) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 10) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_1 == 29) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (DoutaReg >= 1504843187) && (DoutaReg <= 1515016628) ##2 1) |-> Read);
assert property(@(posedge Clk) ((NextState == 2) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (!Pipeline ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_addr_1 == 11)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_addr_0 == 14)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_data_1 >= 46451) && (Reg_data_1 <= 47975)) |-> Read);
assert property(@(posedge Clk) ((NextState == 2) ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (DoutaReg >= 1504843187) && (DoutaReg <= 1515016628)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_data_1 >= 4650) && (Reg_data_1 <= 6566)) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_data_0 >= 62509) && (Reg_data_0 <= 65300)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_data_0 >= 18711) && (Reg_data_0 <= 21996)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CPU_rd_addr >= 33) && (CPU_rd_addr <= 34)) |-> Read);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Addra >= 33) && (Addra <= 34)) |-> Read);
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 12) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (!Read ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_addr >= 12) && (CPU_rd_addr <= 28) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_data_0 >= 28833) && (Reg_data_0 <= 29106) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_addr >= 62) && (CPU_rd_addr <= 63) ##1 1) |-> Read);
assert property(@(posedge Clk) ((NextState == 2) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Addra >= 62) && (Addra <= 63) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_1 == 0) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_data_1 >= 47970) && (Reg_data_1 <= 64463) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (DoutaReg >= 1504843187) && (DoutaReg <= 1515016628) ##1 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##1 (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 10) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Addra >= 12) && (Addra <= 28) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_data_1 >= 21940) && (Reg_data_1 <= 23627) ##1 1) |-> Read);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 24) ##1 (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 19) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 !CPU_rd_apply_dl2) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Reg_addr_0 >= 26) && (Reg_addr_0 <= 27)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 CPU_rd_apply) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 !Read) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 12) && (Reg_addr_0 <= 19) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (CPU_rd_addr >= 22) && (CPU_rd_addr <= 48)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 CPU_rd_apply_dl1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Addra >= 26) && (Addra <= 27)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (!Write && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (!Wea && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 21) && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 52712) && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) && CPU_rd_apply_dl2 ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 2) && (Addra <= 19) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 19) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 1917794276) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 19) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##2 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 32706) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (!Wea ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (!Write ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 49) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 38690) && (Reg_data_0 <= 50453) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1184650125) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 12) && (Reg_addr_0 <= 26) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2036302322) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra >= 13) && (Addra <= 26)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 22)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_data_1 >= 26849) && (Reg_data_1 <= 38568)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_1 >= 47975) && (Reg_data_1 <= 56663) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_data_0 >= 21132) && (Reg_data_0 <= 22245)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 42894) && (Reg_data_0 <= 51074) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 2646) && (Reg_data_1 <= 21940) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 12) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 51) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 21132) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 38) && (CPU_rd_addr <= 50) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_1 >= 45447) && (Reg_data_1 <= 65400) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 43015) && (Reg_data_1 <= 65400) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 46054) && (Reg_data_0 <= 50211) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_1 == 25) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_data_1 >= 39548) && (Reg_data_1 <= 47294) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_data_0 >= 8500) && (Reg_data_0 <= 22660)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 27) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 11) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (Read ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 17510) && (Reg_data_1 <= 32408) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_data_0 >= 11847) && (Reg_data_0 <= 22660) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra >= 10) && (Addra <= 14) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Addra >= 7) && (Addra <= 10)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 11)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (Write ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 !CPU_rd_apply) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (Wea ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_addr_1 == 10)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (NextState == 1) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 27) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 !CPU_rd_apply_dl1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 10) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 !Reg_apply_0) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 12) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 55) && (CPU_rd_addr <= 61) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 CPU_rd_apply_dl2 ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_data_0 >= 5366) && (Reg_data_0 <= 11847) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Douta >= 894090602) && (Douta <= 1258345366) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Dina >= 894102449) && (Dina <= 1258395577) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (DoutaReg >= 2860800) && (DoutaReg <= 2050941940) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 57) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr >= 22) && (CPU_rd_addr <= 30) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Dina >= 0) && (Dina <= 894102449) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra >= 18) && (Addra <= 20) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 21) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 42894) && (Reg_data_0 <= 51074) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 3) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Douta >= 894090602) && (Douta <= 1615821760) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !Reg_apply_1 ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_1 == 14) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 55) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 1) && (Addra <= 12) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_data_0 >= 21132) && (Reg_data_0 <= 22245) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_apply_0 ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 20) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_data_1 >= 32408) && (Reg_data_1 <= 39548) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg >= 2860800) && (DoutaReg <= 502669115) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 >= 26) && (Reg_addr_0 <= 31) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra >= 26) && (Addra <= 30) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 62509) && (Reg_data_0 <= 65300) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_1 == 1) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 10) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 0) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_1 ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply_dl2 ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 23627) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply_dl1 ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_1 >= 46451) && (Reg_data_1 <= 47975) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 50) && (CPU_rd_addr <= 58) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 10719) && (Reg_data_0 <= 13991) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 13) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 10)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 50453) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 CPU_rd_apply) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra == 6) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 >= 12) && (Reg_addr_0 <= 18)) |-> (NextState == 1));
assert property(@(posedge Clk) ((DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 64442) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 8) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 Reg_apply_0) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 == 6) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 9)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (DoutaReg >= 2860800) && (DoutaReg <= 2050941940)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 32961) && (Reg_data_1 <= 43968) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 CPU_rd_apply_dl1) |-> (NextState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 20) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 14784) && (Reg_data_1 <= 32961) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_data_1 >= 12956) && (Reg_data_1 <= 17510)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Addra >= 10) && (Addra <= 12)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 >= 21) && (Reg_addr_1 <= 22)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 47970)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 26)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !Reg_apply_0) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 58) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !Read) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (StepCounter == 0)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 7536) && (Reg_data_0 <= 42894)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 0)) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 43968) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 13991) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 12) && (Addra <= 63)) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 79) && (Reg_data_0 <= 34043) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!Reg_next_0 ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 34793) && (Reg_data_1 <= 65400) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 39548) && (Reg_data_1 <= 56663) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 21) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 3) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 31) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra >= 7) && (Addra <= 14) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra == 12) ##2 (StepCounter == 1) ##2 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_0 >= 11847) && (Reg_data_0 <= 22660)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 == 7)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Dina >= 894102449) && (Dina <= 1258395577) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 11) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##3 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Reg_apply_1 ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_1 == 25) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 17510)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 10)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 55) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Write ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Wea ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_0 >= 40959) && (Reg_data_0 <= 46054)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 Reg_apply_1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr >= 11) && (CPU_rd_addr <= 22) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 32408) && (Reg_data_1 <= 39548) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 25) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 50211) && (Reg_data_0 <= 52712) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_0 >= 46054) && (Reg_data_0 <= 50211) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 11) ##3 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 11)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_0 >= 11847) && (Reg_data_0 <= 21132) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !CPU_rd_apply) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Douta >= 894090602) && (Douta <= 1258345366) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !CPU_rd_apply_dl1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 48) && (CPU_rd_addr <= 55) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_1 >= 39548) && (Reg_data_1 <= 47294)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((DoutaReg == 1258345366) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) && Reg_next_0 ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 >= 26) && (Reg_addr_0 <= 27) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra >= 26) && (Addra <= 27) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 !CPU_rd_apply_dl2 ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_1 >= 26849) && (Reg_data_1 <= 32408) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) && Read ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 7) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 21) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 2646) && (Reg_data_1 <= 17510) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_data_0 >= 50211) && (Reg_data_0 <= 52712) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 Reg_next_0 ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_data_1 >= 17510) && (Reg_data_1 <= 26849) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 22) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_data_0 >= 46054) && (Reg_data_0 <= 50211)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_data_1 >= 26849) && (Reg_data_1 <= 32408) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 !CPU_rd_apply_dl2 ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 51074) && (Reg_data_0 <= 52712) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_0 >= 26) && (Reg_addr_0 <= 27) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 14349) && (Reg_data_1 <= 27584) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_data_1 >= 17510) && (Reg_data_1 <= 32408)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 8) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 27)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 CPU_rd_apply_dl2 ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 CPU_rd_apply ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (DoutaReg == 2860800) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Addra >= 26) && (Addra <= 27) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 CPU_rd_apply_dl1 ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 22) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Addra >= 14) && (Addra <= 18) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 Pipeline ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Addra >= 18) && (Addra <= 27)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 11) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 Wea ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra >= 26) && (Addra <= 30)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_data_0 >= 11644) && (Reg_data_0 <= 21132)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_data_0 >= 11847) && (Reg_data_0 <= 21132) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 57) ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 Write ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 14) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (CPU_rd_addr >= 21) && (CPU_rd_addr <= 22) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 Reg_apply_1 ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg >= 2860800) && (DoutaReg <= 502669115) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 13) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 21996) && (Reg_data_0 <= 52712) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 >= 10719) && (Reg_data_0 <= 13991) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 92) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 == 53062)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 27) && (Reg_addr_1 <= 28) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1184650125) && (CPU_rd_dout <= 1418315177) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) && Reg_next_1) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 7) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20928) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Dina >= 1258395577) && (Dina <= 2083809916) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 48) ##3 !Pipeline) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (Reg_addr_0 >= 4) && (Reg_addr_0 <= 7)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (CPU_rd_addr >= 7) && (CPU_rd_addr <= 10)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_data_1 >= 10456) && (Reg_data_1 <= 32408) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 46054) && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 25) ##3 !Pipeline) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 18) && (StepCounter >= 10) && (StepCounter <= 13) ##4 !Pipeline) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Addra >= 7) && (Addra <= 18) && (StepCounter >= 10) && (StepCounter <= 13) ##4 !Pipeline) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (Addra >= 7) && (Addra <= 10)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 28022) && (Reg_data_0 <= 38807) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (StepCounter >= 0) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Douta >= 1258345366) && (Douta <= 2083787256) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_0 >= 11847) && (Reg_data_0 <= 46054) && (StepCounter >= 10) && (StepCounter <= 13) ##4 !Pipeline) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_data_0 >= 22660) && (Reg_data_0 <= 50211) ##3 !Pipeline) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (StepCounter >= 1) && (StepCounter <= 12) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Addra >= 14) && (Addra <= 61) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (StepCounter >= 2) && (StepCounter <= 13) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 3) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Dina >= 0) && (Dina <= 894102449) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_data_0 >= 5366) && (Reg_data_0 <= 11847) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 55) && (CPU_rd_addr <= 61) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_data_1 >= 27571) && (Reg_data_1 <= 47294) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 20) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Douta >= 894090602) && (Douta <= 1615821760) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_data_1 >= 11134) && (Reg_data_1 <= 39548) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_1 >= 54114) && (Reg_data_1 <= 65376) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && (Reg_data_1 >= 43561) && (Reg_data_1 <= 56789)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_addr == 14) && (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 31797) && (Reg_data_0 <= 36542)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && (Reg_data_1 >= 26982) && (Reg_data_1 <= 27799)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 23) && (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 CPU_rd_apply_dl1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 CPU_rd_apply) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CurrentState == 0)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_0 >= 58078) && (Reg_data_0 <= 65063)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (NextState == 0)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 19)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra >= 44) && (Addra <= 58)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 !Reg_apply_1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 39)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra >= 0) && (Addra <= 32)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 25659) && (Reg_data_0 <= 38286) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 Pipeline ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_data_1 >= 27571) && (Reg_data_1 <= 32408) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 Reg_apply_0) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 39548) && (Reg_data_1 <= 47294) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Dina == 0) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 21) && (CPU_rd_addr <= 22) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_data_0 >= 21132) && (Reg_data_0 <= 22660) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Addra >= 61) && (Addra <= 62) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 22) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 Wea) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 14) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_addr >= 55) && (CPU_rd_addr <= 57) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (CPU_rd_addr >= 61) && (CPU_rd_addr <= 62) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (StepCounter >= 1) && (StepCounter <= 2) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_data_0 >= 5366) && (Reg_data_0 <= 8500) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_1 >= 17510) && (Reg_data_1 <= 26849) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (DoutaReg == 2860800) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 !Reg_apply_1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Dina >= 894102449) && (Dina <= 1258395577)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Reg_addr_0 >= 3) && (Reg_addr_0 <= 4)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Dina >= 2913512) && (Dina <= 894102449) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Addra >= 18) && (Addra <= 27) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Addra >= 18) && (Addra <= 26) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 14) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (StepCounter >= 2) && (StepCounter <= 3)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 Write) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Reg_data_0 >= 8500) && (Reg_data_0 <= 11847)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 !CPU_rd_apply_dl2 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (DoutaReg == 823144290)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 3) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 55)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Douta >= 823144290) && (Douta <= 894090602)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 Pipeline) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_0 >= 21132) && (Reg_data_0 <= 22660) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((DoutaReg >= 140380432) && (DoutaReg <= 1640813507) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 25) ##3 (Dina == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 894090602) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 CPU_rd_apply ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (StepCounter >= 1) && (StepCounter <= 2) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 CPU_rd_grant ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_0 >= 6408) && (Reg_data_0 <= 39238) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_data_1 >= 19303) && (Reg_data_1 <= 24314) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 25) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 >= 13) && (Reg_addr_0 <= 20) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 Reg_apply_0 ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 Reg_apply_0 ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 CPU_rd_apply_dl1 ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 >= 20) && (Reg_addr_0 <= 25) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_1 >= 18640) && (Reg_data_1 <= 24314) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (StepCounter == 0) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 !Reg_apply_1 ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_data_0 >= 2566) && (Reg_data_0 <= 20500) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_data_0 >= 60155) && (Reg_data_0 <= 65063) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Douta >= 822512994) && (Douta <= 966153075) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (NextState == 0) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && CPU_rd_grant ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (NextState == 0) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 35) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CurrentState == 0) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (StepCounter == 0) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Douta >= 903085931) && (Douta <= 1775266259) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra >= 29) && (Addra <= 35) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 39) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 25) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CurrentState == 0) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 !CPU_rd_apply_reg ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (NextState == 0) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_0 >= 60155) && (Reg_data_0 <= 65063) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_1 >= 18640) && (Reg_data_1 <= 24314) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) (!CPU_rd_apply_reg && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 CPU_rd_apply_dl2 ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((DoutaReg == 913167212) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_data_0 >= 2566) && (Reg_data_0 <= 20500) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && Reg_apply_1 ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra >= 24) && (Addra <= 32) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_data_1 >= 11134) && (Reg_data_1 <= 17510) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Douta >= 1615821760) && (Douta <= 2083787256) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 21770) && (Reg_data_0 <= 43553) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) ##3 (Dina == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 22) ##2 (Dina == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 Read ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 Read ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 >= 47294) && (Reg_data_1 <= 56663) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 10) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 20) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_addr >= 11) && (CPU_rd_addr <= 21) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 !CPU_rd_apply ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_data_0 >= 21132) && (Reg_data_0 <= 46054) ##3 (Dina == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 51074) && (Reg_data_0 <= 52712) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (NextState == 0) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_1 >= 11134) && (Reg_data_1 <= 17510) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_data_1 >= 47294) && (Reg_data_1 <= 56663) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_addr_0 == 7) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 11134) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 7) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_0 >= 5366) && (Reg_data_0 <= 40959) ##2 (Dina == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 7) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65376) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 !CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 11) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (CurrentState == 0) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Addra >= 7) && (Addra <= 10) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 8) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 20) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (StepCounter >= 0) && (StepCounter <= 1) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Douta >= 1258345366) && (Douta <= 1615821760) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 3) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 7) && (Addra <= 14) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 39548) && (Reg_data_1 <= 47294) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) && Write ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 11847) && (Reg_data_0 <= 21132) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 52712) && (Reg_data_0 <= 62509) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 22) ##3 (Dina == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) && Wea ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 21) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra >= 18) && (Addra <= 20) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 !CPU_rd_apply_dl2 ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (NextState == 0) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !CPU_rd_apply_dl2) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 20)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 Read ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 14) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Douta >= 1258345366) && (Douta <= 1615821760)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_data_0 >= 40959) && (Reg_data_0 <= 46054) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 22) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_addr_0 == 7) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Dina >= 894102449) && (Dina <= 1258395577)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Douta >= 750149465) && (Douta <= 860574054) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 !Reg_apply_1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 Pipeline) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Douta >= 823144290) && (Douta <= 894090602)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 26) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (StepCounter >= 1) && (StepCounter <= 2)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr >= 58) && (CPU_rd_addr <= 59)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 7536) && (Reg_data_0 <= 29106) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Dina >= 1258395577) && (Dina <= 2083809916) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Dina == 0)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_data_1 >= 10456) && (Reg_data_1 <= 17510) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (StepCounter >= 0) && (StepCounter <= 1) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_data_0 >= 21132) && (Reg_data_0 <= 22660) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 29375) && (Reg_data_1 <= 47970) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (CurrentState == 0) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Douta >= 2860800) && (Douta <= 860954470) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 10) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (DoutaReg == 2860800) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Addra >= 14) && (Addra <= 27)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Addra >= 7) && (Addra <= 10) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Addra >= 18) && (Addra <= 26) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Addra >= 61) && (Addra <= 62)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Dina >= 750197435) && (Dina <= 860581590) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_data_1 >= 13908) && (Reg_data_1 <= 26849)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 20) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_data_0 >= 5366) && (Reg_data_0 <= 8500)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 57) && (CPU_rd_addr <= 62) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 !CPU_rd_apply_dl1 ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 11134) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 3)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_data_1 >= 27571) && (Reg_data_1 <= 32408)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_data_0 >= 37059) && (Reg_data_0 <= 46323)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 9) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply_dl1 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra >= 58) && (Addra <= 59)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 !CPU_rd_apply_dl2) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32231) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 !CPU_rd_apply ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 !CPU_rd_apply_dl1 ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 9) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 10) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 64442) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (Read ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 == 6) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 1) && (Addra <= 12) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Addra == 6) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 52433) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 20) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 CPU_rd_apply_dl2 ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Write ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!Read ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Wea ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 47746) && (Reg_data_0 <= 53211) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1765367250) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 42383) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!Write ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 46054) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!Wea ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 42078) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21314) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (Pipeline ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 54868) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!Reg_apply_1 ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg >= 549586241) && (DoutaReg <= 899729771)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg >= 1246438292) && (DoutaReg <= 1533060022)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 2090189305) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 1887562209) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (Pipeline ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 2031192562) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 30926) && (Reg_data_1 <= 64822) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!Pipeline ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 49369) && (Reg_data_1 <= 65376) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 33275) && (Reg_data_0 <= 65483) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) && CPU_rd_apply_dl2 ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 (Reg_addr_1 == 25)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Wea && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 21) && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 !Wea) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 52712) && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!Write && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 !Write) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Addra >= 26) && (Addra <= 27) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 !Read ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 !CPU_rd_apply_dl2 ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 5) && (Reg_addr_0 <= 11) ##1 (Addra == 42) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 (CPU_rd_addr >= 11) && (CPU_rd_addr <= 48)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 CPU_rd_apply ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Reg_data_1 >= 26849) && (Reg_data_1 <= 32408) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (CPU_rd_addr >= 22) && (CPU_rd_addr <= 48) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Reg_addr_0 >= 26) && (Reg_addr_0 <= 27) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 0)) |-> Reset);
assert property(@(posedge Clk) (!Read && (DoutaReg == 0)) |-> Reset);
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (!Reg_apply_0 && (DoutaReg == 0)) |-> Reset);
assert property(@(posedge Clk) (!Reg_apply_1 && (DoutaReg == 0)) |-> Reset);
assert property(@(posedge Clk) (Pipeline ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr == 0) && (DoutaReg == 0)) |-> Reset);
assert property(@(posedge Clk) ((DoutaReg == 0) && (StepCounter == 0)) |-> Reset);
assert property(@(posedge Clk) (Pipeline ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Addra == 0) && (DoutaReg == 0)) |-> Reset);
assert property(@(posedge Clk) ((Dina == 0) && (DoutaReg == 0)) |-> Reset);
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (DoutaReg == 0)) |-> Reset);
assert property(@(posedge Clk) ((DoutaReg == 0) && (Reg_addr_0 == 0)) |-> Reset);
assert property(@(posedge Clk) ((DoutaReg == 0) && (Reg_addr_1 == 0)) |-> Reset);
assert property(@(posedge Clk) (!CPU_rd_apply && (DoutaReg == 0)) |-> Reset);
assert property(@(posedge Clk) (Reset) |-> Reset);
assert property(@(posedge Clk) ((Reg_data_0 == 0)) |-> Reset);
assert property(@(posedge Clk) ((Douta == 0)) |-> Reset);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 !Read ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CurrentState == 1) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter >= 1) && (StepCounter <= 13) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 9) ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (Reg_apply_0 ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) (CPU_rd_apply_reg ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) (!CPU_rd_grant ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) ##2 (Reg_addr_1 == 16)) |-> Reg_next_1);
assert property(@(posedge Clk) ((Addra >= 20) && (Addra <= 31) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 19) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) ##2 (CPU_rd_addr == 31)) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_addr_1 == 2) ##1 (Reg_addr_0 == 1) ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) ##2 (Reg_addr_0 == 30)) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) ##2 (Addra == 48)) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_addr_1 == 2) ##2 (DoutaReg == 904058219)) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 (StepCounter == 2)) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_0 == 18832) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_addr == 3) && (CPU_rd_dout == 1856207325) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Douta == 381750061) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##1 (NextState == 2) ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((NextState == 2) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) ##1 (Reg_addr_1 == 6) ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 !Read) |-> Reg_next_1);
assert property(@(posedge Clk) (!CPU_rd_apply && (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) (!Wea && (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##1 Reg_apply_0 ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_0 == 63798) ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##1 (StepCounter == 1) ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) && (StepCounter == 0) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_0 == 15) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##1 Reg_apply_1 ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 CPU_rd_apply_dl2) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (CurrentState == 2) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) (!Reg_apply_0 && (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CurrentState_reg == 1) && CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (!Read ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##1 Read ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 Pipeline) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##1 CPU_rd_apply ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##1 CPU_rd_apply_dl1 ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) ##1 (CPU_rd_addr == 38) ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Addra == 34) && (CPU_rd_dout == 1856207325) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) ##1 (Addra == 38) ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) && CPU_rd_apply_dl2 ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_1 == 31800) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) (!Write && (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) (Wea ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 65483) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Write ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 !Reg_apply_0) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (NextState == 0) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##1 !CPU_rd_apply_dl2 ##1 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 55185) && (Reg_data_0 <= 65483) ##2 (CurrentState == 1) && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 16) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 17) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (Reg_apply_1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 43) ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((NextState == 1) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) (Reg_apply_0 ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 21) ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_1 >= 24313) && (Reg_data_1 <= 38774) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 22) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 25342) && (Reg_data_1 <= 39142) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 17) && (Addra <= 38) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (!Reg_apply_1 ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Addra >= 27) && (Addra <= 42) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 44) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 23) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 24) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 29) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 10) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Reg_data_0 >= 33489) && (Reg_data_0 <= 65483) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Reg_data_1 >= 32486) && (Reg_data_1 <= 65535) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Reg_data_1 >= 33937) && (Reg_data_1 <= 65535) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Reg_data_0 >= 33873) && (Reg_data_0 <= 65483) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 38568) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 26) && (CPU_rd_addr <= 43) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 !Wea) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 !Write) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Douta >= 2860800) && (Douta <= 1819766744) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) && CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Addra >= 25) && (Addra <= 37) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 !Pipeline && (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) ##1 (CPU_rd_addr == 33)) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 43559) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 CPU_rd_apply_dl1 ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) ##1 (Reg_addr_1 == 29)) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 8)) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) ##1 (Reg_addr_0 == 31)) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 CPU_rd_apply ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 13) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) ##1 Pipeline) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) ##1 !Reg_apply_1) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) ##1 (StepCounter == 5)) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 11)) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Douta >= 2860800) && (Douta <= 2093383161) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) ##1 (DoutaReg == 1504843187)) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) ##1 !CPU_rd_apply_dl2) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) && CPU_rd_apply_dl2 ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 !Reg_next_0 && (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) ##1 (Addra == 31)) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 21522) && (Reg_data_0 <= 43559) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 22911) && (Reg_data_0 <= 44149) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18742) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra == 2) && (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (Wea ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 32588) && (Reg_data_0 <= 65300) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20411) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 55185) && (Reg_data_0 <= 65483) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) && (Reg_addr_0 == 2) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 32231) && (Reg_data_0 <= 48801) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 9) ##2 1) |-> Reg_next_0);
assert property(@(posedge Clk) (Write ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (Reset ##2 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 10) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 == 30241) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) && (Reg_addr_1 == 22) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 19) && (CPU_rd_addr <= 40) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 == 40044) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr == 50) && (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (!CPU_rd_apply && (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) && Read ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((DoutaReg == 1720211917) && (StepCounter == 4) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 14349) && (Reg_data_1 <= 27584) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 12768) && (Reg_data_1 <= 24995) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 14) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 1) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (Read ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 21) && (Addra <= 41) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 40) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 27297) && (Reg_data_0 <= 40728) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 40) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 !Reg_next_0 ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 38690) && (Reg_data_0 <= 50453) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##3 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1184650125) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 31942) && (Reg_data_1 <= 65376) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 12) ##4 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 22) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (Reg_data_0 >= 11847) && (Reg_data_0 <= 40959) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (Addra >= 14) && (Addra <= 18) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 50) && (CPU_rd_addr <= 58) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 !Pipeline ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 CPU_rd_apply_dl2 ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 31) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 14784) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 Reg_apply_1 ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21408) ##1 CPU_rd_apply_dl1 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12873) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 22) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 16) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) (!Reg_next_1 && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 14722) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 2) ##2 (NextState >= 1) && (NextState <= 2) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Douta >= 1346934688) && (Douta <= 2064493046) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33316) ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 28) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr >= 24) && (CPU_rd_addr <= 37) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 20) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (!Reg_apply_1 ##2 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 53575) && (Reg_data_0 <= 65483) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 28) ##3 (CurrentState == 0) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Douta >= 1346934688) && (Douta <= 1967622122) ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 21) && (Reg_addr_1 <= 31) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 13) && (Addra <= 25) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 2) ##4 !CPU_rd_apply_dl1 && (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##4 !Wea && (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##4 (CPU_rd_dout == 1647229892) && (NextState == 0)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##4 !Write && (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 54868) && (Reg_data_0 <= 65483) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 16) ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 2) ##2 (NextState == 2) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##4 !CPU_rd_apply && (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##4 (CPU_rd_dout == 1647229892) && CPU_rd_apply_dl2) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##4 (CPU_rd_dout == 1647229892) && Reg_apply_1) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((NextState == 2) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 32823) && (Reg_data_0 <= 65173) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##2 (StepCounter == 0) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CurrentState == 0) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65173) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##2 !Read ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 11) && (CPU_rd_addr <= 26) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) (!CPU_rd_apply ##3 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((NextState == 0) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 12) && (Reg_addr_1 <= 20) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 2) ##1 (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 !Pipeline ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##1 !Reg_apply_0 ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 20) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) && CPU_rd_apply_dl2 ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (StepCounter >= 0) && (StepCounter <= 1) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CurrentState == 1) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Addra >= 0) && (Addra <= 27) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 28) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra >= 13) && (Addra <= 28) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 15117) && (Reg_data_0 <= 31980) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Reg_data_0 >= 29431) && (Reg_data_0 <= 47912) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 21520) && (Reg_data_1 <= 42776) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 29) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 65483) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Addra >= 0) && (Addra <= 20) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65295) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 52335) && (Reg_data_0 <= 65173) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 49137) && (Reg_data_0 <= 65173) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 Reg_apply_0 ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 6) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 50392) && (Reg_data_1 <= 65295) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 13) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 49329) && (Reg_data_0 <= 65483) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##2 (Reg_data_1 >= 33587) && (Reg_data_1 <= 65113) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Reg_addr_0 >= 13) && (Reg_addr_0 <= 31) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 4) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 10) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) (Write ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) (Wea ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##2 (Reg_data_1 >= 46615) && (Reg_data_1 <= 65113) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##2 (Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##2 (Addra >= 18) && (Addra <= 40) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##2 Reg_apply_0 ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 27) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 3) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##1 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##2 (Reg_data_1 >= 44027) && (Reg_data_1 <= 65113) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (StepCounter == 0) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) && Read) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) && (StepCounter == 1)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra == 19) && (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 == 30869)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 CPU_rd_apply ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Douta == 1962623465)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 CPU_rd_apply_dl1 ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) && (Reg_addr_0 == 17)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 == 51735)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr == 19) && (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) && (Reg_addr_1 == 8)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65295) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (CPU_rd_addr >= 15) && (CPU_rd_addr <= 27) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##2 (Addra >= 30) && (Addra <= 63) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (CPU_rd_addr >= 16) && (CPU_rd_addr <= 25) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr >= 26) && (CPU_rd_addr <= 42) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((NextState == 1) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 40) && (StepCounter == 2) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##3 (CurrentState == 0) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Addra >= 16) && (Addra <= 25) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 12443) && (Reg_data_1 <= 24839) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra >= 50) && (Addra <= 63) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Reg_data_0 >= 38786) && (Reg_data_0 <= 52667) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 32823) && (Reg_data_0 <= 65173) ##3 (CurrentState == 0) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 12185) && (Reg_data_0 <= 23469) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 19) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Reg_data_0 >= 40950) && (Reg_data_0 <= 53944) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((StepCounter == 2) ##3 (Reg_data_1 >= 225) && (Reg_data_1 <= 32723) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_addr_1 >= 19) && (Reg_addr_1 <= 25) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 20967) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 44) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 53277) ##4 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra >= 38) && (Addra <= 49) ##2 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra >= 17) && (Addra <= 38) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21408) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 28) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 17) && (Addra <= 37) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 45) && (Addra <= 63) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 17804) ##1 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 26) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2041337843) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Addra >= 39) && (Addra <= 63) ##3 (CPU_rd_dout == 1647229892)) |-> (Douta >= 1788252629) && (Douta <= 1989433325));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 20016) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 17804) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (!Pipeline ##1 (CPU_rd_dout == 1856207325) && (Reg_addr_1 == 2) ##2 1) |-> Reg_next_1);
assert property(@(posedge Clk) ((Reg_data_1 >= 19259) && (Reg_data_1 <= 36412) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) ##2 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##1 !Pipeline ##1 (DoutaReg == 1720211917) ##1 1) |-> Reg_next_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((NextState == 2) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 14)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 33512)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 23627)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1184650125)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 26)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply_dl1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 62) && (CPU_rd_addr <= 63)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 1804544) && (Douta <= 2145510399) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 2145510399) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 20) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 2145510399) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((NextState == 2) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 1804544) && (Douta <= 2145510399) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 28) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 30) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 44) && (Addra <= 63) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 16) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 39) && (Addra <= 63) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 32485) && (Reg_data_0 <= 65483) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##3 (CPU_rd_addr == 40) ##1 !CPU_rd_grant) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 31) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Dina >= 0) && (Dina <= 377350176)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (NextState >= 0) && (NextState <= 1) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Douta >= 1804544) && (Douta <= 1920551396) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((DoutaReg >= 1610108351) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 1804544) && (Douta <= 1920551396) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CurrentState == 2) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 403) && (Reg_data_1 <= 30248) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 403) && (Reg_data_1 <= 32659) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 384) && (Reg_data_1 <= 33296) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 225) && (Reg_data_1 <= 33296) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 20524) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 38) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 34234) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 1413252520) && (Douta <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_0 == 53134) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) (Reset) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 30) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 == 3995) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((CPU_rd_addr == 40) && (Reg_addr_1 == 2) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Douta == 2145510399) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 31) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_0 == 5095) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_data_0 == 63905) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_data_1 == 2466) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_data_1 == 54376) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_data_1 == 9276) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Douta == 2143512575) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_data_0 == 55269) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_data_1 == 28191) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Reg_data_0 == 45890) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 12) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 92) && (Reg_data_1 <= 33796) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 20315) && (Reg_data_0 <= 42813) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (StepCounter == 3)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 >= 225) && (Reg_data_1 <= 33316) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (CPU_rd_addr == 40) ##1 !CPU_rd_grant) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((CPU_rd_addr >= 16) && (CPU_rd_addr <= 38) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 33) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 20315) && (Reg_data_0 <= 42813) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (StepCounter == 2) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 22) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 23719) && (Reg_data_1 <= 43233) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 16) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 15117) && (Reg_data_0 <= 31980) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 25) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 25) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 17) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) && (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 25659) && (Reg_data_0 <= 38286) ##1 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 45) && (Addra <= 63) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl2) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) && (Reg_data_0 >= 0) && (Reg_data_0 <= 31317) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 12763) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) && (Reg_data_0 >= 0) && (Reg_data_0 <= 14212) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 CPU_rd_apply) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##3 (CPU_rd_addr == 40) ##1 !CPU_rd_grant) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 !Reg_apply_1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) ##1 (Reg_addr_0 == 6) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) && CPU_rd_apply ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) && (Reg_data_0 >= 0) && (Reg_data_0 <= 23469) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) ##1 (Addra == 6) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 32408) && (Reg_data_1 <= 47530) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 884809065) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Dina >= 1310461025) && (Dina <= 1770172414) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Dina >= 687666353) && (Dina <= 1770172414) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 63) && (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 63)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 1775266259) && (Douta <= 1987706860) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra == 12) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 12)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_dout == 354526506) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 12)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 1172674443) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 1310409116) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout == 354526506)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr == 58) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 38) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_0 == 12) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Dina >= 1095968966) && (Dina <= 1770172414) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 58437) && (Reg_data_0 <= 65483) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 == 18) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 10) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 12185) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 18) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 == 50453) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta == 1995812333) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 == 14784) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Dina == 1995862786) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 63)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 10)) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 54793) && (Reg_data_0 <= 65483) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 55185) && (Reg_data_0 <= 65483) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 1346934688) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 15) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 30959) && (Reg_data_1 <= 43233) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 15117) && (Reg_data_0 <= 31980) ##3 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reset ##3 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) (Reset ##4 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) (Reset ##2 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (!Pipeline ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) && (Reg_data_1 >= 43015) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) && (Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 51909) && (Reg_data_0 <= 65483) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##3 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 48751) && (Reg_data_0 <= 65483) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##1 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 18) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 2145510399) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 2145510399) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_1 >= 32408) && (Reg_data_1 <= 43968) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 18) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 46604) && (Reg_data_0 <= 65483) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##3 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 42) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((NextState == 1) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CurrentState == 1) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read ##2 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (NextState == 1)) |-> Write);
assert property(@(posedge Clk) ((CurrentState == 1) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 22)) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (DoutaReg == 2860800)) |-> Write);
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 20) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1) ##2 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 26)) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Pipeline ##1 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 2) ##1 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 26)) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1) ##2 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1) ##2 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (NextState == 1) ##1 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (NextState == 1)) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_next_0 ##1 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (DoutaReg == 2860800)) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 2) ##1 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 22)) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState == 1) ##1 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 21) ##1 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read ##2 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11) ##2 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0 ##2 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (NextState == 1) ##1 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 26)) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Pipeline) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 18) ##1 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 18) ##1 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 2860800) ##1 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 21) ##1 1) |-> Wea);
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) ##2 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Pipeline) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState == 1)) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57) ##2 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1) ##2 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1) ##2 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 26)) |-> Wea);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1) ##2 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Read ##1 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Read ##1 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11) ##2 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 2860800) ##1 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 18) ##1 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState == 1)) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1) ##2 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1) ##2 1) |-> Write);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57) ##2 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Pipeline ##1 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0 ##2 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState == 1) ##1 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 18) ##1 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_next_0 ##1 1) |-> Write);
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 Reg_next_0 ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 1413252520) && (Douta <= 2145510399) ##2 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 CPU_rd_apply ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 1413252520) && (Douta <= 2143512575) ##2 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 15) && (Addra <= 30) && (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 32832) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Douta >= 1427493290) && (Douta <= 2145510399) ##2 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 CPU_rd_apply_dl1 ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31) && (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##3 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 29) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##3 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 9)) |-> Write);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (NextState >= 0) && (NextState <= 1) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 23) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reg_apply_1 ##2 (Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##1 1) |-> (DoutaReg >= 1392994214) && (DoutaReg <= 2013391344));
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 12)) |-> Write);
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 12)) |-> Wea);
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 9)) |-> Wea);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 Reg_apply_0 ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 19) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 29) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 28) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 7) ##2 1) |-> Write);
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 11) ##1 1) |-> Wea);
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1887582177) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 8) ##1 1) |-> Write);
assert property(@(posedge Clk) ((CurrentState == 1) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 13) && (Addra <= 27) && (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 11) ##1 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 10) ##2 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 8) ##1 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 10) ##2 1) |-> Wea);
assert property(@(posedge Clk) ((StepCounter == 7) ##2 1) |-> Wea);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 13) && (Addra <= 27) && (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) (!Write ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (!Wea ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (Reg_data_0 >= 32414) && (Reg_data_0 <= 47912) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) && (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (CurrentState == 1) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 1427493290) && (Douta <= 2145510399) ##3 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) && (Reg_data_1 >= 42352) && (Reg_data_1 <= 65113) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 !CPU_rd_apply_dl2 ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 1379788196) && (Douta <= 2008490991) ##3 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) && (DoutaReg >= 0) && (DoutaReg <= 2145510399) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) && (Reg_data_1 >= 42352) && (Reg_data_1 <= 65113) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 30698) && (Reg_data_0 <= 33873) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Douta >= 1258345366) && (Douta <= 1767182802) ##3 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 30698) && (Reg_data_0 <= 33873) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (Addra >= 0) && (Addra <= 22) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) && (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 14) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 48667) && (Reg_data_1 <= 53062) && Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Douta >= 1356896161) && (Douta <= 1920551396) ##3 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_1 == 30)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 21) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) && (Reg_data_1 >= 34944) && (Reg_data_1 <= 65113) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (CurrentState_reg == 1) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (Reg_data_1 >= 36597) && (Reg_data_1 <= 51215) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 11) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 14) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 11) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 !Reg_apply_1 ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((NextState == 1) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) && (Reg_data_1 >= 34944) && (Reg_data_1 <= 65113) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (DoutaReg == 1504843187)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_addr == 20)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 53) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (NextState == 1) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) && (CurrentState_reg == 1) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 12) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (!Reg_apply_1 ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 13) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) && (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (Addra >= 14) && (Addra <= 29) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 34043) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) (!Reg_next_1 ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((NextState == 1) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CurrentState == 2) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 21) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 53) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 34043) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_addr_1 == 18) && (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra == 12) && (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (Reg_data_0 >= 32414) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 14) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) && (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 22) && (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((DoutaReg == 1875245535) && (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 == 12) && (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (Addra >= 0) && (Addra <= 31) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout == 354526506) && (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) && (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Reg_addr_0 == 31) && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 22) && (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 == 1157) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) && (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Douta == 1504843187) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr == 58) && (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 == 50621) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 40) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Dina == 1504844344) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) && (CurrentState == 1) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 == 50453)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra == 31) && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) && (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Dina == 1995862786)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 24) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 14784)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta == 1995812333)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 29) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl1 ##2 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl2 ##2 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 (Reg_addr_1 == 14)) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 Reg_apply_1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 Reg_apply_1) |-> Wea);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##1 CPU_rd_apply ##2 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##2 CPU_rd_apply_dl2 ##1 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##2 !CPU_rd_apply ##1 1) |-> Write);
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl2 ##2 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 !CPU_rd_apply_dl2) |-> Wea);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) && Reg_apply_0 ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 11946) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##1 !Reg_apply_1 ##2 1) |-> Wea);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) && (Reg_data_0 >= 54486) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##2 (CurrentState == 1) && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##2 !CPU_rd_apply_dl1 ##1 1) |-> Wea);
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344) ##2 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##2 !CPU_rd_apply_dl1 ##1 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##1 CPU_rd_apply ##2 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##2 !CPU_rd_apply ##1 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##2 Reg_apply_1 ##1 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##2 Reg_apply_1 ##1 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##1 !Reg_apply_1 ##2 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 !CPU_rd_apply_dl2) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##3 (Reg_addr_1 == 14)) |-> Wea);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl1 ##2 1) |-> Wea);
assert property(@(posedge Clk) (Reset ##2 1) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) ##2 CPU_rd_apply_dl2 ##1 1) |-> Write);
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 2145510399) ##2 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (CPU_rd_addr >= 30) && (CPU_rd_addr <= 47) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (Reg_addr_0 == 6) && (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 13) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) && (CurrentState >= 0) && (CurrentState <= 1) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) && (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 22) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1887582177) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##3 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (Reg_addr_0 == 6) && (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) && CPU_rd_apply ##3 1) |-> Wea);
assert property(@(posedge Clk) ((CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) && CPU_rd_apply ##3 1) |-> Write);
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (Addra == 6) && (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (Addra == 6) && (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 33275) && (Reg_data_0 <= 35724) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 37060) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Addra >= 0) && (Addra <= 19) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##3 (CurrentState == 1) && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344) ##3 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra >= 50) && (Addra <= 63) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 !Reg_next_1 ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##3 (CurrentState == 1) && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 33275) && (Reg_data_0 <= 35724) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 2145510399) ##3 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 37060) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (!Reg_apply_1 ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (NextState == 1) && (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) && (Reg_data_1 >= 20900) && (Reg_data_1 <= 42776) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) && (NextState >= 0) && (NextState <= 1) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 39) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6) && CPU_rd_apply_dl2) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) && (NextState == 1) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (CurrentState_reg == 1) && (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (CurrentState >= 0) && (CurrentState <= 1) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (CurrentState == 1) && (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 26) && (Addra <= 43) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Douta >= 1356896161) && (Douta <= 2036302322) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 33316) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 518120765) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 30) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!CPU_rd_apply && (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 21) && (Addra <= 42) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 63) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 16) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 57439) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 19888) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 51074) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20016) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 42729) && (Reg_data_0 <= 65300) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 34043) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 7605) ##4 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_1 >= 32972) && (Reg_data_1 <= 65376) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 888075113) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 42186) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 810437984) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##2 (Addra == 42) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 8) && (Reg_addr_1 <= 15) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 17592) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 19) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1504843187)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Addra >= 0) && (Addra <= 18) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 32549) && (Reg_data_0 <= 65300) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 51829) && (Reg_data_1 <= 65535) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((NextState == 2) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Douta >= 1440102827) && (Douta <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14008) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_1 >= 32659) && (Reg_data_1 <= 65400) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 14349) && (Reg_data_1 <= 27584) ##3 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12105) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (DoutaReg >= 2860800) && (DoutaReg <= 1791280597) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((StepCounter == 8) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((DoutaReg >= 1396581798) && (DoutaReg <= 2119359484) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Douta >= 1483042736) && (Douta <= 1887562209) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((StepCounter == 8)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 11946) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 52273) && (Reg_data_1 <= 65535) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 39) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((StepCounter == 9)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 22) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##3 1) |-> Write);
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 10) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Reg_apply_0 && (StepCounter >= 5) && (StepCounter <= 6) ##4 1) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 == 9023) ##3 1) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 == 40059) ##3 1) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_data_0 == 2557) ##4 1) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) (CPU_rd_apply ##3 !CPU_rd_apply ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 5) ##3 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 1791280597) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##3 1) |-> Wea);
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 20) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 == 38690) ##3 1) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_0 == 36551) ##3 1) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 18) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (CPU_rd_apply ##3 !CPU_rd_apply_dl1 ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((DoutaReg >= 1351011745) && (DoutaReg <= 1960602089) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 2) && (CPU_rd_addr <= 31) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 == 10798) ##3 1) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 25) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (!Reg_next_0 ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 49) && (CPU_rd_addr <= 63) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra >= 36) && (Addra <= 49) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_1 >= 36088) && (Reg_data_1 <= 51215) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 15362) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) && (Reg_data_1 >= 25645) && (Reg_data_1 <= 40044) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 33) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 12) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 50) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 20) && (Reg_addr_1 <= 24) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (!Reg_apply_1 ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (Reset) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((StepCounter == 7)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 6) ##4 (CPU_rd_dout == 1184650125)) |-> (Reg_data_1 >= 12443) && (Reg_data_1 <= 24839));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 16) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 9) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 42) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 1) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) && (Reg_data_1 >= 38568) && (Reg_data_1 <= 53179) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 30698) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 28) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 38690)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 == 10798)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 18) && (Reg_addr_1 <= 23) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 2470)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31563) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 29) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 == 44860)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 20) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 == 16044)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && CPU_rd_apply_dl2 ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((StepCounter == 11)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##3 (CPU_rd_addr == 40) ##1 !CPU_rd_grant) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4));
assert property(@(posedge Clk) ((NextState == 2) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (DoutaReg >= 183252245) && (DoutaReg <= 1628727234) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) && (Reg_data_1 >= 23719) && (Reg_data_1 <= 44167) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 18) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 7) && (Reg_addr_1 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 16) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_0 >= 21819) && (Reg_data_0 <= 43073) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 15) && (CPU_rd_addr <= 27) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 16) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta == 1258789782)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (CPU_rd_addr >= 6) && (CPU_rd_addr <= 29) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((DoutaReg >= 1708726219) && (DoutaReg <= 1887582177) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 == 18216)) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 17993) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 22) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1647242692) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CurrentState == 2) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 39) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1708726219) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 327105830) && (Douta <= 1467765166) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_1 >= 34533) && (Reg_data_1 <= 50799) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 12443) && (Reg_data_1 <= 24995) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 9) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (Addra == 6) && (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 (Reg_addr_1 == 0)) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) && CPU_rd_apply_dl1 ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 12) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 39770) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 5) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 CPU_rd_apply_dl2) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 CPU_rd_apply_dl1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (Reg_addr_0 == 6) && (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_1 >= 12) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 CPU_rd_apply) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr >= 11) && (CPU_rd_addr <= 19) && (Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 20) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (Reg_next_1 ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) && (Reg_data_1 >= 24836) && (Reg_data_1 <= 45250) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((NextState == 2) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) && CPU_rd_apply ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 5) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 32) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((StepCounter == 10) ##1 1) |-> (CPU_rd_addr >= 39) && (CPU_rd_addr <= 50));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) && Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 54) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (!CPU_rd_grant ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 19888) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 1) && (CPU_rd_addr <= 21) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 >= 391) && (Reg_data_0 <= 65173) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 19) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 27) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 32588) && (Reg_data_0 <= 65348) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_0 >= 20878) && (Reg_data_0 <= 42383) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_1 >= 21) && (Reg_addr_1 <= 31) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 56) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 33) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 32414) && (Reg_data_0 <= 65348) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 30) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 63) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 12) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 24) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##1 (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 14) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply_reg ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 23719) && (Reg_data_1 <= 43968) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 28) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 == 21) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 38) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 45) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 1775266259) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 == 5) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 == 45717)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra == 53) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Douta == 115043085)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra == 58) && (CPU_rd_addr == 21)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 2118510588) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 == 52603)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 == 22282)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 == 23864)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 == 57100)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_dout == 60247303) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 38908) && (Reg_data_1 <= 52103) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Dina == 115100185)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr == 32) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((DoutaReg == 115043085) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 31708) && (Reg_data_1 <= 43233) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_1 == 29) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra == 37) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 65483) ##3 (CurrentState == 1) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 == 46439)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_0 == 49170)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra == 61) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 == 53274)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 == 60028)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 1889897953) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 2064493046) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 1791280597) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra == 58) && Reg_apply_0 && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (!CPU_rd_apply && (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (!CPU_rd_grant && (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 == 38060)) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra == 58) && CPU_rd_apply_reg && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1919547876) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 92) && (Reg_data_1 <= 32206) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 45) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CurrentState == 2) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 17993) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 10) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 25342) && (Reg_data_1 <= 38943) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 41260) && (Reg_data_0 <= 53994) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((NextState == 1) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 55185) && (Reg_data_0 <= 65483) ##3 (CurrentState == 1) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 33873) && (Reg_data_0 <= 43445) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1765367250) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 21) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33206) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply_dl2 && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 49) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Douta >= 1767713234) && (Douta <= 1975037419) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply_dl1 && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31797) && (Reg_data_0 <= 48166) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((NextState == 2) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Douta >= 1765367250) && (Douta <= 1920551396) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 19319) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 45) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##3 Reg_apply_1 ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 33873) && (Reg_data_0 <= 48801) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 32832) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 30698) && (Reg_data_0 <= 46604) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 19888) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 52) ##1 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((StepCounter >= 0) && (StepCounter <= 2) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1832917466) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 43) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta >= 1310409116) && (Douta <= 1951532520) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Addra >= 27) && (Addra <= 61) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (!CPU_rd_grant ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra >= 22) && (Addra <= 42) ##2 (StepCounter == 6)) |-> (Douta >= 1424843689) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Addra >= 29) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Addra >= 15) && (Addra <= 24) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_0 >= 42813) && (Reg_data_0 <= 65483) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21313) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21408) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply_reg ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra >= 36) && (Addra <= 49) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 14604) && (Reg_data_1 <= 29438) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 19) && (Reg_addr_1 <= 31) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 27485) && (Reg_data_1 <= 40735) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31563) && (Reg_data_0 <= 44876) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 28) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Douta >= 1440102827) && (Douta <= 2145510399) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_1 >= 34533) && (Reg_data_1 <= 65376) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 >= 24500) && (Reg_data_1 <= 37971) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 12) && (Reg_addr_0 <= 17) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Douta >= 1356896161) && (Douta <= 1952072680) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 CPU_rd_apply_dl1 ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 273917728) && (CPU_rd_dout <= 1537256375) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 29) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 CPU_rd_apply ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2031877618) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 12) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (Reg_apply_1 ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) && (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 29) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 50) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 17) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (!CPU_rd_apply && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15583) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 == 21)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 22) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 51) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 26) && (Addra <= 43) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1875245535) && (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1647302848) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra == 25)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 20754) && (Reg_data_1 <= 42292) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1887582177) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CPU_rd_dout == 1765367250)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 == 24)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg == 1887582177)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 == 12)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 2145510399) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Addra >= 10) && (Addra <= 21) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (!Wea ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1795385302) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((DoutaReg >= 36642564) && (DoutaReg <= 2145510399) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (DoutaReg == 1504843187)) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_1 == 9)) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Addra >= 27) && (Addra <= 61) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1708756060) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 16) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 8) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((DoutaReg >= 36642564) && (DoutaReg <= 1854079965) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (!Write ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) && (Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_1 == 30)) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1919593323) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 38772) && (Reg_data_1 <= 52273) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Douta == 1504843187) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 19) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1765367250) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr == 62) && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 == 31) && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_0 == 33275) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 21) && (Addra <= 42) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 == 50621) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 63) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 16) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_0 == 1157) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2145510399) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra == 31) && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 50069) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Dina == 1504844344) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 20524) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (CPU_rd_addr >= 22) && (CPU_rd_addr <= 33) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31563) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14349) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 == 11) && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 32671) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 17) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) && CPU_rd_apply_dl2 ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Douta >= 1440102827) && (Douta <= 2145510399) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 !Reg_apply_1 ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 21) && (Reg_addr_0 <= 25) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 52273) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 37732) && (Reg_data_1 <= 51829) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2031877618) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) && (Reg_data_1 >= 20961) && (Reg_data_1 <= 40702) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 16) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 19) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Douta >= 1427493290) && (Douta <= 2145510399) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 34234) && (Reg_data_1 <= 65535) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta >= 3181824) && (Douta <= 1887794145) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 26849) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 12) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && CPU_rd_apply_dl2) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 28) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta >= 1413252520) && (Douta <= 2143512575) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (Reg_addr_0 == 6) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Douta == 1258345366) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_0 == 27) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (Reg_addr_0 == 14)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 CPU_rd_apply) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra == 1) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr == 48) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (CPU_rd_addr == 55)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (CPU_rd_addr == 21)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (CPU_rd_addr == 9)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (Reg_addr_1 == 2)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Dina == 1258395577) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 21314) && (Reg_data_0 <= 43073) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) && CPU_rd_apply_dl1 ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 !Reg_apply_1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1657981893) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra == 26) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 == 25) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (Reg_addr_1 == 22)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (DoutaReg == 1504843187)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 CPU_rd_apply_dl1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (Reg_apply_0 ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_0 >= 22) && (Reg_data_0 <= 33047) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_0 >= 22) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 == 50211) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (!Reg_apply_1 ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) && CPU_rd_apply_dl2 ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 == 21132) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra == 27) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) && CPU_rd_apply ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 29) ##1 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 58)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 28) ##1 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1504843187) ##1 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 31)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) (Reg_apply_0 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && CPU_rd_apply_dl1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 21) ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 == 11) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Addra >= 0) && (Addra <= 11) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 == 2646) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 20) ##1 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Douta >= 1413252520) && (Douta <= 2145510399) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 20) ##1 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 == 32408) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_1 >= 46451) && (Reg_data_1 <= 56663) ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 21996) && (Reg_data_0 <= 65300) ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 10)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 CPU_rd_apply_dl1 ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CPU_rd_addr == 57) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 CPU_rd_apply_dl2) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 62509) && (Reg_data_0 <= 65300) ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && (CurrentState_reg == 1)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((DoutaReg >= 345134377) && (DoutaReg <= 1595324862) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 12763) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra >= 18) && (Addra <= 20) ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_0 == 1) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (Reg_addr_0 == 9)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 == 51074) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && (Reg_addr_1 == 1)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 28) ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Douta >= 3181824) && (Douta <= 2118510588) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState_reg == 1) ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_1 >= 46451) && (Reg_data_1 <= 47975) ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (Addra == 6) && (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (Reg_addr_1 == 3)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 CPU_rd_apply ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 52712) && (Reg_data_0 <= 65300) ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && CPU_rd_apply) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 58)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && Reg_apply_1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1920551396) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg >= 2860800) && (DoutaReg <= 1875245535) ##1 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (DoutaReg == 2050941940)) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 11) ##1 (CPU_rd_addr == 12)) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1887582177) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_0 == 6) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 12) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 12185) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((Reg_data_1 == 11645) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 14784) && (Reg_data_1 <= 64442) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 32961) && (Reg_data_1 <= 43968) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##3 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_0 >= 50453) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 30) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 12) ##2 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 0) ##2 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 20) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CurrentState == 1) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 29375) ##2 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((NextState == 1) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CPU_rd_addr == 11) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_0 >= 496) && (Reg_data_0 <= 31980) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_1 >= 37393) && (Reg_data_1 <= 65376) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 29) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 18640) && (Reg_data_1 <= 40044) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 2646) && (Reg_data_1 <= 29375) ##2 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_1 >= 1339) && (Reg_data_1 <= 65376) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Douta >= 1440102827) && (Douta <= 2145510399) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 7) ##3 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_1 >= 35443) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (CPU_rd_addr >= 21) && (CPU_rd_addr <= 37) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 17) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 == 25831) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_0 >= 23955) && (Reg_data_0 <= 44149) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2143512575) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CurrentState_reg == 1) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState_reg == 1) ##2 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_1 >= 35443) && (Reg_data_1 <= 65400) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg >= 502669115) && (DoutaReg <= 1875245535) ##2 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((DoutaReg >= 502669115) && (DoutaReg <= 1875245535) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 18640) && (Reg_data_1 <= 35107) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##3 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_1 >= 36088) && (Reg_data_1 <= 50874) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra >= 6) && (Addra <= 31) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra >= 6) && (Addra <= 12) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra == 6) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (Reset) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) && (Reg_data_1 >= 106) && (Reg_data_1 <= 21389) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 64442) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (CPU_rd_addr == 60) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Douta == 1887582177) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9) ##2 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 19) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 CPU_rd_apply_dl2 ##2 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) && (Reg_data_1 >= 106) && (Reg_data_1 <= 11769) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr == 53) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 == 14604) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 10) ##2 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) ##2 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12) ##2 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 10) ##2 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1504843187) ##2 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Douta >= 3181824) && (Douta <= 1789018069) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 == 26754) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 24) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_0 >= 22) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Addra >= 13) && (Addra <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) && (Reg_data_1 >= 106) && (Reg_data_1 <= 12956) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 == 42531) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 273917728) && (CPU_rd_dout <= 1418315177) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 >= 21408) && (Reg_data_0 <= 43559) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra == 7) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_0 == 25435) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 12) ##2 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 == 23) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_0 == 37321) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 == 7) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_0 == 10693) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 21) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (CPU_rd_addr >= 59) && (CPU_rd_addr <= 60) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 1) && (Addra <= 12) ##2 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CPU_rd_addr == 45) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_0 == 1902) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Dina == 1887607612) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 == 61424) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((DoutaReg == 1887582177) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 23) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_dout == 1765367250) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 == 14) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Douta == 894090602) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_dout == 1172674443) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (CPU_rd_addr == 45)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (Reg_addr_1 == 23)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (DoutaReg == 1625409473)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_1 == 3) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Dina == 894102449) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_1 == 8) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Addra == 52) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra == 14) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_0 == 18) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_1 >= 18371) && (Reg_data_1 <= 35868) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 19) && (Reg_addr_1 <= 25) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_addr == 52) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) (!CPU_rd_apply_reg ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 25738) && (Reg_data_1 <= 42292) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_dout == 1418315177) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Douta >= 1423720361) && (Douta <= 2145510399) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_0 == 14) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_addr == 34) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((CPU_rd_addr == 55) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 11847) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 39548) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (Reg_addr_0 == 4)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 == 3) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Douta >= 1804544) && (Douta <= 2134161918) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra == 14) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_0 == 2) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 21) && (Reg_addr_1 <= 22) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_grant ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Addra == 34) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_1 == 16) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr == 55) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (Addra == 38)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (CPU_rd_dout == 1657981893)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (DoutaReg == 1246438292)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (CPU_rd_addr == 38)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) && (Reg_data_0 >= 203) && (Reg_data_0 <= 33047) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (Reg_addr_1 == 29)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (NextState == 2)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (Addra == 45)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 !Write && (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) && (Reg_addr_1 == 18) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_1 == 2) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr == 22) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_1 == 22) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr == 11) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_data_0 == 50211) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr == 9) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState == 0) && (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 Write) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) (Reg_apply_1 ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta == 1258345366) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##4 (NextState == 0)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 == 18) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##2 !Reg_next_0 ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##1 CPU_rd_apply ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##2 !Pipeline ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Dina == 0) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_dout == 1418315177) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##4 (CurrentState == 0)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && !Wea && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_addr == 35) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_addr_1 == 22) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##2 !Read ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 49860) && (Reg_data_1 <= 65400) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Dina == 2913512) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 56663) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 48) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 !Reg_apply_1 && (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##2 Pipeline ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Dina == 1258395577) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_1 == 10) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 1) && (StepCounter <= 2) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 Wea) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 !Wea && (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_0 == 52712) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && !Write && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 >= 33275) && (Reg_data_0 <= 57008) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 Read ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Addra == 10) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CPU_rd_addr == 61) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 31) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((StepCounter == 5) && Reg_apply_0 ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 Read ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 2) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !Reg_apply_0 ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) && (Reg_data_0 >= 28072) && (Reg_data_0 <= 45050) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 Reg_apply_1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (StepCounter == 1) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##2 CPU_rd_apply ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Addra == 27) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (StepCounter == 0) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 18857) && (Reg_data_1 <= 36188) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 8) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr == 11) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##2 CPU_rd_apply_dl1 ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 == 26) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_0 == 7) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) && CPU_rd_apply ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_addr == 48) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) && (NextState == 0) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_1 >= 18371) && (Reg_data_1 <= 35868) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (CPU_rd_addr >= 23) && (CPU_rd_addr <= 43) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Addra == 48) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CurrentState == 0) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra == 26) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && !Reg_apply_1 && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 !Pipeline) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2143512575) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_1 == 14) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##1 CPU_rd_apply_dl1 ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_0 == 20) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 == 7) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 59) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_data_1 >= 42531) && (Reg_data_1 <= 44860) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 CPU_rd_apply) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Addra == 18) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_dout == 1172674443) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_0 == 27) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (DoutaReg == 2860800) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_0 == 18) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 CPU_rd_apply_dl2) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Addra == 35) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 CPU_rd_apply_dl1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra == 7) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (NextState == 0) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Addra == 61) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Douta == 2860800) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr == 10) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##2 CPU_rd_apply_dl2 ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 (StepCounter == 3)) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 11) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##2 (StepCounter == 2) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Addra == 7) ##2 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##1 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 == 32408) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##1 !Read ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) && (StepCounter == 0) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) && (Reg_data_1 >= 106) && (Reg_data_1 <= 30031) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 == 25) && (StepCounter >= 8) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) && Reg_apply_1 ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_0 == 27) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (CurrentState == 0) && Reg_apply_0) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 19772) && (Reg_data_1 <= 41613) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 Read) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 22) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) && (Reg_data_1 >= 36088) && (Reg_data_1 <= 50377) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 50059) && (Reg_data_0 <= 64361) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##1 (Dina == 0) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21314) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 49329) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (!Reg_apply_0 ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_0 == 7) ##1 Reg_apply_0) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Reg_addr_0 == 14)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##3 !Wea ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Addra == 61)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (StepCounter == 2)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 Reg_apply_1 ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (StepCounter == 0) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) && (Reg_data_0 >= 19870) && (Reg_data_0 <= 42168) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CurrentState == 2) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (NextState == 0) && Reg_apply_0) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 !Reg_apply_0 ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Addra >= 17) && (Addra <= 32) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_1 >= 50621) && (Reg_data_1 <= 65376) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Addra == 10) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##1 CPU_rd_apply_dl2 ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##1 Read ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CurrentState_reg == 2) ##1 (StepCounter == 1) ##2 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Addra == 14)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_data_1 >= 32961) && (Reg_data_1 <= 42531) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (StepCounter == 1)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 Pipeline) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 !CPU_rd_apply ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Addra == 62)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 !CPU_rd_apply_dl1 ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 29) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 19) && (Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Addra == 27) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_0 >= 496) && (Reg_data_0 <= 11283) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 Pipeline ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Reg_addr_1 == 3)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 46604) && (Reg_data_0 <= 57008) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_0 >= 22) && (Reg_data_0 <= 19656) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 29) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (DoutaReg == 823144290)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_1 >= 43394) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 55185) && (Reg_data_0 <= 65483) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 23469) && (Reg_data_0 <= 33047) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_data_1 >= 15723) && (Reg_data_1 <= 45496) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_0 >= 22) && (Reg_data_0 <= 16718) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Douta >= 349159721) && (Douta <= 1400421798) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_addr_1 >= 22) && (Reg_addr_1 <= 23) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##3 Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##3 !Write ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_0 == 7) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) && (Reg_data_1 >= 38174) && (Reg_data_1 <= 50874) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Reg_addr_0 == 20)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 !CPU_rd_apply_dl2) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 22) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CPU_rd_addr == 48) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 42) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_1 == 10) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 Wea) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 !Reg_apply_1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CPU_rd_addr == 10) ##1 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 (Reg_addr_0 == 3)) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##4 Write) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!Reg_next_1 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 10) ##4 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (Write ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) && (Reg_data_0 >= 27150) && (Reg_data_0 <= 40385) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 24) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_0 >= 3) && (Reg_addr_0 <= 6) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_data_0 >= 16942) && (Reg_data_0 <= 38786) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CPU_rd_addr == 35) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) (Wea ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 32) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 26) && (Reg_addr_1 <= 27) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CPU_rd_dout == 1418315177) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) (!Reg_apply_1 && (Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (Reg_apply_0 ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 21) && (Reg_addr_0 <= 25) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_0 >= 22) && (Reg_data_0 <= 12763) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 15) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_1 >= 20754) && (Reg_data_1 <= 42292) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_addr_1 == 16) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 18) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (DoutaReg == 1625409473) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_addr_0 == 10) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CPU_rd_dout == 1172674443) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Addra == 35) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CPU_rd_addr == 0) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) && (Reg_data_0 >= 23294) && (Reg_data_0 <= 43407) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_addr_0 == 22) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((CPU_rd_addr >= 2) && (CPU_rd_addr <= 23) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_1 >= 24313) && (Reg_data_1 <= 37971) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_1 >= 44167) && (Reg_data_1 <= 65376) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_1 >= 46315) && (Reg_data_1 <= 65400) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_0 >= 496) && (Reg_data_0 <= 13991) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 55313) && (Reg_data_0 <= 57008) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_data_0 >= 22) && (Reg_data_0 <= 13991) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 31893) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_addr_1 == 6) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Addra == 0) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (DoutaReg == 1246438292) ##1 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 22) && (CPU_rd_addr <= 48) && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && CPU_rd_apply) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 27) && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && CPU_rd_apply_dl1) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 26849) && (Reg_data_1 <= 32408) && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!Read && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 31346) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_data_0 >= 32706) && (Reg_data_0 <= 65244) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1) ##1 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 == 58313) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1) ##1 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 25) && (Reg_addr_0 <= 31) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_next_0) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1) ##1 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 == 1971) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (CPU_rd_addr >= 24) && (CPU_rd_addr <= 44) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra == 15) && (StepCounter == 5) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr == 14) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 2)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_addr_1 >= 22) && (Reg_addr_1 <= 24) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 !CPU_rd_apply_dl1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr == 23) && (StepCounter == 5) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 !CPU_rd_apply) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra == 59) && (StepCounter == 5) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 Reg_apply_0) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read ##1 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 18857) && (Reg_data_1 <= 36188) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 8) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_0 >= 25) && (Reg_addr_0 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr == 17) && (Reg_addr_0 == 14)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_addr_1 >= 21) && (Reg_addr_1 <= 24) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 18)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 == 15) && (StepCounter == 5) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1) ##1 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 19) && (CPU_rd_addr <= 44) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 11)) |-> Pipeline);
assert property(@(posedge Clk) ((CPU_rd_addr >= 19) && (CPU_rd_addr <= 33) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 9) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_dout == 2031877618) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 == 31646)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 == 27) && (StepCounter == 5) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Addra == 32) && (CPU_rd_addr == 17)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 821) && (Reg_data_1 <= 1971) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Addra >= 0) && (Addra <= 18) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_addr_0 >= 8) && (Reg_addr_0 <= 17) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 17) && (Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 == 3) && (StepCounter == 5) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 8)) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_0 == 4322)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_dout == 1172674443) && (StepCounter == 5) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_0 == 39832)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 == 46439)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 == 40609)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Addra >= 18) && (Addra <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 == 27247)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Pipeline) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr == 54) && (StepCounter == 5) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_1 == 38060)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr == 17) && (CPU_rd_dout == 1184650125)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Douta >= 1804544) && (Douta <= 1583937468) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 == 37254)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 4) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr == 17) && (Reg_addr_1 == 0)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr == 17) && CPU_rd_apply_dl1 && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra == 37) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 == 5) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 >= 24107) && (Reg_data_0 <= 34400) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (NextState == 1)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 19) && (CPU_rd_addr <= 23) && (StepCounter == 5) ##1 (CurrentState_reg == 2) ##3 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((DoutaReg == 1202740623) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Douta >= 1400421798) && (Douta <= 1720211917) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Dina == 1202767870)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11) ##1 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState == 1)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 21)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57) ##1 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 == 42690) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((CPU_rd_dout == 1418315177) && (StepCounter == 5) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Douta == 1202740623)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 2860800)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 18)) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 == 30881)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_0 == 25) && (StepCounter == 5) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((Reg_data_0 == 57008) ##4 1) |-> (Reg_data_1 >= 38772) && (Reg_data_1 <= 52273));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Read) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 == 25844)) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr == 17) && CPU_rd_apply && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 10) ##1 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1) ##1 1) |-> Pipeline);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1) ##1 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) && (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (NextState == 1)) |-> Pipeline);
assert property(@(posedge Clk) (Reset ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1) ##1 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 9) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read ##1 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 12) ##4 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_data_1 >= 41764) && (Reg_data_1 <= 65535) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter == 13) ##3 1) |-> Pipeline);
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11) ##1 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 18)) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1) ##1 1) |-> Pipeline);
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_data_0 >= 31892) && (Reg_data_0 <= 45088) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57) ##1 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0 ##1 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 !CPU_rd_apply) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 21)) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 2860800)) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState == 1)) |-> Pipeline);
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Read) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 2)) |-> Pipeline);
assert property(@(posedge Clk) ((CPU_rd_addr >= 46) && (CPU_rd_addr <= 53) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 !CPU_rd_apply_dl1) |-> Pipeline);
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 25342) && (Reg_data_1 <= 38943) ##3 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 2) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Addra >= 29) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 Reg_apply_0) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 18)) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 18) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_1 >= 23395) && (Reg_data_1 <= 37393) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 41613) && (Reg_data_1 <= 65400) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_addr_1 >= 21) && (Reg_addr_1 <= 31) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 23) && (Addra <= 41) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_data_0 >= 31892) && (Reg_data_0 <= 47746) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 39) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (CPU_rd_addr >= 31) && (CPU_rd_addr <= 47) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_data_1 >= 35107) && (Reg_data_1 <= 65535) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_1 >= 53912) && (Reg_data_1 <= 65089) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_data_1 >= 42531) && (Reg_data_1 <= 48549) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (Pipeline ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##1 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 22) ##2 (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 34533) && (Reg_data_1 <= 65400) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra >= 17) && (Addra <= 21) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 CPU_rd_apply ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##3 (CurrentState == 1) && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Addra >= 25) && (Addra <= 35) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (!Reg_next_0 ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (CPU_rd_addr >= 5) && (CPU_rd_addr <= 10) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 CPU_rd_apply_dl2 ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 16) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 30) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 CPU_rd_apply_dl1 ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && CPU_rd_apply_dl1 ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CurrentState == 2) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 40728) ##3 (CurrentState == 1) && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 16) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 39) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout == 1172674443) && (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 10) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 CPU_rd_apply_dl2 ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_0 >= 17) && (Reg_addr_0 <= 23) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_addr_1 >= 16) && (Reg_addr_1 <= 24) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_addr_1 >= 13) && (Reg_addr_1 <= 24) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 403) && (Reg_data_1 <= 32659) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 == 42690)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44149) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((StepCounter == 13)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 21) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 29) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) && CPU_rd_apply_dl2 ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 63) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 8)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_addr_0 >= 25) && (Reg_addr_0 <= 30) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##4 !Reg_next_1 && (StepCounter == 2)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) (Reset) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 17) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##2 (CurrentState == 0) ##2 Reg_apply_1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) (!CPU_rd_grant ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply_reg ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 20) && (Reg_addr_1 <= 24) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) && (Reg_data_0 >= 22) && (Reg_data_0 <= 32671) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 == 58313)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 225) && (Reg_data_1 <= 33296) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 30) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (Reset) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr == 54) && (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra == 15) && (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##4 (Reg_addr_0 == 19)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((StepCounter == 12)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_0 >= 13) && (Reg_addr_0 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##4 (CPU_rd_addr == 0)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 20) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 == 15) && (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 384) && (Reg_data_1 <= 33296) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter == 7)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##4 (Reg_addr_1 == 6)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_1 >= 23852) && (Reg_data_1 <= 42776) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##3 (Dina == 0) ##1 Reg_apply_1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 17) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Addra >= 25) && (Addra <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##1 Reg_apply_0 ##2 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##1 (CPU_rd_dout == 2143512575) ##2 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) (!Pipeline && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 CPU_rd_apply_dl2 ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 (CPU_rd_dout == 2143512575)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_data_0 == 57291) ##4 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 185) && (Reg_data_1 <= 9737) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (CurrentState == 2) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 33) && (CPU_rd_addr <= 34) && (CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (Addra == 50) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((StepCounter == 11) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 !Reg_apply_0 && (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && Reg_next_1 ##4 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_1 >= 23395) && (Reg_data_1 <= 43919) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (Reg_data_1 >= 31477) && (Reg_data_1 <= 46935) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 == 28) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Addra >= 37) && (Addra <= 61) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 6) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (StepCounter >= 0) && (StepCounter <= 1) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##2 (Reg_addr_0 == 11) ##2 Reg_apply_1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Addra == 39) && (CPU_rd_dout == 2143512575) ##4 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (CPU_rd_addr >= 5) && (CPU_rd_addr <= 17) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##1 (CurrentState == 0) ##2 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_addr_0 >= 18) && (Reg_addr_0 <= 22) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Douta >= 108521740) && (Douta <= 1813281752) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 65483) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (CPU_rd_addr == 10) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_1 >= 35808) && (Reg_data_1 <= 38060) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (Reg_data_0 >= 55269) && (Reg_data_0 <= 57291) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (CurrentState == 2) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Addra == 41) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (Reg_addr_1 == 18) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Addra >= 17) && (Addra <= 22) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 Pipeline) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_1 >= 51970) && (Reg_data_1 <= 65089) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_data_1 >= 42531) && (Reg_data_1 <= 50621) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##3 !Reg_apply_1 ##1 (StepCounter == 2)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 24) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 Reg_apply_1 ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Addra >= 26) && (Addra <= 41) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (CPU_rd_dout == 2143512575) && (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 (StepCounter == 2)) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##2 (Reg_addr_1 == 9) ##2 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (DoutaReg >= 1246272916) && (DoutaReg <= 1550109112) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (CPU_rd_addr == 24) && (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (CPU_rd_dout == 2143512575) ##4 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (CurrentState == 2) && (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_addr_1 >= 19) && (Reg_addr_1 <= 31) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 !Reg_apply_0 ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##2 (Addra == 24) ##2 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 !CPU_rd_apply_dl1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Douta >= 108521740) && (Douta <= 1583937468) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##1 (CPU_rd_addr == 24) ##2 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && CPU_rd_apply_dl2 ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_addr_0 == 4) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_1 >= 28) && (Reg_addr_1 <= 29) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 38) && (Addra <= 43) && (CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Addra >= 38) && (Addra <= 39) && (CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##2 (CPU_rd_dout == 2143512575) ##1 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##2 (Reg_addr_1 == 0) ##1 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (NextState == 2) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 403) && (Reg_data_1 <= 30248) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (NextState >= 1) && (NextState <= 2) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (CPU_rd_addr == 6) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##3 (Addra == 27) ##1 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 18591) && (Reg_data_1 <= 35808) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 !CPU_rd_apply) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (Reg_data_1 >= 43551) && (Reg_data_1 <= 46935) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Dina >= 1013377088) && (Dina <= 1336043418) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((NextState == 2) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter == 3) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##3 (Reg_addr_0 == 22) ##1 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##3 (CPU_rd_addr == 27) ##1 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (Reg_addr_1 == 7) ##4 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##2 (Dina == 0) ##1 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##3 !Reg_apply_1 && (StepCounter == 1) ##1 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_data_1 == 46935) ##4 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 22) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Douta >= 500183355) && (Douta <= 1583937468) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) && Reg_apply_1 ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_addr_1 == 9) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (Reg_addr_0 >= 11) && (Reg_addr_0 <= 17) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##3 (Reg_addr_1 == 0) ##1 Reg_apply_1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 12) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 38) && (Addra <= 57) && (CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_1 >= 44860) && (Reg_data_1 <= 65089) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 43) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((CPU_rd_addr >= 33) && (CPU_rd_addr <= 43) && (CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_data_0 >= 27847) && (Reg_data_0 <= 39993) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 !Read) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##2 (StepCounter == 1) ##1 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 38568) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##2 Read ##1 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (CurrentState >= 1) && (CurrentState <= 2) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_1 >= 21) && (Reg_addr_1 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_data_1 >= 37377) && (Reg_data_1 <= 62972) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##1 (Reg_addr_0 == 11) ##2 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (Reg_addr_0 == 17) ##4 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 51829) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 4) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_data_1 >= 2596) && (Reg_data_1 <= 10685) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Addra == 1)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 !CPU_rd_apply_dl2 && (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_1 >= 37377) && (Reg_data_1 <= 55759) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 !CPU_rd_apply_dl1 && (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##2 (Reg_addr_1 == 11) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 == 7629) ##1 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_1 == 2) && (StepCounter == 0)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 40484) && (Reg_data_1 <= 51633) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 == 33989) ##1 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Addra == 47) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 55845) ##1 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Reg_data_1 == 46598) ##1 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_0 == 5361) ##1 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (CPU_rd_addr == 58) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 52700) ##1 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_addr_1 == 0) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 57439) ##1 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_1 >= 20016) && (Reg_data_1 <= 37377) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((StepCounter == 12) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_1 >= 35808) && (Reg_data_1 <= 55759) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (Reset) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 43) && (CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 13) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Addra >= 51) && (Addra <= 58) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 35500) ##1 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((Reg_data_1 == 30434) ##1 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2041337843) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (CPU_rd_addr == 50) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Douta >= 1424843689) && (Douta <= 1813281752) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Addra >= 32) && (Addra <= 56) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 30)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (NextState == 2) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Addra >= 47) && (Addra <= 56) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (StepCounter == 0) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Addra >= 5) && (Addra <= 58) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (!Reg_apply_1 && (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_1 >= 19772) && (Reg_data_1 <= 30509) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Dina >= 1037352504) && (Dina <= 1767202818) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_data_0 >= 496) && (Reg_data_0 <= 31148) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (CPU_rd_addr == 16) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Addra == 44) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 == 7094) ##1 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_1 >= 35808) && (Reg_data_1 <= 61501) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 !CPU_rd_apply_dl2 && (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Douta >= 1037292923) && (Douta <= 1813281752) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_addr_1 == 12) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CurrentState == 0) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 4) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 14)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Addra >= 26) && (Addra <= 56) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_1 == 2) && Reg_apply_0) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Addra == 10) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Douta >= 1246272916) && (Douta <= 1813281752) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Addra >= 37) && (Addra <= 45) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Addra == 45) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Addra == 33) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Addra == 11)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_addr_1 == 16) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (Reset) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (DoutaReg == 1873909727)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (CPU_rd_addr == 36) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 !CPU_rd_apply && (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 Reg_apply_1 ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_1 >= 20016) && (Reg_data_1 <= 55196) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_addr_0 == 13) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 !Wea && (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##3 !Reg_apply_1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Addra == 45) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##3 Reg_apply_0) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Douta >= 349159721) && (Douta <= 1949195240) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_addr_1 >= 1) && (Reg_addr_1 <= 24) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_0 == 3)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Douta >= 1037292923) && (Douta <= 1583937468) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (CPU_rd_addr == 40) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Addra == 17) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (CPU_rd_addr == 44) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 17448) && (Reg_data_1 <= 33642) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra == 28) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_addr_0 == 15) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 24) ##2 (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Douta >= 1037292923) && (Douta <= 1424843689) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (Reg_data_0 >= 45853) && (Reg_data_0 <= 57291) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 24) && (CPU_rd_addr <= 43) && (CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (CPU_rd_addr == 33) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_1 >= 35808) && (Reg_data_1 <= 41836) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_1 == 31)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_0 >= 32693) && (Reg_data_0 <= 43559) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##2 !CPU_rd_apply_dl2 ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && (Reg_data_1 >= 5034) && (Reg_data_1 <= 46935) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 !Write && (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_addr_1 == 17) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 24) && (Addra <= 57) && (CPU_rd_dout == 2143512575) ##1 (StepCounter == 3) ##3 1) |-> (Addra >= 0) && (Addra <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Addra >= 51) && (Addra <= 56) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 30)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (NextState == 0) && (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (CurrentState >= 1) && (CurrentState <= 2) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_0 == 12)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_data_0 >= 27847) && (Reg_data_0 <= 39993) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_0 == 26)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_addr_0 == 19) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_addr_0 == 19) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_0 >= 22014) && (Reg_data_0 <= 42571) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_data_0 >= 496) && (Reg_data_0 <= 62482) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_addr_0 == 5) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_addr_0 == 10) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Addra >= 40) && (Addra <= 61) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CurrentState == 1) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 27669) && (Reg_data_0 <= 41260));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 502669115) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (CurrentState == 2) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((StepCounter == 13) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 502669115) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (StepCounter == 0) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_1 >= 9) && (Reg_addr_1 <= 13) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (CPU_rd_addr >= 50) && (CPU_rd_addr <= 62) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((NextState == 2) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_data_1 >= 37377) && (Reg_data_1 <= 51970) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_0 == 15) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_1 ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply_dl1 && (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_0 == 7) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_data_1 >= 45305) && (Reg_data_1 <= 49118) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 821) && (Reg_data_1 <= 1971) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (CPU_rd_addr >= 51) && (CPU_rd_addr <= 62) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 13991) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply && (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Addra >= 41) && (Addra <= 58) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_1 >= 2596) && (Reg_data_1 <= 61501) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Dina == 1037352504) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra == 52) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (Write ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply_dl2 && (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_0 >= 20415) && (Reg_data_0 <= 39993) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_0 >= 17518) && (Reg_data_0 <= 32693) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 21) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 34) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 14) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_data_0 >= 17518) && (Reg_data_0 <= 36054) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 !CPU_rd_apply ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 34) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (CurrentState == 1) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 26) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 53) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 22) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Wea ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_0 == 17518) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 92) && (Reg_data_1 <= 33796) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_0 >= 27847) && (Reg_data_0 <= 43559) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##1 !CPU_rd_apply_dl2 ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra == 0) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (CurrentState >= 1) && (CurrentState <= 2) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Douta >= 341493032) && (Douta <= 1550109112) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 == 32961) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_1 >= 225) && (Reg_data_1 <= 33316) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Addra >= 37) && (Addra <= 47) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_0 >= 32414) && (Reg_data_0 <= 41260) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_data_1 >= 45305) && (Reg_data_1 <= 51970) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Douta >= 108521740) && (Douta <= 1246272916) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 20523) && (Reg_data_1 <= 42292) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (CurrentState == 2) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 == 47126) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_0 >= 27847) && (Reg_data_0 <= 36054) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_0 == 6) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 3986) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 821) && (Reg_data_1 <= 10798) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (NextState >= 1) && (NextState <= 2) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra == 31) && (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_1 >= 2596) && (Reg_data_1 <= 55759) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra == 48) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (CPU_rd_addr >= 58) && (CPU_rd_addr <= 62) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 53) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Addra >= 45) && (Addra <= 56) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((DoutaReg >= 1610108351) && (DoutaReg <= 2145510399) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (!Reg_apply_0 && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Douta >= 108521740) && (Douta <= 1550109112) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_addr_0 == 27) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 59581) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_1 >= 22) && (Reg_addr_1 <= 29) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_data_0 >= 27847) && (Reg_data_0 <= 36054) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr == 52) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr == 50) && (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_0 == 20912) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 16) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Reg_data_1 >= 2596) && (Reg_data_1 <= 27346) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 23) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_0 == 37292) ##4 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((DoutaReg == 502669115) && (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 !CPU_rd_apply_dl1 ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 == 31) && (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (NextState >= 1) && (NextState <= 2) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 == 61501) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (CPU_rd_addr >= 56) && (CPU_rd_addr <= 62) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 == 41946) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##1 !CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_addr == 48) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 == 25342) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 == 21770) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Reg_addr_1 >= 8) && (Reg_addr_1 <= 13) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Addra >= 37) && (Addra <= 61) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 == 5476) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 == 821) ##4 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_1 == 13) && (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_1 >= 56663) && (Reg_data_1 <= 65089) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 31) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr == 62) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_1 == 10) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_1 == 12) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_0 == 0) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr == 16) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (NextState == 2) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra == 47) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (!Reg_next_1 && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (Douta >= 108521740) && (Douta <= 1767182802) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 185) && (Reg_data_1 <= 12768) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2031877618) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra == 43) && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_data_1 >= 19259) && (Reg_data_1 <= 26221) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 16) ##1 (StepCounter == 6) ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##1 !CPU_rd_apply ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_0 >= 42690) && (Reg_data_0 <= 54605) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 == 10798)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (!CPU_rd_grant && (Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (Reg_next_1 ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) && (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (CPU_rd_addr >= 37) && (CPU_rd_addr <= 62) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 Reg_apply_1 ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2031877618) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 31) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 38690)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 40253) && (Reg_data_1 <= 53337) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##2 (CurrentState >= 1) && (CurrentState <= 2) ##2 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && CPU_rd_apply_dl1 ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##3 (Addra >= 29) && (Addra <= 58) ##1 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) (!CPU_rd_apply_reg && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((NextState == 0) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && CPU_rd_apply ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 29) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_data_0 >= 13768) && (Reg_data_0 <= 21770) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_0 >= 6557) && (Reg_data_0 <= 32706) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_addr_0 >= 6) && (Reg_addr_0 <= 30) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 !CPU_rd_grant ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Douta >= 2860800) && (Douta <= 1972949995) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_0 >= 30241) && (Reg_data_0 <= 40094) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_data_0 >= 22) && (Reg_data_0 <= 27847) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 13) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_data_0 >= 22) && (Reg_data_0 <= 32693) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Douta >= 1379788196) && (Douta <= 2008490991) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_data_0 >= 22) && (Reg_data_0 <= 21770) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_0 >= 24104) && (Reg_data_0 <= 41260) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Addra >= 25) && (Addra <= 43) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 21408) && (Reg_data_0 <= 43559) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && CPU_rd_grant ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_addr_0 >= 14) && (Reg_addr_0 <= 21) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 6) && (Addra <= 28) && (CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 30) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (CPU_rd_addr >= 44) && (CPU_rd_addr <= 62) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 CPU_rd_apply_reg ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 19) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) && CPU_rd_apply_reg ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (CurrentState_reg == 1) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 21) ##1 (CurrentState == 1) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (CurrentState_reg == 1) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_data_0 >= 17518) && (Reg_data_0 <= 27847) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (Addra == 19) && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_addr_0 >= 12) && (Reg_addr_0 <= 21) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 Write) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 !CPU_rd_grant ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 CPU_rd_apply_dl1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 19) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 (Reg_addr_0 == 6)) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 27) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 Reg_apply_0) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 1657981893) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 !CPU_rd_apply_dl1 && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 17) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) && Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 Wea) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 !CPU_rd_grant && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 (CurrentState == 1)) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) && CPU_rd_apply_reg ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_0 >= 5) && (Reg_addr_0 <= 13) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 32) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 !CPU_rd_apply && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_data_0 >= 17518) && (Reg_data_0 <= 21770) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1999185902) && (CPU_rd_dout <= 2031877618) && (Reg_addr_1 >= 10) && (Reg_addr_1 <= 15) ##4 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 10) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 CPU_rd_apply_reg ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_0 >= 19040) && (Reg_data_0 <= 36264) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 23) && (Addra <= 63) ##1 CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 == 21) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 !CPU_rd_apply_dl2) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 18) && (Reg_addr_1 <= 23) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 27) && (Addra <= 63) && (Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 (NextState == 1)) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (Reg_addr_0 == 19) && (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter == 5) ##1 CPU_rd_apply) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) && (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_0 == 12) ##1 (CPU_rd_addr == 16)) |-> (Reg_data_0 >= 13294) && (Reg_data_0 <= 27401));
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_0 >= 24104) && (Reg_data_0 <= 36264) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 28741) && (Reg_data_1 <= 41224) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_0 >= 24104) && (Reg_data_0 <= 35593) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr >= 19) && (CPU_rd_addr <= 22) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_0 >= 14722) && (Reg_data_0 <= 31148) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (CPU_rd_addr >= 12) && (CPU_rd_addr <= 21) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 21) && (Reg_addr_1 <= 31) ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_addr >= 49) && (CPU_rd_addr <= 63) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 31) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 12) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_0 >= 25) && (Reg_addr_0 <= 30) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 5) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (CPU_rd_addr >= 12) && (CPU_rd_addr <= 23) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 185) && (Reg_data_1 <= 32197) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 41764) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (!CPU_rd_apply && (CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 63) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 1789018069) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 29) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (DoutaReg == 1258345366) ##3 1) |-> (CPU_rd_addr >= 51) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1) ##1 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 18)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read ##1 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 52) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_0 >= 43553) && (Reg_data_0 <= 55696) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_0 >= 27337) && (Reg_data_0 <= 44149) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 28741) && (Reg_data_1 <= 41224) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Douta >= 1887582177) && (Douta <= 2052142068) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 42292) && (Reg_data_1 <= 65030) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_0 >= 391) && (Reg_data_0 <= 32975) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_addr >= 34) && (CPU_rd_addr <= 63) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (CPU_rd_addr >= 6) && (CPU_rd_addr <= 20) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57) ##1 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 21) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 50) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && CPU_rd_apply_dl1 ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 21)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1) ##1 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Read) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && CPU_rd_apply ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (NextState == 1)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 18)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11) ##1 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Addra >= 30) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (!CPU_rd_apply ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 !CPU_rd_apply) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 Reg_apply_0) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 !CPU_rd_apply_dl1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 21) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1) ##1 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState == 1)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 2860800)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1) ##1 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 2)) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 19) && (CPU_rd_addr <= 25) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 14) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_0 >= 805) && (Reg_data_0 <= 32706) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##3 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_next_0) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Pipeline) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 20) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2036302322) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_0 >= 35724) && (Reg_data_0 <= 51602) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 (Reg_addr_1 == 0)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 2036302322) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (Reg_addr_0 == 6) && (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (Addra == 6) && (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_1 >= 185) && (Reg_data_1 <= 30959) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_1 >= 516) && (Reg_data_1 <= 30959) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) && Reg_apply_1 ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_1 >= 185) && (Reg_data_1 <= 31800) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) && CPU_rd_apply_dl1 ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 CPU_rd_apply_dl1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Dina >= 0) && (Dina <= 1391256322) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_1 >= 387) && (Reg_data_1 <= 33633) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) && CPU_rd_apply ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 13) ##4 !Pipeline && (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_1 >= 15199) && (Reg_data_1 <= 30509) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 CPU_rd_apply_dl2) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 CPU_rd_apply) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_0 >= 33275) && (Reg_data_0 <= 49911) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Addra >= 0) && (Addra <= 10) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 19) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Addra >= 0) && (Addra <= 11) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_0 >= 33275) && (Reg_data_0 <= 65483) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Addra >= 0) && (Addra <= 13) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_0 >= 37292) && (Reg_data_0 <= 39541) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 19) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_0 >= 35724) && (Reg_data_0 <= 65483) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_addr >= 36) && (CPU_rd_addr <= 51) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 43822) && (Reg_data_1 <= 65113) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_addr >= 46) && (CPU_rd_addr <= 63) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 51) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_1 >= 21047) && (Reg_data_1 <= 41224) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 22) ##1 (CurrentState == 1) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 1775266259) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Douta >= 147461905) && (Douta <= 505964348) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) (Reg_apply_0 ##1 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_0 >= 740) && (Reg_data_0 <= 29549) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) && (Reg_data_1 >= 197) && (Reg_data_1 <= 32417) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 32588) && (Reg_data_0 <= 42078) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 !CPU_rd_apply_dl2 && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_1 >= 34533) && (Reg_data_1 <= 50799) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((CurrentState == 0) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##1 !CPU_rd_apply_dl1 ##2 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Dina >= 147469722) && (Dina <= 506011037) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 !CPU_rd_apply && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##3 !Reg_apply_1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##2 (Reg_addr_1 == 11) ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 !CPU_rd_apply_dl1 && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 1889897953) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_1 >= 20411) && (Reg_data_1 <= 42509) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##3 Reg_apply_0) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##2 !CPU_rd_apply_dl2 ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_0 >= 97) && (Reg_data_0 <= 29841) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##1 !CPU_rd_apply_dl2 ##2 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((NextState == 2) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 51) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_0 >= 79) && (Reg_data_0 <= 33275) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_0 >= 740) && (Reg_data_0 <= 22161) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_0 >= 79) && (Reg_data_0 <= 21132) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_1 >= 21047) && (Reg_data_1 <= 40598) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 5) && (Reg_addr_0 <= 11) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Addra >= 0) && (Addra <= 18) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((CPU_rd_addr >= 38) && (CPU_rd_addr <= 50) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Addra >= 0) && (Addra <= 14) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Addra >= 0) && (Addra <= 8) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 185) && (Reg_data_1 <= 19299) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1919547876) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 20) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##2 !Reg_apply_1 && (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 21) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5) && CPU_rd_apply_dl2) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 31) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 33) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 2118510588) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 56) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) && (Reg_data_0 >= 35724) && (Reg_data_0 <= 53211) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 19) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1832917466) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_addr_0 >= 6) && (Reg_addr_0 <= 30) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 2064493046) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##2 (StepCounter == 6)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 273917728) && (CPU_rd_dout <= 1537256375) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 21) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 39770) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 16) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Addra >= 2) && (Addra <= 8) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 !Reg_apply_1 ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (!Wea && (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_1 >= 34533) && (Reg_data_1 <= 65376) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (!Write && (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Douta >= 1391200677) && (Douta <= 2052142068) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_0 >= 740) && (Reg_data_0 <= 16509) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 CPU_rd_apply ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) && (StepCounter >= 0) && (StepCounter <= 2) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 7817) && (Reg_data_0 <= 61996) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 2036302322) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 20) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 CPU_rd_apply_dl1 ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1708726219) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 21) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_dout >= 65648391) && (CPU_rd_dout <= 2036302322) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Addra >= 0) && (Addra <= 19) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 38568) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (DoutaReg >= 2860800) && (DoutaReg <= 1791280597) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1647242692) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 23) && (Reg_addr_0 <= 30) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 2118510588) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 23) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_0 >= 97) && (Reg_data_0 <= 18200) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Dina >= 72584690) && (Dina <= 2013416775) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_0 >= 97) && (Reg_data_0 <= 14212) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 273917728) && (CPU_rd_dout <= 1418315177) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 1789018069) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (StepCounter >= 1) && (StepCounter <= 2) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_0 >= 97) && (Reg_data_0 <= 16509) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 24) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 14) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (StepCounter >= 1) && (StepCounter <= 3) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 1657981893) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_data_0 >= 79) && (Reg_data_0 <= 16509) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 40253) && (Reg_data_1 <= 53337) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 54) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1657981893) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_0 >= 391) && (Reg_data_0 <= 12923) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 20) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1795385302) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1765367250) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 28) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_1 >= 36088) && (Reg_data_1 <= 51215) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1765367250) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Dina == 1747644911)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Reg_data_0 == 2557)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Reg_data_0 == 21459)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Reg_data_0 == 36367)) |-> (CurrentState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 32588) && (Reg_data_0 <= 65348) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##4 !CPU_rd_apply_reg && Reg_apply_1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 !Read ##3 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 (Reg_data_1 >= 26217) && (Reg_data_1 <= 51215) ##3 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 (Reg_data_1 >= 26217) && (Reg_data_1 <= 53439) ##1 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 CPU_rd_grant ##1 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 (Addra == 26) ##2 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 (CPU_rd_addr >= 33) && (CPU_rd_addr <= 47) ##1 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 (StepCounter >= 0) && (StepCounter <= 2) ##1 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Douta == 2093383161)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##4 (Reg_addr_1 == 23)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##4 CPU_rd_apply_dl1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Dina == 1647302848)) |-> (CurrentState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1919593323) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31563) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 == 54470)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 28) ##2 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Dina == 2128006599)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Dina == 2089106102)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Douta == 2089105401)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##4 Read) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) (CPU_rd_apply ##3 Reg_apply_1 ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 == 21357)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 (Reg_data_0 >= 11278) && (Reg_data_0 <= 18555) ##1 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 (Addra == 17) ##1 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 Write ##2 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 (CPU_rd_addr >= 47) && (CPU_rd_addr <= 62) ##3 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_1 == 33937)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Reg_data_1 == 52427)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 23719) && (Reg_data_1 <= 43968) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 40484) && (Reg_data_1 <= 51633) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 Wea ##2 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_0 == 61386)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Reg_data_0 == 4572)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Dina == 2109099479)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 Reg_apply_1 ##2 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 (Reg_addr_1 == 17) ##2 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 !CPU_rd_apply_dl2 ##2 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Addra >= 31) && (Addra <= 62) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 (NextState == 1) ##2 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 (StepCounter == 3) ##2 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 Reg_apply_0 ##1 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##3 !CPU_rd_apply_dl1 ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_0 == 12923)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && CPU_rd_apply_dl2 ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 (Reg_addr_1 >= 5) && (Reg_addr_1 <= 8) ##3 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_1 == 701)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Dina == 2093419528)) |-> (CurrentState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##3 !CPU_rd_apply ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 (Reg_addr_0 >= 28) && (Reg_addr_0 <= 30) ##2 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 (CPU_rd_addr >= 5) && (CPU_rd_addr <= 26) ##2 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 !Wea ##1 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 (Addra >= 47) && (Addra <= 62) ##3 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 (Reg_data_0 >= 11278) && (Reg_data_0 <= 40406) ##3 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 (Reg_addr_0 == 30) ##2 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 (StepCounter == 0) ##1 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 (CPU_rd_addr == 33) ##1 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 !Reg_apply_0 ##2 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##4 (CPU_rd_addr == 9)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 (Reg_addr_0 >= 2) && (Reg_addr_0 <= 23) ##3 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 (Reg_addr_0 >= 2) && (Reg_addr_0 <= 17) ##1 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 (Reg_addr_0 == 17) ##1 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 (Reg_addr_1 == 20) ##1 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##4 (StepCounter == 1)) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 !Pipeline ##2 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 (Addra >= 5) && (Addra <= 26) ##2 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 (CPU_rd_addr == 26) ##2 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 19) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 !Reg_apply_1 ##1 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##2 (Reg_data_1 >= 2808) && (Reg_data_1 <= 6842) ##2 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 !CPU_rd_apply_reg ##1 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##4 CPU_rd_apply) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 (CurrentState == 1) ##1 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Dina == 1975075369)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Douta == 2109094907)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((Douta == 2127945213)) |-> (CurrentState == 2));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##3 !Write ##1 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 40) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) && (Reg_addr_1 >= 20) && (Reg_addr_1 <= 28) ##4 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 32414) && (Reg_data_0 <= 65348) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_0 >= 32485) && (Reg_data_0 <= 48166) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_0 >= 391) && (Reg_data_0 <= 32706) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 (Addra == 47) ##3 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1708756060) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 30698) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Addra >= 30) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((CPU_rd_addr >= 5) && (CPU_rd_addr <= 30) && (DoutaReg == 1960602089) ##4 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_0 >= 391) && (Reg_data_0 <= 33512) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 34021) && (Reg_data_0 <= 49648) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (Addra >= 31) && (Addra <= 63) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((DoutaReg == 1960602089) && (Reg_data_1 >= 2808) && (Reg_data_1 <= 45352) ##4 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 !CPU_rd_apply_dl1 ##3 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 !CPU_rd_apply ##3 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 Reg_apply_0 ##3 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 (CPU_rd_addr == 47) ##3 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Douta >= 1664236486) && (Douta <= 1960602089) && (DoutaReg == 1960602089) ##4 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 Pipeline ##3 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 (StepCounter == 2) ##3 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 (Reg_addr_0 == 2) ##3 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) && (Reg_data_0 >= 4213) && (Reg_data_0 <= 11475) ##4 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Addra >= 4) && (Addra <= 5) && (DoutaReg == 1960602089) ##4 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Dina >= 0) && (Dina <= 1960647441) && (DoutaReg == 1960602089) ##4 !CPU_rd_apply_reg) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 12) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) ##1 (Reg_addr_1 == 8) ##3 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((StepCounter >= 2) && (StepCounter <= 8) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_0 >= 15517) && (Reg_data_0 <= 31668) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_0 >= 16718) && (Reg_data_0 <= 33512) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_0 >= 16718) && (Reg_data_0 <= 32706) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_0 >= 4505) && (Reg_data_0 <= 32706) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_grant ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) && Read ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((StepCounter == 8) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1647302848) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) && (Reg_addr_0 == 28) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) && (Reg_data_0 >= 35498) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 52388) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (!CPU_rd_apply_reg ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 15) && (CPU_rd_addr <= 27) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_0 == 4213) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((CPU_rd_addr == 5) && (DoutaReg == 1960602089) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Dina == 0) && (DoutaReg == 1960602089) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_data_1 == 2808) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 7) && (Reg_addr_1 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Douta == 1664236486) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) && (Reg_addr_1 == 28) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((Addra == 5) && (DoutaReg == 1960602089) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((StepCounter == 9) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) ((DoutaReg == 1960602089) && (StepCounter == 1) ##4 1) |-> (Reg_data_1 >= 35808) && (Reg_data_1 <= 51215));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 327105830) && (Douta <= 1467765166) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 (StepCounter == 3)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 (Reg_addr_1 == 7)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 7817) && (Reg_data_0 <= 61996) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 !Reg_apply_1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31797) && (Reg_data_0 <= 48166) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 39) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 33873) && (Reg_data_0 <= 48801) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 29431) && (Reg_data_0 <= 42813) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##2 !Reg_apply_1 && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##2 (CPU_rd_addr == 44) ##1 !Pipeline) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 2) && (CPU_rd_addr <= 31) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##2 (Reg_addr_0 == 31) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##2 (StepCounter == 2) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 16) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##2 (CPU_rd_addr == 44) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 (Reg_addr_0 == 2)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> Pipeline);
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##2 (Addra == 31) && Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1184650125) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 Reg_apply_1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 >= 9) && (Reg_addr_1 <= 11)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 11) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 12) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Addra >= 42) && (Addra <= 61)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 Reg_apply_0) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 >= 18371) && (Reg_data_1 <= 35868) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_0 >= 13294) && (Reg_data_0 <= 26467) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Douta >= 5779200) && (Douta <= 2052142068) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 Wea) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 37292) && (Reg_data_0 <= 42078) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 Reg_apply_1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 (Addra == 6)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Douta >= 72524040) && (Douta <= 2013391344) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 27) && (Addra <= 43) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 16) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 39) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 Write) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 391) && (Reg_data_0 <= 15583) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (DoutaReg >= 183252245) && (DoutaReg <= 1628727234) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 (CurrentState == 1)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##2 (StepCounter == 6) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 51471) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 (NextState == 1)) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 !CPU_rd_apply_dl2 && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 !Reg_apply_1 && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (Reg_addr_1 == 29) && (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 17) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (StepCounter == 1) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Addra >= 6) && (Addra <= 8) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_1 >= 35546) && (Reg_data_1 <= 51215) ##2 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 9) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_0 >= 391) && (Reg_data_0 <= 20438) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 >= 31708) && (Reg_data_1 <= 43233) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 8) && (Reg_addr_1 <= 15) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 7) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 18) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50) ##1 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 25168) && (Reg_data_0 <= 46228) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_1 >= 41128) && (Reg_data_1 <= 46649) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 22) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Douta >= 388608814) && (Douta <= 1877314527) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (Reg_apply_1 ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) (!Reg_next_0 ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) && (Reg_data_0 >= 39541) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 27) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##2 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31563) && (Reg_data_0 <= 44876) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_addr_0 >= 2) && (Reg_addr_0 <= 8) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_addr_1 >= 15) && (Reg_addr_1 <= 19) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 CPU_rd_apply_dl2 ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 18591) && (Reg_data_1 <= 35808) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_1 >= 32659) && (Reg_data_1 <= 65400) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Douta >= 1483042736) && (Douta <= 1887562209) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##2 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_1 >= 38828) && (Reg_data_1 <= 46649) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 45) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 12) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_0 >= 391) && (Reg_data_0 <= 16718) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra >= 28) && (Addra <= 43) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Addra >= 42) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 30698) && (Reg_data_0 <= 46604) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_1 >= 32972) && (Reg_data_1 <= 65376) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##2 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) (!Read ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Douta >= 1212826512) && (Douta <= 1877314527) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_1 >= 34234) && (Reg_data_1 <= 46649) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 17448) && (Reg_data_1 <= 33642) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 >= 25342) && (Reg_data_1 <= 38568) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 38690) && (Reg_data_0 <= 50453) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1184650125) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1184650125) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 12) && (Reg_addr_0 <= 26) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 14784) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 24) && (Addra <= 41) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) (!Pipeline ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_0 >= 4505) && (Reg_data_0 <= 16718) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 9) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 12)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_addr_1 >= 7) && (Reg_addr_1 <= 15) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 33873) && (Reg_data_0 <= 43445) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 32961) && (Reg_data_1 <= 65376) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1848531420) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1504843187)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 32588) && (Reg_data_0 <= 61996) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_1 >= 28887) && (Reg_data_1 <= 45771) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Douta >= 1440102827) && (Douta <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 19) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Dina >= 388654228) && (Dina <= 1877331245) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (Reset) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Dina >= 1212881825) && (Dina <= 1877331245) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Douta >= 1536375735) && (Douta <= 1877314527) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_1 >= 38828) && (Reg_data_1 <= 41128) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 16) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_addr_0 == 8) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 27485) && (Reg_data_1 <= 40735) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 49) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (CPU_rd_addr == 19) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (StepCounter >= 0) && (StepCounter <= 1) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_1 >= 34234) && (Reg_data_1 <= 41128) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 185) && (Reg_data_1 <= 32197) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) (!Write ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 11) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 >= 38772) && (Reg_data_1 <= 52273) ##2 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_1 >= 9) && (Reg_addr_1 <= 18) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_1 >= 34080) && (Reg_data_1 <= 41128) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (!Wea ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_1 >= 28887) && (Reg_data_1 <= 41128) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 34234) && (Reg_data_1 <= 64442) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 19) && (Reg_addr_1 <= 31) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_addr_1 == 15) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 4) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 43822) && (Reg_data_1 <= 65113) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 42292) && (Reg_data_1 <= 65030) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_data_1 >= 20016) && (Reg_data_1 <= 41128) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_addr_0 >= 6) && (Reg_addr_0 <= 8) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 20) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 34021) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 8) && (Addra <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 1) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14008) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_grant ##3 (CPU_rd_dout == 1406840231)) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 21) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((DoutaReg >= 271001376) && (DoutaReg <= 1595324862) ##2 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Dina >= 1536436242) && (Dina <= 1877331245) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1848531420) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 33) && (CPU_rd_addr <= 63) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 63) && CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 19) && (CPU_rd_addr <= 40) && (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 14) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 62) && (CPU_rd_addr <= 63) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 24) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 14) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 62) && (Addra <= 63) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1184650125) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 140380432) && (DoutaReg <= 1640813507) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 CPU_rd_apply) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 15) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##1 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 41764) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 16) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (Reg_apply_1 ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 31) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl2) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 !Read ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (Reset ##1 1) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((DoutaReg >= 1351011745) && (DoutaReg <= 1960602089) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Dina == 1515021312)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 == 49195)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra == 10) && (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 !CPU_rd_apply_dl2 && (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 38828) && (Reg_data_1 <= 53179) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 2) && (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 19) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_1 == 26) && (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_0 == 4684)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (Addra == 6) && (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 15) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) (Reset) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 30) ##1 (Reg_addr_1 >= 9) && (Reg_addr_1 <= 19) ##1 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 == 10) && (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((DoutaReg == 1515016628) && (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 13) ##1 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta == 1515016628)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) && Reg_apply_1 ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (Reg_addr_0 == 6) && (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) && CPU_rd_apply ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 50) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 18) ##1 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_0 >= 32588) && (Reg_data_0 <= 42078) ##1 (StepCounter == 6) ##1 (StepCounter == 0) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) && CPU_rd_apply_dl2 ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_apply ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 20) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 32588) && (Reg_data_0 <= 42078) ##1 (StepCounter == 6) ##2 !Pipeline ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 30) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 21) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (CPU_rd_addr >= 15) && (CPU_rd_addr <= 20) ##1 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) && (Reg_addr_0 >= 9) && (Reg_addr_0 <= 18) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 4411) && (Reg_data_1 <= 9089) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 32588) && (Reg_data_0 <= 61996) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 14) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 11) && (CPU_rd_addr <= 26) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (!CPU_rd_apply && (CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 10)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Read) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 8) && (Addra <= 15) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 == 17510)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 == 47294)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 6) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (Reg_apply_0 ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 24) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 16) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 40959)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_grant ##2 (CPU_rd_dout == 1406840231) ##1 1) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 8) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 3995) && (Reg_data_1 <= 8079) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 38828) && (Reg_data_1 <= 53179) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Addra >= 45) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 == 7) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##1 (StepCounter >= 6) && (StepCounter <= 11) ##1 1) |-> (Addra >= 12) && (Addra <= 25));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 25) ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr == 11) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((DoutaReg == 2860800) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Reg_apply_1) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra == 7) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 == 46054)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 51) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 34234) && (Reg_data_1 <= 64442) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 65173) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 12) ##1 1) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 0) && (Reg_data_0 <= 21313) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 !Reg_next_0 && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 23) && (Reg_addr_0 <= 30) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 22) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((StepCounter >= 0) && (StepCounter <= 8) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 !Pipeline && (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13) && CPU_rd_apply_dl2) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 10) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 7) ##3 1) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 24) && (CPU_rd_addr <= 36) ##4 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 28) && (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((DoutaReg >= 1708726219) && (DoutaReg <= 1887582177) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 19) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 8) ##2 1) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 34021) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 24) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 27939) && (Reg_data_0 <= 40609) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (StepCounter == 2) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_0 >= 27939) && (Reg_data_0 <= 40609) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (StepCounter == 3)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 20523) && (Reg_data_1 <= 42292) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (Addra >= 22) && (Addra <= 32) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 53062) && (Reg_data_1 <= 65535) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 32961) && (Reg_data_1 <= 65376) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 26) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 32933) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 == 56789) ##1 1) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 8779) ##1 1) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 41764) ##1 1) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 33489) && (Reg_data_0 <= 43559) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 13074));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 == 55269) ##1 1) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Douta == 2143512575) ##1 1) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 31797) ##1 1) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 24) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (!CPU_rd_apply && (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) && (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 12254));
assert property(@(posedge Clk) ((Reg_data_1 == 9276) ##1 1) |-> (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 41182) && (Reg_data_1 <= 53571) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 21) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 32933) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 21) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 25) && (Reg_addr_0 <= 30) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 18) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##3 (StepCounter == 5) ##1 1) |-> (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 39) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 7) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter >= 1) && (StepCounter <= 8) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 53062) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (!Wea && (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((NextState == 1) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (!Write && (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (Reg_apply_0 ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 30) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 == 60461)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 == 55557)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 == 46598)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 4) && (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_0 == 25824)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 == 10204)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 == 36705)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 51) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((DoutaReg >= 1396581798) && (DoutaReg <= 2119359484) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 23) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 == 55845)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 29) && (Addra <= 63) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 22831)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 38772) && (Reg_data_1 <= 52273) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 == 24251)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 41) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra == 28) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 == 2466)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 == 1950)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((DoutaReg >= 271001376) && (DoutaReg <= 1595324862) ##3 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 185) && (Reg_data_1 <= 19299) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_0 == 9175)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 24) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_1 >= 38772) && (Reg_data_1 <= 52273) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 == 5095)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) (Reset) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 52671) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 == 10797)) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) (!CPU_rd_apply && (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43445) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 45) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 65376) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##2 (Reg_data_0 >= 14999) && (Reg_data_0 <= 31797) ##1 (StepCounter == 5) ##1 1) |-> (Reg_data_0 >= 54308) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 65376) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 64442) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 57439) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2127945213) ##1 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (Reg_data_1 >= 20757) && (Reg_data_1 <= 41946) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 CPU_rd_apply_dl1 ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 39) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 CPU_rd_apply ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (Reg_addr_0 == 1)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) && (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (Addra == 1)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (NextState == 1)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (Reg_addr_1 == 11)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (CurrentState == 1)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1875245535) && (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (StepCounter == 3)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr >= 53) && (CPU_rd_addr <= 63) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (StepCounter == 2) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 >= 53062) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (CPU_rd_addr == 52)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (Addra == 52)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (CPU_rd_dout == 1418315177)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (Reg_addr_0 == 2)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 14) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 64822) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 52273) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && Reg_apply_0) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##1 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 52541) && (Reg_data_1 <= 65535) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 21) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 42165) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && (NextState == 2)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && (StepCounter == 3)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 4) ##1 (Addra == 59) ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (DoutaReg == 904058219)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 391) && (Reg_data_0 <= 22618) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout == 1856207325)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (!CPU_rd_apply_reg ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_grant ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && Wea) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 9276) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && Write) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && (CurrentState == 2)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && (CurrentState_reg == 2)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && CPU_rd_apply_dl1) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 64442) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2127945213) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((StepCounter == 4) ##1 (Reg_addr_0 == 25) ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 !CPU_rd_apply_dl2 ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 4) ##1 (CPU_rd_dout == 1418315177) ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 4) ##1 (Reg_addr_1 == 27) ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 28) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 37264)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 29) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (!CPU_rd_grant ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra == 35) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr == 47) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (CPU_rd_apply_reg ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 18) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 == 46935)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 == 62564)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && CPU_rd_apply && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 == 20936)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 2145510399) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (!Reg_apply_0 && (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_0 == 28) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Addra == 40) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 39) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##1 !CPU_rd_apply_dl2 ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 4) ##1 (CPU_rd_addr == 62) ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((DoutaReg == 1539824055) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65145) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 57291)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_dout == 2143512575) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 == 23212)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_0 == 2905)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Dina == 1370181394)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 == 7534)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr == 15) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && (Reg_addr_1 == 0)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##3 (CPU_rd_addr == 57)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 52740)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##1 (NextState == 1) ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Dina == 1533123124)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && CPU_rd_apply_dl1 && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Douta == 1539824055)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra == 32) && (CPU_rd_addr == 21)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##3 Reg_apply_0) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##1 Reg_apply_1 ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 20990)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr == 57) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##3 !Reg_apply_1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##1 Pipeline ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && CPU_rd_grant && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Dina == 1539831589)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((DoutaReg == 1533060022) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Douta == 1370123683)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##3 !Pipeline) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 57711)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (StepCounter == 2) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 == 63102)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Douta == 1533060022)) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) (!CPU_rd_apply_reg && (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 == 3) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##1 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((DoutaReg == 1370123683) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##1 (CurrentState_reg == 1) ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##3 (CurrentState_reg == 1)) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##3 Read) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 6) && (Addra <= 28) && (CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) (CPU_rd_grant ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 32588) && (Reg_data_0 <= 42078) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##2 !Read ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 18) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CurrentState_reg == 1) && (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((NextState == 1) && (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##2 (NextState == 1) ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##2 Reg_apply_0 ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) && Reg_apply_0 ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 51970) && (Reg_data_1 <= 65535) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_dout == 1418315177) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CurrentState == 1) && (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply && (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##2 (CurrentState_reg == 1) ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##2 Write ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 12) ##3 1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 == 36006) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_0 == 47113) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 15117) && (Reg_data_0 <= 31980) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##2 Wea ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (StepCounter == 3)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CurrentState == 0) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) && (DoutaReg >= 0) && (DoutaReg <= 1993627629) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 51829) && (Reg_data_1 <= 65535) ##4 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((StepCounter == 4) ##2 (CPU_rd_dout == 1418315177) ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_1 == 24) && (StepCounter == 4) ##2 (CurrentState == 1) ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply_reg ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 185) && (Reg_data_1 <= 9737) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((StepCounter == 4) ##2 (CPU_rd_addr == 13) ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply && (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 4) ##2 (Reg_addr_1 == 9) ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 24) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra == 55) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 52541) && (Reg_data_1 <= 65535) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra == 15) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr == 5) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr == 53) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 4) ##2 (CPU_rd_addr == 35) ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 53265) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 45496) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 == 15) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 == 3) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 6122) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 51829) && (Reg_data_1 <= 65535) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 4) ##2 (Addra == 35) ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Reg_next_0 ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((NextState == 0) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 42165) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) ##1 (StepCounter == 5) ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 21) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 9) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_0 >= 25447) && (Reg_data_0 <= 42690) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) ##1 (Reg_addr_0 == 19) ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Pipeline ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && (CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) ##1 Reg_next_0 ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) ##1 (Addra == 19) ##2 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 !CPU_rd_apply_dl2 && (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Addra >= 29) && (Addra <= 63) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CurrentState == 1) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && (Reg_data_0 >= 29431) && (Reg_data_0 <= 42690) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 36) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 185) && (Reg_data_1 <= 12768) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 29431) && (Reg_data_0 <= 42813) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 34021) && (Reg_data_0 <= 49648) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && (Reg_data_0 >= 25168) && (Reg_data_0 <= 46228) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && (Reg_data_0 >= 21819) && (Reg_data_0 <= 43366) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 821) && (Reg_data_1 <= 10798) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (Reg_apply_1 ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15583) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 41260) && (Reg_data_0 <= 53994) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 21) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 >= 34234) && (Reg_data_1 <= 65535) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 20878) && (Reg_data_0 <= 42690) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 21) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 63) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 23) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Reg_data_1 >= 32786) && (Reg_data_1 <= 64822) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 12240) && (Reg_data_1 <= 24500) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 10) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 31494) && (Reg_data_0 <= 44149) ##2 (CurrentState == 1) && (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (Addra >= 19) && (Addra <= 40) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) && Reg_apply_0 ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 6) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Addra >= 36) && (Addra <= 49) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 821) && (Reg_data_1 <= 1971) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && Reg_apply_1 ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 24) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CurrentState_reg == 1) && (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 26) ##2 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((StepCounter == 7)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 14)) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 502669115) ##2 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##2 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_0 >= 21819) && (Reg_data_0 <= 43073) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (Reg_addr_0 >= 13) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1875245535)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##1 (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 >= 36006) && (Reg_data_0 <= 48606) ##2 (CurrentState == 1) && (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 63)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 10)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout == 354526506)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_1 ##2 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 63)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 53) ##2 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 30)) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1463453102) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 53) ##2 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 5) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 14349) && (Reg_data_1 <= 27584) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 13) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 20524) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 == 31) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_0 == 37292) ##4 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 502669115) ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 64822) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 56663) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra == 31) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 13991) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((DoutaReg == 502669115) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (CurrentState_reg == 1) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 63) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21408) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 21) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1763040210) ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 == 14784) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_dout == 354526506) && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Dina == 1995862786) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 50453) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (Douta >= 1804544) && (Douta <= 2089105401) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 !Reg_next_1 ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 34) ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 == 821) ##4 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_0 >= 34043) && (Reg_data_0 <= 51074) ##2 (CurrentState == 1) && (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) ##2 (Reg_addr_0 == 6) ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 == 13) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_1 == 24) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (StepCounter == 3)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (!CPU_rd_apply && (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra == 12) && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr == 58) && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##3 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((CPU_rd_addr == 50) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_0 == 12) && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Douta == 1995812333) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (!Pipeline ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 14) ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_1 == 32961) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 34) ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 >= 34234) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 == 18) && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) && (Reg_data_0 >= 48501) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_1 >= 42409) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (Addra == 51)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (Addra == 37)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (CPU_rd_addr == 61)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (CPU_rd_addr == 51)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (CPU_rd_addr == 31)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CurrentState == 1) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (Reg_addr_1 == 8)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 37292) && (Reg_data_0 <= 39541) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 38) && (Addra <= 63) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Dina >= 147469722) && (Dina <= 506011037) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (Reg_addr_1 == 5)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (Addra == 31)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (Addra == 61)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (Reg_addr_1 == 18)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (CPU_rd_addr == 37)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 >= 14177) && (Reg_data_1 <= 27584) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((DoutaReg >= 1610108351) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) && (NextState >= 0) && (NextState <= 1) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (!Write && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 43) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) (!Pipeline ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (Reg_data_1 >= 36597) && (Reg_data_1 <= 50799) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (!Wea && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 37292) && (Reg_data_0 <= 42078) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (Reg_data_1 >= 37816) && (Reg_data_1 <= 51471) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 34043) && (Reg_data_0 <= 51074) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && Reg_apply_1 ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 14349) && (Reg_data_1 <= 27584) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1920551396) ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && (CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 43559) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_1 >= 42730) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 42509) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CurrentState == 2) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 51) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra == 37) && (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 == 54802) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((NextState == 2) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) && (NextState == 1) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (StepCounter == 2) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (Reg_addr_0 == 28) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr == 37) && (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 24) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 32588) && (Reg_data_0 <= 42078) ##1 (StepCounter == 6) ##2 !Pipeline ##1 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 !CPU_rd_apply_dl2 ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 29303) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 51074) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Douta == 1206705039) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) && (Reg_data_1 >= 20193) && (Reg_data_1 <= 42531) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CurrentState == 2) ##4 (DoutaReg == 1971976683)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_0 >= 33489) && (Reg_data_0 <= 43559) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 32588) && (Reg_data_0 <= 42078) ##1 (StepCounter == 6) ##1 (StepCounter == 0) ##2 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 14) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 31494) && (Reg_data_0 <= 44149) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 11834) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1887582177) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 == 61814) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr == 26) && (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_1 >= 46213) && (Reg_data_1 <= 64822) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 (CurrentState_reg == 1)) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 == 48783) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_0 == 34021) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 !CPU_rd_apply_dl1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 6557) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Douta == 1971976683) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 21) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 7)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 7) ##3 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 == 52541) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (Reg_addr_0 == 2) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (Reg_addr_0 == 11) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr == 25) && (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_0 >= 31892) && (Reg_data_0 <= 48809) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) && (Reg_data_0 >= 42729) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra == 25) && (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((StepCounter == 10)) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_dout == 1446716332) && (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Addra == 2) && (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (Reg_addr_1 == 16) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 == 34449) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 !CPU_rd_apply) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (Reg_data_0 >= 32414) && (Reg_data_0 <= 49036) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta == 1993627629) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr == 19) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (DoutaReg == 1875245535) ##2 1) |-> Read);
assert property(@(posedge Clk) (CPU_rd_grant ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 == 2557) ##3 1) |-> Read);
assert property(@(posedge Clk) ((DoutaReg == 1515016628) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_1 == 26) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (CPU_rd_addr >= 22) && (CPU_rd_addr <= 43) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (DoutaReg == 502669115) ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_0 == 12) ##2 1) |-> Read);
assert property(@(posedge Clk) (Write ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr == 43) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_1 == 30) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter == 5) ##3 !CPU_rd_apply) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) && CPU_rd_grant ##3 1) |-> Read);
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter == 5) ##1 Write ##2 1) |-> Read);
assert property(@(posedge Clk) (!Reg_apply_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((DoutaReg == 502669115) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Addra == 31) ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_addr == 50) ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Addra == 40) ##2 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr == 50) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6) ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_dout == 1184650125) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 == 4684) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##2 (CurrentState == 1) && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter == 5) ##1 !CPU_rd_apply_dl1 ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (DoutaReg == 1504843187) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 == 1157) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 == 46604) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Douta == 1515016628) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_1 == 53062) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_0 == 31) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_1 == 49958) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_1 == 49195) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 12) ##3 1) |-> Read);
assert property(@(posedge Clk) (Reset ##4 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 15517) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_1 == 21) ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_addr == 20) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Douta == 1875245535) ##3 1) |-> Read);
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_0 == 31) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_0 == 28) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Dina == 1504844344) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Douta == 1504843187) ##3 1) |-> Read);
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter == 5) ##1 (Reg_addr_1 == 8) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Addra == 28) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27150) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 == 37292) ##3 1) |-> Read);
assert property(@(posedge Clk) (Reset ##1 1) |-> Read);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Addra >= 29) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (!CPU_rd_apply_reg ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 == 21) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter == 5) ##1 Wea ##2 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_0 == 10) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) (!CPU_rd_apply_reg && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (DoutaReg == 1515016628) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Addra == 10) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (CurrentState >= 0) && (CurrentState <= 1) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter == 5) ##1 !CPU_rd_apply ##2 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_1 == 13) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 == 1) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Douta >= 147461905) && (Douta <= 505964348) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_1 == 28) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Douta == 502669115) ##3 1) |-> Read);
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter == 5) ##1 Reg_apply_1 ##2 1) |-> Read);
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 22) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) && CPU_rd_apply_dl2 ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 34043) && (Reg_data_0 <= 51074) ##2 (CurrentState == 1) && (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> Read);
assert property(@(posedge Clk) ((Dina == 502706407) ##3 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr == 2) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_addr == 58) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Addra == 60) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_1 == 821) ##3 1) |-> Read);
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_1 == 50621) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Addra == 12) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Dina == 1515021312) ##3 1) |-> Read);
assert property(@(posedge Clk) ((DoutaReg == 1875245535) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##2 (NextState == 1) && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_0 >= 20878) && (Reg_data_0 <= 42383) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Dina == 1875292139) ##3 1) |-> Read);
assert property(@(posedge Clk) (Wea ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Addra == 53) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter == 5) ##3 !CPU_rd_apply_dl1) |-> Read);
assert property(@(posedge Clk) ((Addra == 31) && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##2 (CurrentState_reg == 1) && (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_0 == 26) ##2 1) |-> Read);
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 32485) && (Reg_data_0 <= 48751) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1)) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 25) && (Addra <= 35) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 29) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter == 5) ##2 (Reg_addr_1 == 14) ##1 1) |-> Read);
assert property(@(posedge Clk) (!Reg_apply_1 ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 29) && (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11)) |-> (CurrentState == 1));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && (Reg_data_0 >= 21819) && (Reg_data_0 <= 43366) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 25342) && (Reg_data_1 <= 39142) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CurrentState == 1) && (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 23) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 41260) && (Reg_data_0 <= 53994) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1)) |-> (CurrentState == 1));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1)) |-> (CurrentState == 1));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (Douta >= 1346934688) && (Douta <= 2089105401) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter == 5) ##2 !CPU_rd_apply_dl2 ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57)) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (NextState >= 0) && (NextState <= 1) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (Reg_next_1 ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (Wea ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && (Reg_data_0 >= 29431) && (Reg_data_0 <= 42690) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 31892) && (Reg_data_0 <= 48809) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 28) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 8) && (Addra <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 42) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##1 (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 Reg_next_0 ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 32485) && (Reg_data_0 <= 48751) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 !Reg_apply_1 ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (Write ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 31494) && (Reg_data_0 <= 44149) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (CPU_rd_apply ##3 Reg_apply_1 ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 0) && (Reg_data_0 <= 31148) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 22) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 26) && (Addra <= 43) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Addra >= 27) && (Addra <= 61) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_1 >= 49580) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 21) && (Reg_addr_0 <= 25) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Addra == 34)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (DoutaReg == 1515016628)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_addr_1 == 29)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CPU_rd_addr == 54)) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 !Read ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (DoutaReg == 502669115)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Addra == 33)) |-> Read);
assert property(@(posedge Clk) ((Reg_data_0 >= 20878) && (Reg_data_0 <= 42690) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (DoutaReg == 1504843187)) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 36006) && (Reg_data_0 <= 48606) ##2 (CurrentState == 1) && (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Addra == 58)) |-> Read);
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 21) && (Addra <= 42) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CPU_rd_addr == 33)) |-> Read);
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Addra == 54)) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl2) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 11) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 10) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 8) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1919593323) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (DoutaReg == 1875245535)) |-> Read);
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) && Reg_apply_1 ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 CPU_rd_apply) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_addr_1 == 0)) |-> Read);
assert property(@(posedge Clk) (Pipeline ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 !CPU_rd_apply_dl2 && (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33206) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) (Reset) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) (!CPU_rd_apply ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (Reg_addr_0 == 6) && (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) && CPU_rd_apply ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_addr_0 == 11)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CPU_rd_addr == 34)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CPU_rd_addr == 58)) |-> Read);
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 15) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_addr_0 == 0)) |-> Read);
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CPU_rd_dout == 1184650125)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 12) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Addra == 20)) |-> Read);
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (Addra == 6) && (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (Reg_addr_0 == 28)) |-> Read);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 Reg_apply_0 ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (Reg_data_0 >= 34021) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CPU_rd_addr == 20)) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_1 == 12) ##1 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 !Pipeline && (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 CPU_rd_apply ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_addr == 12) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (DoutaReg == 502669115) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_0 == 10) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 14) ##3 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 62) ##3 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (DoutaReg == 1875245535) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_addr == 28) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout == 1184650125) ##3 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Addra == 28) ##1 1) |-> Read);
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 19) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CurrentState_reg == 2)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 27)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Douta >= 750149465) && (Douta <= 860574054) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_0 == 24) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState_reg == 2) ##3 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 !CPU_rd_apply_dl2) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 CPU_rd_apply_dl1 ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 34043) && (Reg_data_0 <= 51074) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (NextState == 2)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Addra == 62) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_dout == 1184650125) ##1 1) |-> Read);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_addr == 53) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 24) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) && (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 !Reg_next_0 && (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 25447) && (Reg_data_0 <= 42690) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13) && CPU_rd_apply_dl2) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr == 42)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Addra == 53) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 62) && (Addra <= 63) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 Reg_apply_1 ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 14) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 62) ##3 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (DoutaReg == 1504843187) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 62) && (CPU_rd_addr <= 63) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (DoutaReg == 1515016628) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_1 == 20) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 24) ##3 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_0 == 9) ##1 1) |-> Read);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (CurrentState == 1) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Reg_addr_0 == 0) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Addra == 12) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Dina >= 750197435) && (Dina <= 860581590) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 11)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Addra == 63) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_addr == 62) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_addr == 63) ##1 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && !Reg_apply_0 ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && (Dina == 0) ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 !Reg_apply_0) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 11) ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 31) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6) ##4 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6) ##4 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (StepCounter == 0) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && (CurrentState == 0) ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 45) ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6) ##4 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 !Read) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 33) ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply_dl2 ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 47970) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !Read ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 12) && (Addra <= 63) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 43968) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 29) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 == 10798) ##4 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Douta >= 1424843689) && (Douta <= 2145510399) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 53) && (Addra <= 63) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 6) ##4 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_dout == 1184650125) ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !Reg_apply_0 ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_addr_0 >= 17) && (Reg_addr_0 <= 23) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 (CurrentState == 0)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 Reg_apply_1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_0 == 38690) ##4 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 33) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 58) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && !Pipeline ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 Write) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState_reg == 2) ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (DoutaReg >= 0) && (DoutaReg <= 1993627629) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && (NextState == 0) ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && (StepCounter == 1) ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 0) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && (Reg_addr_1 == 11) ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 Wea) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 7536) && (Reg_data_0 <= 42894) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 26) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) && (StepCounter == 6) ##4 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_0 >= 38690) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && !Reg_next_0 ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 42894) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 (Dina == 0)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) (!Reg_apply_0 ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6) ##4 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 19) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6) ##4 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15583) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 26) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 !CPU_rd_apply_dl2 ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 1) && (CPU_rd_addr <= 21) ##2 (StepCounter == 6)) |-> (CPU_rd_addr >= 25) && (CPU_rd_addr <= 38));
assert property(@(posedge Clk) ((Reg_data_0 >= 13991) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6) ##4 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 14784) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 (StepCounter == 3)) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 33512) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Addra >= 25) && (Addra <= 43) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 0) ##1 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 40) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && Read ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 33) ##2 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 59) ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 (NextState == 0) ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_dout == 1184650125) ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 (StepCounter == 2) ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1647302848) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !CPU_rd_apply ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (Addra >= 22) && (Addra <= 32) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 (Dina == 0) ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((NextState == 1) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 !Wea ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 Pipeline ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 59) ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_1 == 8) ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 21) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 18385) && (Reg_data_1 <= 35868) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 53062) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !CPU_rd_apply_dl1 ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 23) ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 !Reg_apply_0 ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 !Write ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState_reg == 2) ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 !Reg_apply_1 ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 (CurrentState == 0) ##1 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) (!CPU_rd_apply && (Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 5)) |-> CPU_rd_grant);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1708756060) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Addra >= 26) && (Addra <= 42));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 21) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((NextState == 2) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (Reg_data_1 >= 20757) && (Reg_data_1 <= 41946) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 20) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_data_1 >= 17448) && (Reg_data_1 <= 33642) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (Reg_next_0 ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 9) ##2 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 36) && (Addra <= 49) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) && Read ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 == 40959) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 25659) && (Reg_data_0 <= 38286) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 21) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_1 == 2) && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_1 == 56663) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (CPU_rd_addr == 22)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Reg_addr_1 == 14)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 49) && (CPU_rd_addr <= 63) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Dina == 2913512) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 Write) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 Reg_next_0) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 8) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) && Reg_next_0 ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 Wea) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 == 52712) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Reg_addr_0 == 26)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (CPU_rd_addr == 48)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 14) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 33047) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Reg_addr_0 == 27)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Addra == 26)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 Pipeline) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Douta == 2860800) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (Reg_apply_1 ##3 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 31494) && (Reg_data_0 <= 44149) ##2 (CurrentState == 1) && (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_1 == 17510) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Addra == 27)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 19) && (CPU_rd_addr <= 22) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((StepCounter == 7) ##2 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (DoutaReg == 1258345366)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 Reg_apply_1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Reg_addr_1 == 25)) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 0) && (Reg_data_0 <= 15632) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (Addra >= 0) && (Addra <= 29) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (Read ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 38690) && (Reg_data_0 <= 47113) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 25) && (Addra <= 43) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 30) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_1 >= 14349) && (Reg_data_1 <= 27584) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 CPU_rd_apply_dl1 ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!Read ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 18) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 CPU_rd_apply ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((NextState == 2) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (NextState == 1) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 32) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter >= 1) && (StepCounter <= 6) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##2 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 33) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 21681) && (Reg_data_0 <= 43553) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 1) && (StepCounter <= 13) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 32485) && (Reg_data_0 <= 48751) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 12185) && (Reg_data_0 <= 23469) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 42186) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##2 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 29) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 63) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (Read ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 29) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 51) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (Addra >= 30) && (Addra <= 45) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 11));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 50) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 46604) && (Reg_data_0 <= 51909) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 18) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 42729) && (Reg_data_0 <= 65300) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_1 >= 38908) && (Reg_data_1 <= 52103) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((DoutaReg >= 1610108351) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((DoutaReg >= 1610108351) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_1 >= 38828) && (Reg_data_1 <= 53265) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((DoutaReg >= 1791008725) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##2 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 == 50453)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 == 10798)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 10)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Dina == 1995862786)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Addra >= 42) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_1 == 14784)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_dout == 354526506) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 124444430) && (CPU_rd_dout <= 795152222) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 54) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 56) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 == 12) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((CPU_rd_addr == 58) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 18) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 49) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (Reset) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 51) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Douta == 1995812333)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_1 == 18) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 7)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Addra == 12) && (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 == 38690)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 63) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 391) && (Reg_data_0 <= 31893) ##2 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 12) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 18) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_1 ##1 Reg_apply_1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 14) ##1 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1875245535) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 57) && (CPU_rd_addr <= 63) ##1 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 0) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 62) && (Addra <= 63) ##1 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_1 >= 1971) && (Reg_data_1 <= 64442) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((NextState >= 1) && (NextState <= 2) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_dout == 354526506) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !Reg_apply_1 ##1 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 24) ##1 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 58) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 45) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 2) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 18) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 62) && (CPU_rd_addr <= 63) ##1 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##2 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Pipeline ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 21) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_next_0 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_0 && !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1184650125) ##1 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (Pipeline ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState == 1) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 14) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (!Reg_next_0 ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 58) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 2860800) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Read ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (NextState == 1) ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Addra >= 6) && (Addra <= 12) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Pipeline) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 10) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 12) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Write) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Douta == 1995812333) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_0 >= 38690) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra == 12) && (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 10) ##1 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (DoutaReg == 2860800)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 12) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 26)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_0 == 50453) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 13)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_0 >= 50453) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout == 354526506) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 == 14784) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 63) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 22)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 13)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0 ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_0 == 12) && (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Wea) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 63) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_dout == 354526506)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) && (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 14784) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 124444430) && (CPU_rd_dout <= 1856207325) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 10) ##1 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1184650125) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 18) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_1 == 18) && (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 2)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Dina == 1995862786) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 39770) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState == 1)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1875245535) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_dout == 354526506) && (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 26)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_1 >= 18591) && (Reg_data_1 <= 35808) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 26) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (NextState == 1)) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_addr == 58) && (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) ##1 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 40253) && (Reg_data_1 <= 53337) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 27) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (Reg_apply_0 ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (Reg_apply_1 ##1 CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 19) && (CPU_rd_addr <= 25) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Addra >= 40) && (Addra <= 50) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 7) ##2 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2031877618) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 20523) && (Reg_data_1 <= 42292) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 10) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CurrentState == 2) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 403) && (Reg_data_1 <= 30248) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 11) && (Reg_addr_0 <= 16) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (Reg_next_1 ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 40484) && (Reg_data_1 <= 51633) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (!Reg_next_0 ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 21) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 23) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 0) && (Reg_data_0 <= 12981) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 46054) && (Reg_data_0 <= 61996) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 46604) && (Reg_data_0 <= 61996) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 53265) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((NextState == 2) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 23) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CurrentState == 2) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2127945213) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CurrentState >= 1) && (CurrentState <= 2) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra >= 42) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 12) && (CPU_rd_addr <= 24));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 273917728) && (CPU_rd_dout <= 1537256375) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 39) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 28) && (CPU_rd_addr <= 44) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1832917466) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 40) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 38) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 38568) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 18) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 19) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 49195) && (Reg_data_1 <= 53265) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 >= 225) && (Reg_data_1 <= 33316) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 12185) && (Reg_data_0 <= 23469) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 33) && (CPU_rd_addr <= 44) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 17) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 403) && (Reg_data_1 <= 32659) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 == 10798)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21408) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##1 !Reg_next_0 && (StepCounter == 5) ##3 1) |-> Read);
assert property(@(posedge Clk) (!Write && (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 == 38690)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) && (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 16044) && (Reg_data_0 <= 32501) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!Wea && (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##1 (Douta >= 0) && (Douta <= 1775266259) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1765367250) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 25) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 44) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1919547876) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 1775266259) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 45496) && (Reg_data_1 <= 53265) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 1889897953) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 20) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 34043) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 43) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32231) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 42409) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) ((Reg_addr_1 >= 12) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 21) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 5) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 384) && (Reg_data_1 <= 33296) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((NextState == 2) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 225) && (Reg_data_1 <= 33296) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 15) && (CPU_rd_addr <= 27) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 43) && (CPU_rd_addr <= 51) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 20) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 32414) && (Reg_data_0 <= 65348) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr == 17) && Reg_next_1) |-> (Reg_data_1 >= 24995) && (Reg_data_1 <= 38568));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 42292) && (Reg_data_1 <= 65030) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 41764) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 32588) && (Reg_data_0 <= 65348) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 43822) && (Reg_data_1 <= 65113) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 92) && (Reg_data_1 <= 33796) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 30698) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_0 >= 23955) && (Reg_data_0 <= 33512) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 15162) && (Reg_data_0 <= 30241) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (Read ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 33873) && (Reg_data_0 <= 48801) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 36) && (Addra <= 49) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1708726219) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 27) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 32549) && (Reg_data_0 <= 65300) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 33873) && (Reg_data_0 <= 43445) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 327105830) && (Douta <= 1467765166) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((NextState == 2) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31563) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20016) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 8) && (Addra <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 2064493046) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 28741) && (Reg_data_1 <= 41224) ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1647242692) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 29717) && (Reg_data_0 <= 47373) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (StepCounter == 3)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 2118510588) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 273917728) && (CPU_rd_dout <= 1418315177) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 43) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 29717) && (Reg_data_0 <= 47373) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (StepCounter == 2) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 >= 38828) && (Reg_data_1 <= 64442) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31563) && (Reg_data_0 <= 44876) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!Pipeline ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31797) && (Reg_data_0 <= 48166) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 44) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 12185) && (Reg_data_0 <= 23469) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##3 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 28) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) (CPU_rd_apply ##3 !CPU_rd_apply ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (CPU_rd_apply ##3 !CPU_rd_apply_dl1 ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 21) && (Reg_addr_1 <= 31) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2031877618) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_1 >= 12) && (Reg_addr_1 <= 20) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 30698) && (Reg_data_0 <= 46604) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) && (Reg_data_0 >= 203) && (Reg_data_0 <= 33275) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 21) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2141261311) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1657981893) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (!Reg_apply_1 ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra >= 36) && (Addra <= 49) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_apply_1 ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21408) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##3 (Addra == 58) && Reg_next_1) |-> (Reg_data_0 >= 41380) && (Reg_data_0 <= 53994));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 11946) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 41562) && (Reg_data_1 <= 65376) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 1) && (CPU_rd_addr <= 21) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 4) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 0) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 63) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 38) && (Addra <= 63) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 19) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 40) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 31646) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) && CPU_rd_apply_dl2 ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 19) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 21) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1795385302) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((NextState == 2) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 1) && (StepCounter <= 6) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (!Reg_apply_0 && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 15) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 64442) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!CPU_rd_apply && (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 22) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1765367250) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 >= 49329) && (Reg_data_0 <= 65483) ##1 (Addra == 42) ##1 Reg_apply_1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply_dl2 && (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 13)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Reg_apply_1 ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (Reset) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 32408) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 21) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 == 47294) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_0 == 7) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply_dl1 && (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra == 7) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 27) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply && (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((CPU_rd_addr == 11) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 == 46054) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) && (Reg_data_0 >= 203) && (Reg_data_0 <= 23469) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_0 == 27) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !CPU_rd_apply ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 26) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 36006) && (Reg_data_0 <= 48606) ##2 (CurrentState == 1) && (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Read ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 == 50211) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (NextState == 0) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_1 == 25) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_1 == 17510) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 == 40959) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Douta == 1258345366) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Douta >= 1804544) && (Douta <= 1747088336) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter == 11) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((NextState == 2) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 31494) && (Reg_data_0 <= 44149) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_1 == 10) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !CPU_rd_apply_dl1 ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CurrentState == 0) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra >= 25) && (Addra <= 43) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !Reg_apply_0 ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra == 10) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Reg_next_0 ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Dina == 1258395577) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr == 10) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_1 == 32408) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 10) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((DoutaReg == 2860800) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (StepCounter == 0) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Addra == 7) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr == 11) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 79) && (Reg_data_0 <= 20371) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr == 48) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 34043) && (Reg_data_0 <= 51074) ##2 (CurrentState == 1) && (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra == 27) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (!CPU_rd_apply && (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 Pipeline ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr == 55) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 Write ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_addr_1 == 25)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 21) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Write ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 34043) && (Reg_data_0 <= 51074) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 26) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CurrentState == 1)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl2) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0 ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 2) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 Wea ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr == 48) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (StepCounter == 2)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 !CPU_rd_apply_dl2 ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_1 == 3) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (NextState == 1) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CPU_rd_addr == 62)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState == 1) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_next_0 ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra == 27) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 Reg_next_0 ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Addra == 61) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Addra == 62)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 22) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (StepCounter == 0)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_0 == 20) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_1 == 3) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 18) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (NextState == 1)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_0 == 14) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState == 1) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 Wea ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !CPU_rd_apply_dl2 ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 18) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (StepCounter == 1) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 Pipeline) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 Read ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Addra == 7)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Addra == 10)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_0 == 14) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra == 14) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Read ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (DoutaReg == 823144290)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 26) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CPU_rd_addr == 10)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Wea ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_1 == 2) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CPU_rd_addr == 11)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 Write ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Pipeline ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Addra == 14) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Pipeline ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 CPU_rd_apply) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 >= 25659) && (Reg_data_0 <= 38074) ##1 (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (NextState == 1) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 25659) && (Reg_data_0 <= 38286) ##1 (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_0 == 27) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr == 61) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr == 55) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 14) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 50111) && (Reg_data_0 <= 65483) ##1 (Addra == 42) ##1 Reg_apply_1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 34) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 30) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 502669115) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 58) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (Reg_addr_0 == 6) && (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 14) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 0) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1504843187) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (Addra == 6) && (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1875245535) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 13) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 53) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 13) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (DoutaReg == 2050941940) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1875245535) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 58) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 26) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) (!Read ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 25) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 1) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 28) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 20) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_1 ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 11869) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 502669115) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 12) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (Read ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15583) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 29) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 2) && (CPU_rd_addr <= 31) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) && Reg_apply_1 ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 63) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) && (Reg_data_1 >= 32643) && (Reg_data_1 <= 65376) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 3) && (Reg_addr_0 <= 8) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 10) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 58) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 21) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 58) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 12) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 34) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 63) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1504843187) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 12) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) && CPU_rd_apply_dl1 ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 !CPU_rd_apply_dl2 && (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 2) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 30) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 14) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 31) ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 1720211917) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 20) ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) && CPU_rd_apply ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 53) ##3 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 79) && (Reg_data_0 <= 15538) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 36088) && (Reg_data_1 <= 50874) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Douta >= 19252482) && (Douta <= 1720211917) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_addr >= 36) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 4) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 24) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 38568) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 38690) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 31) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 Read) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && (CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Douta == 1995812333) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) (Reset ##2 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_1 == 14784) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 8) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (Reset) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_0 == 12) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr == 12)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 == 18) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 22)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 18) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Addra == 18)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 12)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12873) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CurrentState == 1)) |-> (NextState == 1));
assert property(@(posedge Clk) (Reset) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr == 10)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Dina == 1995862786) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_1 == 32961) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 18)) |-> (NextState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 9) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra == 12) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_addr == 58) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Addra == 10)) |-> (NextState == 1));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Addra == 61)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 !Wea) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 25)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr == 9)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 13) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr == 61)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Addra == 12)) |-> (NextState == 1));
assert property(@(posedge Clk) ((DoutaReg == 502669115) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 9)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 50) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 3)) |-> (NextState == 1));
assert property(@(posedge Clk) (Reset ##1 1) |-> (NextState == 1));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 == 13991) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 21)) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 2)) |-> (NextState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 225) && (Reg_data_1 <= 20193) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 !Write) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##2 (StepCounter == 6) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 15186));
assert property(@(posedge Clk) ((Reg_addr_1 == 13) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_dout == 1037268347)) |-> (NextState == 1));
assert property(@(posedge Clk) ((Reg_data_0 == 50453) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 1791280597) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((Addra == 31) && (StepCounter == 6) ##4 1) |-> (NextState == 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (DoutaReg == 2050941940)) |-> (NextState == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) && (Reg_data_0 >= 35498) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##2 (Addra == 42) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 65483) ##1 (Addra == 42) ##1 Reg_apply_1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14349) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 25342) && (Reg_data_1 <= 39142) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (Read ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 39) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 19319) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 13) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) && (Reg_data_0 >= 12763) && (Reg_data_0 <= 22911) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (NextState == 2));
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 79) && (Reg_data_0 <= 14249) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 2) && (StepCounter <= 6) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) && (Reg_data_0 >= 13672) && (Reg_data_0 <= 26276) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) && Pipeline ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_data_0 >= 50258) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 12185) && (Reg_data_0 <= 23469) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 == 52712) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_1 == 39548) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 10) ##3 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && (Reg_data_0 >= 29431) && (Reg_data_0 <= 42690) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra == 7) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && (Reg_data_0 >= 21819) && (Reg_data_0 <= 43366) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 == 7) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 327105830) && (Douta <= 1467765166) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr == 55) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 == 40959) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 == 56663) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 == 3) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 == 2) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 24) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) && Read ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 14604) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 == 11847) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) && CPU_rd_apply_dl2 ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr == 11) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr == 55) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_1 == 3) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 25447) && (Reg_data_0 <= 42690) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 7) ##3 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 8) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra == 14) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (Reset) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 == 17510) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 == 14) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 10) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 2) && (StepCounter <= 6) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 == 14) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra == 14) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 25) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 29375)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply_dl2) |-> (NextState == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 53) && (Addra <= 63)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 42894)) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (StepCounter == 0)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 == 50211) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 == 26) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 11) ##3 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 Write) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_1 == 22)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CurrentState == 2) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (NextState == 0)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 Read) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (DoutaReg == 2860800)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 25) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra == 26) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr == 10)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr == 55)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) && (Reg_data_0 >= 39541) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 == 27) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 == 25) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 == 32408) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_1 == 10)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr == 22) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 19042) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr == 11)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 31892) && (Reg_data_0 <= 48809) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra == 27) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 == 18)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CurrentState == 0)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr == 48) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 == 27) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr == 9)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 79) && (Reg_data_0 <= 12698) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((NextState == 2) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 == 14)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !Reg_apply_0) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Pipeline ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 11) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr == 48) && (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_1 == 3)) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 12) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14008) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Reg_next_0 ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 Wea) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_1 == 14) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra == 27) ##1 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 10) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 92) && (Reg_data_1 <= 33796) && CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 1172674443) && (CPU_rd_dout <= 1537256375) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 225) && (Reg_data_1 <= 17510) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 21) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((DoutaReg >= 183252245) && (DoutaReg <= 1628727234) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 31494) && (Reg_data_0 <= 44149) ##2 (CurrentState == 1) && (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) && (Reg_data_1 >= 33585) && (Reg_data_1 <= 49118) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 32485) && (Reg_data_0 <= 48751) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 20) && Reg_apply_1 ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 14722) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49036) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 17510) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 39) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 40959) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 19) && (Reg_addr_0 <= 25) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 24) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 51074) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 2118510588) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Addra == 27) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) && (Reg_data_1 >= 41562) && (Reg_data_1 <= 65376) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_1 == 25) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 2646) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (DoutaReg == 1258345366) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 56663) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Addra == 18) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) && (Reg_data_0 >= 16333) && (Reg_data_0 <= 32693) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 !CPU_rd_apply ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (CPU_rd_addr == 48) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 11) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 1) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 Read ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_0 == 18) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) && Reg_next_0 ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra == 1) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 9) ##4 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 2) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_1 == 22) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 8210) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Douta == 2860800) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 !CPU_rd_apply_dl1 ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 16205) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (CPU_rd_addr == 9) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Dina == 2913512) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_0 == 27) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Addra >= 17) && (Addra <= 38) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 7) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 12) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 52712) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 57) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Addra == 27)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0 ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (CPU_rd_addr == 11)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_0 == 26) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_0 == 26) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Addra == 26) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_1 ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Addra == 7)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_1 == 2) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_1 == 14) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15538) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (CPU_rd_addr == 22) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 1775266259) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (CPU_rd_addr == 48)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 Pipeline) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_0 == 14) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (DoutaReg == 2860800)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 Read) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Addra == 14) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 !CPU_rd_apply_dl1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_addr_0 == 7)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_addr_0 == 27)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1) ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1) ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11) ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57) ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Addra == 26) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 24) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (CPU_rd_addr == 22) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 Write ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 !CPU_rd_apply) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 !CPU_rd_apply_dl2) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 53) ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 273917728) && (CPU_rd_dout <= 1418315177) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 5) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 Wea ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 0) ##1 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1) ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 53) ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_1 == 14) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_1 == 3) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1) ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 26) ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 Reg_apply_1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 Reg_next_0) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 502669115) ##2 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (CPU_rd_addr == 21) ##2 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (CPU_rd_addr == 55) ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Addra == 18)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_addr_0 == 18)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 23627) && (Reg_data_1 <= 29375) ##1 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (CPU_rd_addr == 9)) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 15362) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_apply_1 ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 1889897953) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Pipeline) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 14)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 43971) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 == 13991) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 31) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 26)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 1720211917) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 42730) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Wea) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 33512) ##1 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((DoutaReg == 502669115) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr == 50) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 12443) && (Reg_data_1 <= 24839) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 40) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 42509) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 == 13) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (DoutaReg == 2860800)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 32961) && (Reg_data_1 <= 43968) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState == 1)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 == 32961) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 26)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 39) && (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra == 31) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Write) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 18885) && (Reg_data_1 <= 36088) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 33) && (CPU_rd_addr <= 50) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_0 == 31) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 30)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 26) ##1 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (NextState == 1)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 34234) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 53) && (Addra <= 62) ##1 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 7605) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 12) && (CPU_rd_addr <= 62) ##1 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Pipeline ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((DoutaReg >= 19252482) && (DoutaReg <= 1720211917) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 2860800) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_1 && (Reg_addr_1 == 11) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_1 ##1 (Reg_addr_1 == 1)) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((StepCounter == 6) && Reg_apply_1 ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 34) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_1 ##1 !Reg_apply_1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 14) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 502669115) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Read ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 21) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 62) ##1 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState == 1) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 18) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 34) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 18) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (NextState == 1) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 13) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 2) ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 50) && (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 1) && (Addra <= 62) ##1 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 39243) && (Reg_data_1 <= 52894) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Write ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 !CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 55185) && (Reg_data_0 <= 65483) ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (Wea ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 20878) && (Reg_data_0 <= 42690) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 19259) && (Reg_data_1 <= 36412) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 1788252629) && (Douta <= 1989433325) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 1791280597) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 43) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 11) && (Reg_addr_0 <= 16) ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1657981893) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31797) && (Reg_data_0 <= 48166) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##4 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (!Reg_apply_1 ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1765367250) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 33873) && (Reg_data_0 <= 43445) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 24494) && (Reg_data_1 <= 38774) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (Pipeline ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 25) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1856207325) ##1 CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 24836) && (Reg_data_1 <= 38774) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 7) && (Reg_addr_1 <= 14) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 18591) && (Reg_data_1 <= 35808) && CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 11933) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 == 1) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 == 28) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 27) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 50) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 38568) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout == 1418315177) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (!Reg_apply_0 && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 225) && (Reg_data_1 <= 33296) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 == 25) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 2557)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 54793) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 15) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CPU_rd_addr == 23) && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 57008)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 21) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 1971)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_0 == 40959) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !Reg_apply_0 ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter == 10) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##1 CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !CPU_rd_apply_dl1 ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (CPU_rd_apply ##2 CPU_rd_apply_dl1 ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !CPU_rd_apply ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr == 10) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 18) && (StepCounter >= 10) && (StepCounter <= 13) ##4 !Pipeline) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((DoutaReg == 2860800) && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (CPU_rd_apply ##2 CPU_rd_apply ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra == 10) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (NextState == 0) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Read ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_1 == 10) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 == 17510) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (StepCounter == 0) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CurrentState == 0) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) && (StepCounter >= 10) && (StepCounter <= 13) ##4 !Pipeline) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 25) ##1 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (StepCounter == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CPU_rd_addr == 11) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Addra == 7) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_0 >= 11847) && (Reg_data_0 <= 46054) && (StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 48) ##1 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_1 == 3) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_addr_0 == 3) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && CPU_rd_apply_dl2 ##2 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 Reg_next_0 ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 !Pipeline && (Reg_addr_1 == 10)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr == 48) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_1 == 2) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 18) && (StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) && (StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (CPU_rd_addr == 7)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 !CPU_rd_apply) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CPU_rd_addr == 62) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_1 >= 20757) && (Reg_data_1 <= 42409) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (StepCounter == 0)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr == 55) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (!Pipeline && (StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 18) && (StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Addra == 7) && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 !CPU_rd_apply_dl2 ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (Reg_addr_0 == 7)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) && (Reg_data_0 >= 35724) && (Reg_data_0 <= 53211) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra == 27) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 !CPU_rd_apply_dl1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CurrentState == 1) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !CPU_rd_apply_dl2 ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 46054) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (Addra == 10)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Addra == 14) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (NextState == 1)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 1) && (StepCounter <= 8) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (NextState == 1) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_addr_1 == 25) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 Pipeline ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CurrentState == 1) ##4 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 Pipeline ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 Read ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !Write ##1 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (CPU_rd_addr == 10)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 !Read) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Addra >= 7) && (Addra <= 18) && (StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_0 == 14) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (DoutaReg == 823144290) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Addra == 62) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Dina == 0) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_0 == 27) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 Write) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Reg_apply_1 ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter == 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter == 11) ##3 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_0 == 20) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (Reg_addr_0 == 4)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_1 == 25) ##3 !Pipeline) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 CPU_rd_apply_dl2) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter == 13) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (Addra == 7)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42409) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 Wea ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 !Reg_apply_0) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !Wea ##1 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr == 61) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (StepCounter == 3)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_data_0 >= 46054) && (Reg_data_0 <= 50211) ##3 !Pipeline) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_addr == 11) && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 !Reg_apply_1 ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (StepCounter == 2) ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_1 == 47294) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Addra == 61) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_data_0 >= 22660) && (Reg_data_0 <= 50211) ##1 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_0 == 7) && (StepCounter >= 10) && (StepCounter <= 13) ##4 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##2 (Reg_addr_1 == 10)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 Wea) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##4 (Reg_addr_1 == 0)) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 41764) && (Reg_data_1 <= 65535) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 Write ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_1 == 25) ##1 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##1 CPU_rd_apply ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_data_0 >= 46054) && (Reg_data_0 <= 50211) ##1 (CurrentState == 1) ##2 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##1 CPU_rd_apply_dl1 ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##2 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 41600) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 41260) && (Reg_data_0 <= 53994) ##2 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 42409) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##1 Reg_apply_0 ##1 1) |-> (Reg_data_0 >= 21459) && (Reg_data_0 <= 43559));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##1 CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 22) && (Addra <= 33) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 52273) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##2 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) && CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##3 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 24) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 Reg_apply_0) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##3 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) && (Reg_addr_0 >= 9) && (Reg_addr_0 <= 18) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 37732) && (Reg_data_1 <= 51633) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_1 >= 20523) && (Reg_data_1 <= 42292) && CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 52671) && (Reg_data_1 <= 65535) ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra == 48) && (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 == 19450)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 == 31797)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra == 23) && (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 10) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && (Reg_addr_0 == 30)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 == 36542)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 23) && (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 == 56789)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Addra == 14) && (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Dina == 904101780)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##3 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 == 58969)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && (NextState == 1)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 == 43561)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Dina == 25942938)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 9) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && (Reg_addr_0 == 23)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 == 26982)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && (Reg_addr_0 == 3)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484) && Reg_next_1) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 >= 28741) && (Reg_data_1 <= 41224) && CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 20524) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((Addra == 39) && (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_1 == 27799)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 32485) && (Reg_data_0 <= 48166) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 42) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12873) ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 50258) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 32414) && (Reg_data_0 <= 65348) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 11884) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344) ##2 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 36088) && (Reg_data_1 <= 51215) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_0 >= 5366) && (Reg_data_0 <= 22660) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_1 >= 36267) && (Reg_data_1 <= 50943) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 20967) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (Reg_data_0 >= 32414) && (Reg_data_0 <= 49329));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_addr_0 == 27) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Addra == 26) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Addra == 14) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (CPU_rd_addr == 22) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (CPU_rd_addr == 62) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 !CPU_rd_apply) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_addr_0 == 3) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Addra == 26) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) (!Pipeline && (StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 !CPU_rd_apply_dl2 ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 10) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Douta >= 894090602) && (Douta <= 2083787256) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (StepCounter == 2) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_addr_1 == 14) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 39548) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 (NextState == 1)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 !Read) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_0 >= 5366) && (Reg_data_0 <= 11847) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (CPU_rd_addr == 48) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 Reg_next_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14008) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 14) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_1 == 14) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_0 >= 5366) && (Reg_data_0 <= 40959) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_addr == 55) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 == 11847) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 !Reg_apply_0) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_1 == 3) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_addr_0 == 26) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter == 12) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 (Addra == 7)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Dina >= 0) && (Dina <= 1258395577) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 == 39548) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 22) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (StepCounter >= 0) && (StepCounter <= 12) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 61) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Douta >= 894090602) && (Douta <= 1615821760) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 55) && (CPU_rd_addr <= 61) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_0 == 26) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 !CPU_rd_apply_dl1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Addra == 27) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 3) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Addra == 62) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (DoutaReg == 823144290) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Addra >= 10) && (Addra <= 61) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr == 22) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 19)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_1 >= 38161) && (Reg_data_1 <= 51648)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_1 >= 18640) && (Reg_data_1 <= 24314)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 !CPU_rd_apply_reg) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 CPU_rd_grant) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra >= 29) && (Addra <= 32)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra >= 44) && (Addra <= 51)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (StepCounter == 0)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 15)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 Reg_apply_0) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 34)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 48) ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (CPU_rd_addr == 48)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Addra == 7) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (DoutaReg == 2860800) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_addr_0 == 18) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Addra == 10) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter == 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 == 56663) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 == 46054) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (StepCounter >= 0) && (StepCounter <= 11) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 == 2646) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_0 == 20) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 26) && (StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 !Write ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_addr == 57) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Dina == 0) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr == 21) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_addr_1 == 22) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Dina == 0) && (NextState == 1)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 32408) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_data_0 >= 21132) && (Reg_data_0 <= 52712) ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_data_1 >= 10456) && (Reg_data_1 <= 17510) ##3 (Dina == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr == 11) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_addr_1 == 2) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CurrentState == 0) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_1 == 22) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Addra >= 18) && (Addra <= 61) ##2 (Dina == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Addra == 61) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Addra == 7) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 26) && (StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Reg_addr_0 == 3)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Addra == 27)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 !Wea ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_1 == 11) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Addra == 7) && (Dina == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Reg_addr_0 == 14)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (CPU_rd_addr == 9) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Douta >= 1258345366) && (Douta <= 2083787256) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Douta >= 1258345366) && (Douta <= 1615821760) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Reg_addr_0 == 20) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_addr_1 == 10) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (Addra == 18) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (StepCounter == 1) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 18) && (StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_0 == 18) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_1 == 2) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_0 == 7) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Addra == 10) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_0 == 1) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Addra == 14)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (NextState == 0) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 46054) && (StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 Reg_next_0) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Reg_addr_1 == 3)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Addra == 1) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Addra == 61) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) && CPU_rd_apply_dl2 ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 23) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 !CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 20) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 10) ##3 (Dina == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_1 == 10) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_addr_1 == 2) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) && (StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (StepCounter == 0) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 == 51074) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (StepCounter == 1) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 18) && (StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 !Reg_apply_0 ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (CPU_rd_addr == 61) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (StepCounter == 2)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 !Reg_apply_0 ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 25) ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_data_1 >= 10456) && (Reg_data_1 <= 26849) ##3 (Dina == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (CPU_rd_addr == 7)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (CPU_rd_addr == 55)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 27) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (CPU_rd_addr == 10) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 == 47294) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##3 (CPU_rd_addr == 9) ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (CPU_rd_addr == 61) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Addra == 62)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (StepCounter == 0) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr == 10) ##3 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter == 8) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (CPU_rd_addr == 62)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 == 52712) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Reg_addr_0 == 27)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Reg_addr_1 == 0)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_addr == 11) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (StepCounter == 3)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_1 == 2) && (StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 (Reg_addr_0 == 4)) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 >= 36267) && (Reg_data_1 <= 50943) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Addra == 18) ##2 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##2 (Addra >= 18) && (Addra <= 61) ##1 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##2 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr == 55) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 25342) && (Reg_data_1 <= 38568) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 == 39548) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 11847) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 36267) && (Reg_data_1 <= 51471) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1504843187) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 10) ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 29) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 22) ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 20) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Addra == 14) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_data_0 >= 21132) && (Reg_data_0 <= 46054) ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 28) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 20) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 12) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 !CPU_rd_apply_dl1 ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_0 == 14) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 !CPU_rd_apply ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 13893) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_data_1 >= 10456) && (Reg_data_1 <= 17510) ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (Reg_data_1 >= 10456) && (Reg_data_1 <= 26849) ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 22) && (StepCounter >= 7) && (StepCounter <= 13) ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) ##2 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 3) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) && Reg_apply_1 ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 20411) && (Reg_data_1 <= 42165));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply && !Read && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_addr_0 == 18) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 Read ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) && Reg_next_0 ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Addra == 26) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (CPU_rd_addr == 48) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 57) && (CPU_rd_addr <= 63) ##1 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_addr_1 == 14) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Addra == 27) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 Reg_next_0 ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (CPU_rd_addr == 11) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 2860800) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Addra == 7) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState == 1) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Douta == 2860800) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 Pipeline ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_dout == 1184650125) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (StepCounter == 0) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 33) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Addra == 18) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 18) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 56663) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState_reg == 2) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 2) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Dina == 2913512) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##3 !CPU_rd_apply && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 10798) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (CPU_rd_addr == 22) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (CPU_rd_addr == 10) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 21132) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Pipeline ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 39238) && (Reg_data_0 <= 52122) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##3 !CPU_rd_apply_dl1 && (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_next_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (StepCounter == 5) && CPU_rd_apply_dl2) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 62) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Read ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState_reg == 2) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (StepCounter == 5) && Reg_apply_1) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra == 26) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 14) ##1 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 14) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Reg_addr_1 == 2) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 46054) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 !Reg_apply_0 ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 47294) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 56663) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 == 38690) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 26849) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_addr_0 == 26) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (NextState == 1) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout == 1184650125) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 !CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 7) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (StepCounter == 1) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 21) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 18) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 11) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Addra == 7) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_apply_0 ##1 Reg_apply_1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 52712) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (CPU_rd_addr == 9) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (CPU_rd_addr == 61) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Addra == 10) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_addr_1 == 22) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 11) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Reg_addr_0 == 20) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 33) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (CurrentState == 0) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_apply_0 ##1 (Reg_addr_1 == 14)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 62) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 2) ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (NextState == 0) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Dina == 0) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 24) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 (Reg_addr_1 == 10) ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Addra == 61) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Reg_addr_0 == 27) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 19) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_data_1 >= 1651) && (Reg_data_1 <= 11946) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 51) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 >= 1) && (Reg_addr_1 <= 5) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Douta >= 903085931) && (Douta <= 966153075) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr >= 46) && (CPU_rd_addr <= 51) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 15) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_0 >= 64386) && (Reg_data_0 <= 65063) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2060905461) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (StepCounter == 0) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_data_0 >= 64386) && (Reg_data_0 <= 65063) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 24) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 35) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_1 >= 18640) && (Reg_data_1 <= 21055) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_0 >= 6408) && (Reg_data_0 <= 20500) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 20) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra >= 29) && (Addra <= 32) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_1 >= 1) && (Reg_addr_1 <= 5) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (NextState == 2) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_data_1 >= 19303) && (Reg_data_1 <= 22626) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CurrentState_reg == 1) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CurrentState == 1) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_0 >= 60155) && (Reg_data_0 <= 65063) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 >= 10) && (Reg_addr_0 <= 13) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_0 >= 6408) && (Reg_data_0 <= 20500) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CurrentState_reg == 1) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra >= 29) && (Addra <= 32) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr >= 35) && (CPU_rd_addr <= 39) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CurrentState_reg == 1) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (CurrentState == 1) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (StepCounter >= 2) && (StepCounter <= 3) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 35) && (CPU_rd_addr <= 39) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CurrentState == 1) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 25) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (CurrentState_reg == 1) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 15) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra >= 44) && (Addra <= 51) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (StepCounter >= 2) && (StepCounter <= 3) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 17274) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 42894) && (Reg_data_0 <= 51074) ##1 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##1 Write ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 37254) && (Reg_data_1 <= 51471) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_addr_0 == 3)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (NextState == 1)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_addr_0 == 27)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Write) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (DoutaReg == 2860800) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 53062) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##1 Wea ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##1 !Reg_next_0 ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !CPU_rd_apply) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 22)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_dout == 1184650125)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Pipeline) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Addra == 62)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_addr_1 == 2)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##2 !Wea ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Addra == 14)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0 ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Addra == 10) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_addr_1 == 3)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##2 !Write ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 Write) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 26)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 58)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState == 1)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (DoutaReg == 823144290)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Addra == 18) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Reg_addr_1 == 22) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 26) && (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_addr_0 == 14)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##1 !Pipeline ##2 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 Reg_next_0) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !Reg_apply_1 ##1 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Reg_addr_0 == 18) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 59)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 12) ##1 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !CPU_rd_apply_dl1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 58)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Addra == 61)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (StepCounter == 0) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (StepCounter == 1)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 !Reg_apply_0 ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (CPU_rd_addr == 10) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_1 == 8)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 24) ##1 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Addra == 27)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (CPU_rd_addr == 9) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 59)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (DoutaReg == 2050941940)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (StepCounter == 2)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##2 (Reg_addr_1 == 10) ##1 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 Read) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState_reg == 2)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1504843187) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 Wea) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (DoutaReg == 2860800)) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##3 (Reg_addr_0 == 20)) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 12) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Wea) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) && CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1) ##2 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 12) && (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 6) && (Addra <= 12) && (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (Read ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 40) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 18215) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 Reg_apply_0) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 4) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 10) ##1 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 20585) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 Reg_apply_0) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 Reg_apply_0) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##1 !CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 13) && (Reg_addr_0 <= 30) ##4 (CPU_rd_dout == 1418315177) && (CurrentState == 0)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 33107) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 0) && (StepCounter <= 8) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 Reg_apply_0) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 5) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (Read ##1 !CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg == 2860800) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 42) && (Addra <= 63) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Reg_apply_1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 == 40959)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (Reset) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 10)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 !CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Read) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra == 7) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 == 46054)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 90) && (Reg_data_1 <= 20757) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 49) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 == 47294)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 == 17510)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 6) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 == 7) && (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 44) && (Addra <= 63) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 8) ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 8) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 2) && (StepCounter <= 8) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 Reg_apply_1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 (Reg_addr_1 == 11)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 CPU_rd_apply_dl2) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 7) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 12185) && (Reg_data_0 <= 23469) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 !CPU_rd_apply) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!Write ##1 !CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) && Reg_apply_1 ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (!Wea ##1 !CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 14) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 12) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 !CPU_rd_apply_dl1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##1 CPU_rd_apply_dl1 ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##1 CPU_rd_apply ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 !CPU_rd_apply_dl2 && (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 42409) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 7) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 9) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 52273) && (Reg_data_1 <= 65298) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 39) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 46213) && (Reg_data_1 <= 64822) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 12) && (Addra <= 24) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 11869) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 25) && CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 39) && (Addra <= 63) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12873) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 6) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14008) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##2 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) && (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((DoutaReg >= 140380432) && (DoutaReg <= 1640813507) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 20524) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 25342) && (Reg_data_1 <= 38568) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1025522042) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 41562) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Addra >= 45) && (Addra <= 63) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 18371) && (Reg_data_1 <= 35868) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 38568) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_addr >= 11) && (CPU_rd_addr <= 26) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 14722) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 38) && (Addra <= 63) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_0 >= 16509) && (Reg_data_0 <= 33275) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 !CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 21408) && (Reg_data_0 <= 43445) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15538) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr == 63)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra == 63)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 >= 5) && (Reg_addr_1 <= 6)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 20) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 Reg_apply_0) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_0 >= 34897) && (Reg_data_0 <= 39331)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 !CPU_rd_apply_reg) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg >= 549586241) && (DoutaReg <= 564794179)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg >= 1246438292) && (DoutaReg <= 1370123683)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_1 >= 12453) && (Reg_data_1 <= 12768)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_0 >= 10288) && (Reg_data_0 <= 13074)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_0 >= 4646) && (Reg_data_0 <= 5445)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 CPU_rd_grant) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg >= 35648260) && (DoutaReg <= 116389645)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 (Reg_addr_1 == 24) && (StepCounter == 4) ##3 1) |-> (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##2 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 20967) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Addra >= 40) && (Addra <= 51) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_dout >= 763538779) && (CPU_rd_dout <= 1262485910) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 64822) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 16) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 21) ##2 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Pipeline ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 16) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 42409) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 12185) && (Reg_data_0 <= 23469) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 18857) && (Reg_data_1 <= 36188) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 18371) && (Reg_data_1 <= 35868) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Addra >= 36) && (Addra <= 49) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 36306) && (Reg_data_1 <= 51215) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 12443) && (Reg_data_1 <= 24995) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 1427493290) && (Douta <= 2145510399) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 33)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 33)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState_reg == 2)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_dout == 1184650125)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Addra == 27) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Dina == 2913512) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 == 52712) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (DoutaReg == 1258345366) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reg_next_0 ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 Pipeline ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Reg_addr_0 == 27) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 18) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta == 2860800) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta >= 1429992874) && (Douta <= 2145510399) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 Reg_next_0 ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (CPU_rd_addr == 48) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (!CPU_rd_apply && (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 56663) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 2) && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Reg_addr_1 == 25) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((NextState == 2) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 32786) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 641417036) && (CPU_rd_dout <= 1262485910) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 30) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 32933) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 11)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) && Reg_next_0 ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((DoutaReg == 502669115) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (DoutaReg == 2860800) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 Write ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout == 1184650125) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra == 12) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 Read ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 Wea ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (CPU_rd_addr == 55) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 (Addra == 7)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 52) && (Addra <= 63) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Dina == 1995862786) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 13991) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 50) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 (Addra == 27)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta >= 1949195240) && (Douta <= 2064493046) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Reg_addr_0 == 26) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 14784) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (Addra == 14) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 9) ##4 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 40959) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (CPU_rd_addr == 22) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (Reg_addr_1 == 3) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 Write ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 62) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 !CPU_rd_apply_dl1 ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 !CPU_rd_apply ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 12) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 31) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 Wea ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 17510) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) && Read ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 9) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Douta == 1995812333) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 58) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!Reg_apply_1 ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Pipeline ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 (Reg_addr_0 == 7)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 Reg_apply_1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 Reg_next_0) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 32961) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 14) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (Addra == 18) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 Pipeline) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (Reg_addr_0 == 18) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Addra == 26) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 (Reg_addr_0 == 27)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 12) ##4 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 51) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra == 31) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 38690) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 50453) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 18) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 (CPU_rd_addr == 11)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 (Reg_addr_1 == 14) ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 24) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState_reg == 2) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 13) && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 62) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (Reset) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 !CPU_rd_apply_dl2) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 11) ##4 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 (CPU_rd_addr == 48)) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (Reg_addr_1 == 22) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 10798) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 20) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##1 Reg_apply_1 ##2 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (CPU_rd_addr == 9) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##2 (Reg_addr_0 == 14) ##1 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Dina >= 427427893) && (Dina <= 768395541) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Douta >= 427414322) && (Douta <= 768338267) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 32786) && (Reg_data_1 <= 64822) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 == 38690) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (!Reg_apply_1 ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter == 7) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) && (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 10) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter == 13) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 == 10798) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 14)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 6) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 10)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 14) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState_reg == 2)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 63)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 1767182802) && (Douta <= 1920551396) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 502669115)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 62)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 43) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##1 (Addra >= 14) && (Addra <= 30) ##2 (StepCounter == 5)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1875245535)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 26)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 12)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 24)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 53)) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (Reg_next_1 ##1 CPU_rd_grant ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 !CPU_rd_apply_reg ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 43) && (CPU_rd_addr <= 48) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CurrentState == 0) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (NextState == 0) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 2905) && (Reg_data_0 <= 8772) ##4 (CPU_rd_dout == 1418315177) && (CurrentState == 0)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##4 (CPU_rd_addr == 21) && Reg_next_1) |-> (Reg_addr_0 >= 15) && (Reg_addr_0 <= 23));
assert property(@(posedge Clk) ((Reg_data_1 >= 53062) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Addra >= 47) && (Addra <= 63) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_1 >= 38908) && (Reg_data_1 <= 52427) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 5) ##4 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 19) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 27) && (CPU_rd_addr <= 43));
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##2 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 64822) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_1 >= 10204) && (Reg_data_1 <= 10798) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_0 >= 10218) && (Reg_data_0 <= 15035) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 35) && (CPU_rd_addr <= 36) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) && (Reg_data_0 >= 27687) && (Reg_data_0 <= 41395) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Douta >= 1775266259) && (Douta <= 1975037419) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 22) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_apply_0 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 92) && (Reg_data_1 <= 20757) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20928) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 7) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 38772) && (Reg_data_1 <= 52273) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (Reg_next_0 ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 26) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 13) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 14) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((Reg_data_0 >= 20936) && (Reg_data_0 <= 20990) && Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 6) ##1 Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 13) ##1 Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 52740) && (Reg_data_1 <= 53062) && Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 == 53062) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 13) ##1 Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((StepCounter == 5) && Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 7) ##1 Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 30881) && (Reg_data_0 <= 31633) && Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 4) ##1 Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Read ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 36) && (Reg_data_0 <= 12698) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 16) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 92) && (Reg_data_1 <= 17993) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 26) && (Addra <= 43) ##2 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 12) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 36) && (Reg_data_0 <= 15632) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) && (Reg_data_0 >= 20206) && (Reg_data_0 <= 42957) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 18371) && (Reg_data_1 <= 35868) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 7) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 53062) && (Reg_data_1 <= 65535) ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CurrentState == 1) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra == 14) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_1 >= 7769) && (Reg_data_1 <= 10193) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 CPU_rd_grant ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra >= 48) && (Addra <= 52) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((StepCounter == 4) ##1 Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (NextState == 1) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 !CPU_rd_apply_reg ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 == 1) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 26) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && Reg_apply_1 ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (!CPU_rd_apply ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 == 21132)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 == 50211)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((DoutaReg == 1258345366) && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Dina == 1258395577)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr == 48) && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 == 32408)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) && CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Pipeline ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 == 26849)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Douta == 1258345366)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && Reg_apply_1) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 19) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter == 9)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && Reg_next_0) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 9) ##2 1) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 == 25) && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr == 26) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 43559) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && Wea) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 == 24) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_addr_0 == 27) && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 26) && (CPU_rd_addr <= 47) ##4 (CPU_rd_dout == 1418315177) && (CurrentState == 0)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) && CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && Write) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_1 >= 31892) && (Reg_data_1 <= 33175) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_0 >= 51568) && (Reg_data_0 <= 53785) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 == 0) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 7) ##2 1) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 26) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 25) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 21579) && (Reg_data_1 <= 31646) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 6) && (CPU_rd_addr <= 47) ##4 (CPU_rd_dout == 1418315177) && (CurrentState == 0)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Addra >= 45) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Reset) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 5) && (CPU_rd_addr <= 26) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Addra == 32) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##1 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) (Reset ##3 1) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 31) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 590922054) && (CPU_rd_dout <= 1418315177) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 51829) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 13) && (Reg_addr_0 <= 30) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Addra == 35)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 == 4322) ##4 1) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 2031877618) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 42409) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 0) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 12) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 58) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 25844) ##4 1) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 2905) && (Reg_data_0 <= 31633) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 5) && (CPU_rd_addr <= 58) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##4 !Wea && (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 21579) && (Reg_data_1 <= 41764) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) && (Reg_data_0 >= 32549) && (Reg_data_0 <= 49036) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 10) ##4 1) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 11) ##3 1) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##4 !Reg_apply_1 && (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 26) && (CPU_rd_addr <= 47) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 26) && (CPU_rd_addr <= 38) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##4 (CPU_rd_dout == 1418315177) && (NextState == 0)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##4 (CPU_rd_dout == 1418315177) && CPU_rd_apply_dl1) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 2905) && (Reg_data_0 <= 8772) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 1418315177) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 58) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##4 (CPU_rd_addr == 35)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 6) && (CPU_rd_addr <= 47) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1875245535) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_dout == 354526506) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 36) && (Reg_data_0 <= 21408) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 2557) && (Reg_data_0 <= 23212) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##4 !Write && (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##4 !CPU_rd_apply_dl2 && (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 2557) && (Reg_data_0 <= 25745) && Reg_next_1 ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && !Reg_next_0 ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !CPU_rd_apply_dl1 ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Addra == 61)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 2)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (NextState == 2)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 (Dina == 0)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && (Reg_addr_1 == 11) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 11) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 !Reg_apply_0 ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 Pipeline ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && !Pipeline ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 Write) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 !Write ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && (StepCounter == 1) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 (StepCounter == 2) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 !Read) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && (NextState == 0) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 !CPU_rd_apply_dl2) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Addra == 42)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_dout == 1184650125) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_dout == 1184650125) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 23) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 50453) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 !Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_1 == 8) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 40) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 (Dina == 0) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 59) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && (Dina == 0) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 Wea) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 13991) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 !Reg_apply_0) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 18) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 59) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra == 12) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 !Wea ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 (CurrentState == 0) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 30) ##1 (StepCounter == 6) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) ((Douta == 1995812333) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 (StepCounter == 3)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 31) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState_reg == 2) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 33) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 12) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 43968) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##2 (CurrentState == 0)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 11) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 33) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState_reg == 2) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && !Reg_apply_0 ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 11)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && Read ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 27)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !CPU_rd_apply ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout == 354526506) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Dina == 1995862786) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_dout == 1037268347)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 !CPU_rd_apply ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply && (CurrentState == 0) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 14784) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 58) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CurrentState_reg == 2)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 !CPU_rd_apply_dl1 ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply ##1 (NextState == 0) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 12) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 9)) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 58) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 16) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 20016) && (Reg_data_1 <= 41946) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 33512) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 39541) && (Reg_data_0 <= 52335) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (StepCounter == 0) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 13) ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_dout == 354526506) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 8) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 26) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 26) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 0) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 13) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 53) && (Addra <= 63) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 33) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 7536) && (Reg_data_0 <= 42894) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 0) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 22282) && (Reg_data_1 <= 25844) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Write ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !Reg_apply_0 ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##3 (StepCounter >= 8) && (StepCounter <= 10) ##1 1) |-> (Reg_data_1 >= 18199) && (Reg_data_1 <= 35619));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 2) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 12) && (Addra <= 63) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_1 >= 225) && (Reg_data_1 <= 31254) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 == 10798) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 38690) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) && (StepCounter == 6) ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply_dl2 ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 13) ##1 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !Read ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 42894) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 38690) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##2 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 26) && (CPU_rd_addr <= 33) ##4 (CPU_rd_dout == 1418315177) && (CurrentState == 0)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 47970) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Wea ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 37816) && (Reg_data_1 <= 50874) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 62) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout == 354526506) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 14) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_1 >= 225) && (Reg_data_1 <= 21110) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout == 1184650125) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 24) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Douta >= 750149465) && (Douta <= 860574054) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 24) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState_reg == 2) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 10) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1887582177) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Dina >= 750197435) && (Dina <= 860581590) ##1 !CPU_rd_apply ##2 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 63) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1875245535) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 36088) && (Reg_data_1 <= 51215) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 12) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reg_next_1 ##3 CPU_rd_apply_dl2 ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 62) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 63) ##3 1) |-> (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42352) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 14) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 30) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##4 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr >= 17) && (CPU_rd_addr <= 29) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 2031877618) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1920551396) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 2905) && (Reg_data_0 <= 4322) ##4 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_0 >= 32485) && (Reg_data_0 <= 65111) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CurrentState == 2) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 1418315177) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_0 >= 42295) && (Reg_data_0 <= 65111) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##1 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 43) && (Addra <= 63) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 4) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 31494) && (Reg_data_0 <= 48166) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 20) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (Reg_next_1 ##3 Reg_apply_1 ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 16) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 7) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_0 >= 36363) && (Reg_data_0 <= 61758) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##3 (NextState == 2) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_0 >= 36363) && (Reg_data_0 <= 62971) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 18640) && (Reg_data_1 <= 40044) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 20754) && (Reg_data_1 <= 42292) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 18) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 13) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 4) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra == 59) ##1 1) |-> (StepCounter == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 29) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) (Reg_next_1 ##3 Reg_next_1 ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 50) && (Addra <= 63) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 32) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 92) && (Reg_data_1 <= 8845) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 59) && (Addra <= 63) ##1 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8));
assert property(@(posedge Clk) ((CPU_rd_addr >= 26) && (CPU_rd_addr <= 33) ##2 !CPU_rd_grant ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 29) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 345134377) && (DoutaReg <= 1595324862) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##1 !CPU_rd_apply_dl2 ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 2031877618) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_0 >= 29106) && (Reg_data_0 <= 47212) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter >= 2) && (StepCounter <= 13) ##1 Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##3 (CPU_rd_dout == 1647229892) ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 1657981893) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Read ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_0 >= 36363) && (Reg_data_0 <= 47212) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 >= 15) && (Reg_addr_1 <= 29) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Wea ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Write ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Dina == 0)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 10) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 22) && (Reg_addr_1 <= 27) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 29) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 CPU_rd_apply_dl1 ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Douta >= 1804544) && (Douta <= 2134161918) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 1418315177) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 13) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 CPU_rd_apply ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 21579) && (Reg_data_1 <= 41764) ##2 !CPU_rd_grant ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 11) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 2031877618) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##1 CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 23955) && (Reg_data_0 <= 33512) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 22) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_dout >= 1406840231) && (CPU_rd_dout <= 2031877618) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_dout >= 590922054) && (CPU_rd_dout <= 1418315177) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 62) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 1418315177) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra >= 46) && (Addra <= 62) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CurrentState == 1) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 46) && (CPU_rd_addr <= 63) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 63) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##1 CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 34641) && (Reg_data_0 <= 64361) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg == 1258345366) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 12) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 33) ##2 !CPU_rd_grant ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_1 >= 46451) && (Reg_data_1 <= 56663) ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((NextState == 1) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (DoutaReg == 2050941940)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 58)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##4 (StepCounter == 6)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 18042));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 30) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 31)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 64442) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra == 6) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 58)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && Reg_apply_1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState_reg == 1) ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 12) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 == 6) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg >= 2860800) && (DoutaReg <= 1875245535) ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 20) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && (CurrentState_reg == 1)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 6) && (Addra <= 31) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CurrentState_reg == 1) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && (Reg_addr_1 == 1)) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && CPU_rd_apply) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 6) && (Addra <= 12) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CurrentState == 1) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 9) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) && Reg_apply_1 ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 14) ##1 CPU_rd_apply ##3 (StepCounter == 5)) |-> (Addra >= 43) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 21996) && (Reg_data_0 <= 65300) ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && CPU_rd_apply_dl2) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 14784) && (Reg_data_1 <= 64442) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 52712) && (Reg_data_0 <= 65300) ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Reg_apply_0 && CPU_rd_apply_dl1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 63) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 1) && (Addra <= 12) ##2 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra == 42) ##1 (CurrentState_reg == 1) && Reg_apply_1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 29375) ##2 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_dout == 1418315177) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 10) ##2 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 12) ##2 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 CPU_rd_apply ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra == 42) ##1 (CurrentState == 1) && Reg_apply_1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Addra == 42) ##1 (Addra == 17)) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12) ##2 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##3 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CurrentState == 2) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 32961) && (Reg_data_1 <= 43968) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 21) ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##2 (NextState == 2) ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 CPU_rd_apply_dl1 ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 36) && (Reg_data_0 <= 31980) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##3 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra == 42) ##1 (NextState == 1) && Reg_apply_1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((NextState == 1) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr == 53) ##2 1) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 28) ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 12) ##2 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) ##2 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 10) ##2 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg >= 502669115) && (DoutaReg <= 1875245535) ##2 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra >= 18) && (Addra <= 20) ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 2646) && (Reg_data_1 <= 29375) ##2 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 CPU_rd_apply_dl2 ##2 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 62509) && (Reg_data_0 <= 65300) ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##2 Reg_apply_1 ##2 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1504843187) ##2 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg >= 1504843187) && (DoutaReg <= 1875245535) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 0) ##2 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##3 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg >= 502669115) && (DoutaReg <= 1875245535) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState_reg == 1) ##2 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 6) ##3 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra == 55) ##2 1) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_1 >= 46451) && (Reg_data_1 <= 47975) ##1 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##1 (NextState == 2) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##3 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9) ##2 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 50453) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_0 == 3) ##2 1) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Read ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 28) ##1 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##1 Wea ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 3) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1504843187) ##1 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reg_next_1 ##1 Reg_apply_1 ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 53062) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (Reg_next_1 ##1 Write ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##1 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CurrentState == 2) ##3 (CPU_rd_dout == 1418315177)) |-> (StepCounter == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 20) ##1 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 10) ##3 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 29) ##1 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 20) ##1 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 10) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Douta >= 1424843689) && (Douta <= 2145510399) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 13893) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 27893) && (Reg_data_0 <= 41530) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 23212) && (Reg_data_0 <= 44149) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Douta >= 1423720361) && (Douta <= 2145510399) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 33) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 == 23294) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 == 25738) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 25659) && (Reg_data_0 <= 38286) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 == 12443) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##1 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 22618) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 38772) && (Reg_data_1 <= 52273) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Douta == 1710348747) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_0 == 2598) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Douta == 2134161918) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Dina == 1461856626) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_0 == 61623) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 == 18385) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 == 35560) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_0 == 53188) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 == 22089) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 39) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 == 14177) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta == 2052142068) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 == 43094) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Dina == 2052201299) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_0 == 54793) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Douta == 1843772379) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 == 61009) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 == 26899) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_0 == 37049) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_0 == 42982) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Dina == 1843809428) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 == 46615) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_0 == 4800) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 38828) && (Reg_data_1 <= 53179) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Douta == 1461803438) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((CurrentState == 2) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 59231) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Reg_data_0 == 3153) ##1 1) |-> (Reg_addr_0 >= 9) && (Reg_addr_0 <= 20));
assert property(@(posedge Clk) ((Douta >= 1490525617) && (Douta <= 2141261311) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32706) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 23) && (Addra <= 31) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 36642564) && (DoutaReg <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 2145510399) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1775266259) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 502669115) && (DoutaReg <= 1504843187) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 33) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 40) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##2 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 31) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 14784) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 32961) && (Reg_data_1 <= 43968) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 50453) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 50) && (CPU_rd_addr <= 58) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 44) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState == 2) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!Reg_next_1 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 38744) && (Reg_data_0 <= 64361) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 43) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 1651) && (Reg_data_1 <= 21055) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 52774) && (Reg_data_1 <= 65535) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 21) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 42) ##1 (StepCounter == 6) ##3 1) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 0)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 23627)) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1819766744) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2143512575) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Douta >= 750149465) && (Douta <= 860574054)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 26)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 33512)) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply_dl1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 10)) |-> (NextState == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33642) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 62) && (CPU_rd_addr <= 63)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Dina >= 750197435) && (Dina <= 860581590)) |-> (NextState == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 1791280597) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 14)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg >= 502669115) && (DoutaReg <= 1504843187)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 62) && (Addra <= 63)) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 52541) && (Reg_data_1 <= 65535) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15035) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 55185) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 45) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 20912) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13)) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 20) ##4 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 51970) && (Reg_data_1 <= 65535) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1887582177) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 36642564) && (DoutaReg <= 1887582177) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Douta >= 3181824) && (Douta <= 2118510588) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 !CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 13) ##3 1) |-> (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (!CPU_rd_apply && (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 51829) && (Reg_data_1 <= 65535) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 46) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 30) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (CPU_rd_dout >= 1856207325) && (CPU_rd_dout <= 1914752484)) |-> (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_1 >= 34234) && (Reg_data_1 <= 65535) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 14) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1720211917) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 39) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Addra >= 29) && (Addra <= 63) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 13)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_0 >= 64386) && (Reg_data_0 <= 65063)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (StepCounter == 1)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr >= 32) && (CPU_rd_addr <= 34)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_0 >= 58078) && (Reg_data_0 <= 60155)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 17)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CurrentState_reg == 1)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 Read) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_1 >= 21055) && (Reg_data_1 <= 24314)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_1 >= 1651) && (Reg_data_1 <= 8210)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra >= 31) && (Addra <= 32)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_0 >= 39238) && (Reg_data_0 <= 43445)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 17)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_1 >= 48944) && (Reg_data_1 <= 51648)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 20)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_1 == 5)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra >= 48) && (Addra <= 51)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_data_0 >= 6408) && (Reg_data_0 <= 19035)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 51)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 >= 34944) && (Reg_data_1 <= 65535) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 29) && (Addra <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 Pipeline ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 24) && (Addra <= 25) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 17) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (StepCounter == 1) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 13) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (StepCounter == 2) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 >= 13) && (Reg_addr_0 <= 15) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_data_1 >= 51648) && (Reg_data_1 <= 64199) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (NextState == 1) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 >= 24) && (Reg_addr_0 <= 25) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_0 >= 64386) && (Reg_data_0 <= 64635) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 13) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 Read ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 Pipeline ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_0 >= 19035) && (Reg_data_0 <= 20500) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_data_0 >= 19035) && (Reg_data_0 <= 20500) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && Read ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 31) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CurrentState == 1) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 >= 4) && (Reg_addr_0 <= 10) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_1 >= 48944) && (Reg_data_1 <= 51648) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_1 >= 21055) && (Reg_data_1 <= 24314) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_0 >= 64386) && (Reg_data_0 <= 65063) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 >= 19) && (Reg_addr_1 <= 23) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 32) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 >= 13) && (Reg_addr_0 <= 15) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_data_0 >= 2566) && (Reg_data_0 <= 6408) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 32) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_data_0 >= 64635) && (Reg_data_0 <= 65063) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_1 >= 51648) && (Reg_data_1 <= 64199) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CurrentState == 2) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 Read ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra >= 48) && (Addra <= 51) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 35) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 17) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 == 5) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 Pipeline ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 51) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (StepCounter == 2) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 38) && (CPU_rd_addr <= 39) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_data_1 >= 19303) && (Reg_data_1 <= 21055) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 32) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_0 >= 39238) && (Reg_data_0 <= 43445) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 21) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_data_0 >= 19035) && (Reg_data_0 <= 20500) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (CurrentState == 2) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr >= 46) && (CPU_rd_addr <= 48) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_1 >= 1) && (Reg_addr_1 <= 3) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_data_1 >= 51648) && (Reg_data_1 <= 64199) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra >= 31) && (Addra <= 32) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_data_1 >= 1651) && (Reg_data_1 <= 8210) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 32) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_0 >= 19035) && (Reg_data_0 <= 20500) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr >= 35) && (CPU_rd_addr <= 39) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 46) && (CPU_rd_addr <= 51) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra >= 24) && (Addra <= 25) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 17) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (NextState == 1) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_1 >= 1651) && (Reg_data_1 <= 8210) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 39) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_data_1 >= 18640) && (Reg_data_1 <= 19303) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (NextState == 1) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 25) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 20) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_1 >= 19) && (Reg_addr_1 <= 23) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (StepCounter == 1) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr >= 35) && (CPU_rd_addr <= 39) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (StepCounter == 2) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 25) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_data_0 >= 64635) && (Reg_data_0 <= 65063) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_1 >= 1651) && (Reg_data_1 <= 8210) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (StepCounter == 1) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 == 5) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_data_1 >= 18640) && (Reg_data_1 <= 19303) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 >= 20) && (Reg_addr_0 <= 21) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr >= 32) && (CPU_rd_addr <= 35) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 32) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (NextState == 1) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 17) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra >= 31) && (Addra <= 32) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_data_0 >= 2566) && (Reg_data_0 <= 6408) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 >= 10) && (Reg_addr_0 <= 11) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 20) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Addra >= 23) && (Addra <= 41) ##1 (StepCounter == 6) ##3 !Reg_apply_0) |-> (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Douta >= 3181824) && (Douta <= 1914752484) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 == 13)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (!Reg_apply_1 ##3 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 (NextState == 1)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr == 10)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr == 26)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra == 35)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr == 35)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 == 1)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr == 6)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg == 564794179)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr == 60)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg == 116389645)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra == 45)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg == 1533060022)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 == 26)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg == 35648260)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg == 1370123683)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra == 21)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 == 5)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 == 6)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra == 10)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg == 899729771)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr == 21)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg == 1246438292)) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((DoutaReg >= 345134377) && (DoutaReg <= 1595324862) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 23955) && (Reg_data_0 <= 33512) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 34207) && (Reg_data_0 <= 65173) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) ##1 (StepCounter == 3)) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 49) && (CPU_rd_addr <= 63) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 == 10) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 34207) && (Reg_data_0 <= 65173) ##3 (DoutaReg >= 1971976683) && (DoutaReg <= 2013391344) && (StepCounter == 2) ##1 1) |-> (Reg_data_0 >= 15376) && (Reg_data_0 <= 32231));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 && Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr == 48) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 38) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr == 43) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra == 40) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr == 1) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 !CPU_rd_apply_dl2 && (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 == 29) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 == 15) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 CPU_rd_apply) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 == 18) && CPU_rd_apply ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (CPU_rd_apply ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra == 53) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra == 44) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra == 24) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 !Reg_apply_0) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 32501) && (Reg_data_0 <= 48809) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 == 18) && CPU_rd_apply_dl1 ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Addra >= 36) && (Addra <= 49) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 CPU_rd_apply_dl1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 Reg_apply_1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr == 35) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 == 8) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 == 3) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr == 36) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 >= 403) && (Reg_data_1 <= 13221) && Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 == 63102) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 == 37264) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 == 18) ##1 !Reg_apply_0 ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 >= 403) && (Reg_data_1 <= 22282) && Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 49) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 == 65173) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reset) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 == 22) && Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 26) && Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 == 20990) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 == 18) ##1 CPU_rd_apply_dl2 ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 == 57711) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 == 48667) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 == 9) && Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 == 43668) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 26) && Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 == 9905) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Addra == 40) && Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 32485) && (Reg_data_0 <= 48166) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 == 15) && Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (!CPU_rd_apply && Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 == 20936) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 == 57008) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 32) && (CPU_rd_addr <= 63) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 == 5228) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 == 2557) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 == 1971) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 == 31633) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 == 1) && Reg_next_1 ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 == 30881) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 == 8772) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 == 58725) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 == 52740) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 == 37254) ##3 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 == 22) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr == 14) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr == 62) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1406840231) && (CPU_rd_dout <= 1657981893) && Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra == 62) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra == 0) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr == 0) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra == 48) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 == 12) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 5) && (CPU_rd_addr <= 23) && Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 5) && (CPU_rd_addr <= 31) && Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1406840231) && (CPU_rd_dout <= 1856207325) && Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr == 59) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 == 8) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra == 33) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 == 29) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_0 == 2) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra == 52) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr == 28) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr == 52) ##1 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 48) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (!Reg_apply_0 ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 51) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 16) && (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 16186) && (Reg_data_0 <= 31980) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 16) ##3 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 14) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 54868) ##2 (CurrentState == 0) && (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Addra >= 27) && (Addra <= 61) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 54619) ##2 (CurrentState == 0) && (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 64442) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((Addra >= 25) && (Addra <= 35) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 24313) && (Reg_data_1 <= 37971) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_0 >= 4) && (Reg_addr_0 <= 30) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 25342) && (Reg_data_1 <= 38943) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2041337843) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 18) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!Wea ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Write ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 65376) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 54619) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((DoutaReg >= 1610108351) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 2145510399) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 55185) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##4 (CPU_rd_addr == 21)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##4 (StepCounter == 2)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##4 (Addra == 21)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##4 (NextState == 0)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_data_0 >= 41395) && (Reg_data_0 <= 54308) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##4 (Reg_addr_0 == 8)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 18) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##4 Pipeline) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 38690) && (Reg_data_0 <= 52122) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##3 (Addra == 19) ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##3 (Reg_addr_1 == 8) ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (StepCounter >= 8) && (StepCounter <= 12) ##2 1) |-> (Addra >= 0) && (Addra <= 18));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##3 (CPU_rd_addr == 19) ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##3 Reg_apply_1 ##1 (Dina == 0)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_addr_0 == 30) ##2 (CPU_rd_addr == 16) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##3 (Reg_addr_0 == 17) ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##3 (CurrentState == 0) && Reg_apply_1 ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##3 CPU_rd_apply_dl2 ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##2 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Reg_data_0 >= 5366) && (Reg_data_0 <= 22660)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Reg_data_1 >= 10456) && (Reg_data_1 <= 39548)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) && CPU_rd_apply ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (StepCounter >= 0) && (StepCounter <= 12)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_data_0 >= 11847) && (Reg_data_0 <= 46054) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 !Pipeline ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) && CPU_rd_apply_dl1 ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 CPU_rd_apply_dl2 ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra >= 7) && (Addra <= 18) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Addra >= 10) && (Addra <= 62)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Dina >= 0) && (Dina <= 2083809916)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 26849) && (Reg_data_1 <= 47294) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_0 >= 7) && (Reg_addr_0 <= 18) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 11) && (CPU_rd_addr <= 55) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 !Reg_next_0 ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Douta >= 823144290) && (Douta <= 2083787256)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!Read && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##1 (StepCounter == 0) ##3 !Wea) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (CPU_rd_addr == 16) ##2 (Dina == 0)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (CPU_rd_addr == 16) ##2 (Reg_addr_1 == 25)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (CPU_rd_addr == 16) && (CurrentState == 0) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 22) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (Reg_addr_0 == 28) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (Reg_data_0 == 47123) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (CPU_rd_addr == 16) ##1 (NextState == 0) ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (CPU_rd_addr == 16) ##1 (CurrentState == 0) ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (Reg_addr_1 == 19) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 CPU_rd_apply_dl1 ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (Addra == 16) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (CPU_rd_addr == 16) ##2 (CurrentState == 0)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 CPU_rd_apply ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (CPU_rd_addr == 16) && (NextState == 0) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_data_1 >= 25738) && (Reg_data_1 <= 42292) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##2 (CPU_rd_addr == 16) ##1 (Dina == 0) ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##1 Reg_apply_1 ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##1 CPU_rd_apply_dl1 ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##4 CPU_rd_apply_reg) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##4 (Dina == 0)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##3 CPU_rd_apply_reg ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##4 !CPU_rd_apply) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##3 !CPU_rd_grant ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##1 (Reg_addr_1 == 6) ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##1 CPU_rd_apply ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##3 !Reg_apply_0 ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##1 (StepCounter == 0) ##2 Reg_apply_1 ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##1 (Reg_addr_0 == 31) ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##1 (CurrentState == 2) ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##4 (CurrentState == 0)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##1 CPU_rd_apply_dl2 ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##1 !Write ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##2 !Reg_apply_1 ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##1 !Wea ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##4 (Reg_addr_1 == 25)) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##4 !CPU_rd_apply_dl1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##1 (StepCounter == 0) ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##2 !CPU_rd_grant ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##4 !CPU_rd_grant) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##2 Reg_apply_0 ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##1 (StepCounter == 0) ##1 (CPU_rd_addr == 16) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##2 (CurrentState == 0) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##3 (CurrentState == 0) ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##1 (Addra == 38) ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##2 CPU_rd_apply_dl2 ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##3 (Dina == 0) ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_data_0 >= 36) && (Reg_data_0 <= 31980) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##2 CPU_rd_apply_reg ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 42) ##1 !CPU_rd_apply_dl2 && (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##2 (NextState == 0) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) ##1 (CPU_rd_addr == 5) ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##4 Reg_apply_0) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51802) ##1 Reg_next_1 ##1 (Reg_addr_0 == 18) ##2 1) |-> (Douta >= 0) && (Douta <= 1775266259));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (CPU_rd_dout == 1647229892) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) ##3 (NextState == 0) ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_data_0 >= 54444) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 12)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 12) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((CPU_rd_addr == 50) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 == 18) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 == 10798) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) && (NextState == 2) ##3 Reg_apply_1 ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Douta >= 1429992874) && (Douta <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 == 12) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && !Reg_apply_0 && (CPU_rd_dout == 1647229892) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_addr_1 == 13) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 == 38690) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((NextState == 2) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 == 31) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 12) ##2 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Douta == 1995812333) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (Reset ##4 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) && CPU_rd_apply_dl1 ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr == 58) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 == 13991) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Douta >= 1429992874) && (Douta <= 2145510399) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 == 33206) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 == 50453) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg == 502669115) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) && Write ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 == 32961) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((StepCounter == 13) ##2 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((NextState == 2) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Douta == 1647229892) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Addra == 12) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_dout == 1647229892) && (NextState == 2) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (CPU_rd_dout == 1647229892) ##3 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr == 56) && (CPU_rd_dout == 1647229892) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra == 31) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) && Wea ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) && (StepCounter == 3) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra == 56) && (CPU_rd_dout == 1647229892) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) && (NextState == 2) ##2 (CPU_rd_addr == 16) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Reset ##3 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Dina == 1995862786) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (Reset) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_data_1 == 14784) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 13) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) && (Reg_addr_1 == 26) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((NextState == 2) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout == 1647229892) && (Reg_addr_0 == 30) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 5) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 == 15186) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && !Pipeline && (CPU_rd_dout == 1647229892) ##4 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 !Write ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 !Wea ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 11) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 8) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra == 56) ##2 (CPU_rd_addr == 16) ##2 1) |-> (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout == 354526506) ##2 (StepCounter == 1) ##2 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 10)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 26)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState_reg == 2)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 12)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1504843187)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 63)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 62)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 24)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 63)) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 62)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 502669115)) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 45) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 53)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 53)) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1875245535)) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 63) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 14)) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 12)) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 14) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Dina >= 1203369774) && (Dina <= 1515021312) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 27) && (CPU_rd_addr <= 36) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Dina >= 1419538922) && (Dina <= 1608970891) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (!Pipeline ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Dina >= 1504844344) && (Dina <= 1665935636) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter == 1) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 13) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter == 6) ##3 1) |-> (CPU_rd_addr >= 21) && (CPU_rd_addr <= 41));
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (NextState == 1)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra == 32)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra == 32) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr == 0)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr == 17)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_1 == 31)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 Write) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr == 29)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 24) && (CPU_rd_addr <= 41) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_1 == 17)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (StepCounter == 3)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_1 == 12)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra == 58)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_1 == 26)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 == 20)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr == 51)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 == 19)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra == 29)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 38) && (CPU_rd_addr <= 50) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 == 31)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra == 48)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 Reg_next_0) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_1 == 16)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra == 0)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr == 34)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 32) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 == 15)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Dina >= 1391256322) && (Dina <= 1665935636) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra == 44)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr == 48)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CurrentState == 1)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_1 == 19)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 == 10)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra == 51)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 == 4)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr == 32)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 Wea) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_addr_0 == 13) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Addra == 31)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr == 39)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (Reg_addr_0 == 13)) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 43366) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra == 10) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra == 48) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && Write ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_1 == 3) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Douta >= 903085931) && (Douta <= 966153075) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr == 51) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 == 2566) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 == 21) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra == 32) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Dina >= 1095968966) && (Dina <= 1546846844) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 == 16) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 == 19035) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr == 35) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr == 35) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 == 4) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr == 38) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_1 == 31) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr == 32) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 == 24) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 == 20) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 == 25) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (StepCounter == 3) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra == 51) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr == 51) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra == 44) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr == 35) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 == 16) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra == 0) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra == 32) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 == 31) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 == 60155) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 == 65063) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && Wea ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra == 35) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 == 31) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (StepCounter == 3) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 == 12) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 == 31) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 == 25) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 Write ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_1 == 17) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr == 38) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra == 25) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra == 29) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 == 47319) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra == 32) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 == 17) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_1 == 23) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr == 29) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 == 10) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (StepCounter == 3) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 == 19) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr == 29) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr == 10) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr == 32) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 Wea ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr == 0) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 == 1) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_1 == 16) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 == 10) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 Wea ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr == 46) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 == 24) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((NextState == 2) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 == 17) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 == 19) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_1 == 1) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 == 19) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr == 51) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr == 35) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr == 39) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr == 32) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra == 0) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr == 48) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 == 24) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_1 == 17) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra == 31) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_1 == 5) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 == 15) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr == 51) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra == 51) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 == 31) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 == 6408) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 == 31) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 == 15) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr == 29) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 == 10) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 == 13) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 == 11) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 == 10) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr == 32) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 == 31) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 Reg_next_0 ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Douta == 1775266259) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 == 13) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 == 20) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 == 25) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra == 35) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_1 == 19) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_1 == 23) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_1 == 23) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra == 24) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr == 39) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_1 == 3) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra == 24) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && Reg_next_0 ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr == 29) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_1 == 23) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 35) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 Reg_next_0 ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 == 20) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra == 31) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 == 21) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_1 == 15) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (CPU_rd_addr == 39) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_1 == 19) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 == 13) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 == 64635) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra == 51) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra == 31) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_1 == 31) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Addra == 29) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) (Reset) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr == 0) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_0 == 20) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr == 32) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 Write ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_0 == 20500) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr == 39) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) (Reset ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra == 25) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr == 46) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr == 46) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) && (Reg_addr_0 == 13) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 == 24) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra == 24) && (CPU_rd_dout == 2118510588) ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (Reg_addr_0 == 19) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (Reg_addr_0 == 15) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr == 48) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##3 (CPU_rd_addr == 17) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Reg_addr_1 == 1) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##2 (CPU_rd_addr == 0) ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_data_1 >= 1651) && (Reg_data_1 <= 11946) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 Reg_next_0 ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##1 (Addra == 29) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 32) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Dina >= 1310461025) && (Dina <= 1665935636) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 19303) && (Reg_data_1 <= 35587) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Addra >= 0) && (Addra <= 19) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_1 == 17) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Dina >= 1504844344) && (Dina <= 1819826587) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 50059) && (Reg_data_0 <= 64361) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 18371) && (Reg_data_1 <= 35868) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Dina >= 0) && (Dina <= 631310476) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 14349) && (Reg_data_1 <= 27584) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 35) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 35) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##1 (StepCounter == 6) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 32231) && (Reg_data_0 <= 49329) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Addra >= 0) && (Addra <= 18) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 39) ##1 (DoutaReg == 822512994) ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 1887582177));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Dina >= 884812430) && (Dina <= 1608970891) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 33) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 12) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 !Write) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (Reg_data_0 >= 40959) && (Reg_data_0 <= 50211)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 !Wea) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 48)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 32) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 3) && (Reg_addr_1 <= 22) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Pipeline && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 26) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 11847) && (Reg_data_0 <= 40959) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 26) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 32706) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##3 (CurrentState_reg == 1) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##2 (CurrentState_reg == 1) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 42165) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((DoutaReg >= 183252245) && (DoutaReg <= 1628727234) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 26849) && (Reg_data_1 <= 39548) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 45) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Read ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Reg_next_0 ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (NextState == 0)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Douta >= 1258345366) && (Douta <= 2083787256) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!Read ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Wea ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (CPU_rd_addr >= 55) && (CPU_rd_addr <= 62)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!Write ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (CurrentState == 0)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Reg_data_0 >= 5366) && (Reg_data_0 <= 11847)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Dina >= 0) && (Dina <= 894102449)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (StepCounter >= 0) && (StepCounter <= 2)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 12) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 8)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 8) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 11)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) ##1 (StepCounter == 0) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 12)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) (Reset) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 11) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 11) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 12) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) (!Wea ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (!Write ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 7) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 6) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 13) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Douta == 1995812333) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 10) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Addra == 12) && (StepCounter == 6) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_dout == 354526506) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (StepCounter == 0) ##2 (Reg_addr_1 == 14) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_dout == 1037268347)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##4 Reg_apply_1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((CPU_rd_dout == 354526506) && (StepCounter == 6) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_addr_1 == 18) && (StepCounter == 6) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((CPU_rd_addr == 58) && (StepCounter == 6) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 2) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 13) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Addra == 61)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) && (StepCounter == 6) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr == 61)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##2 !Reg_apply_1 ##2 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_addr_0 == 12) && (StepCounter == 6) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) ##2 (StepCounter == 1) ##2 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##4 !Reg_apply_0) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter == 6) && CPU_rd_apply_dl2 ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Dina == 1995862786) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 2)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter == 6) && CPU_rd_apply_dl2 ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState == 0) && (Reg_addr_1 == 14) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##3 (Reg_addr_1 == 14) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 13) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##3 Reg_apply_0 ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##2 !CPU_rd_apply_dl2 ##2 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_1 == 14784) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_0 == 50453) ##4 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 9)) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 11) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 21132) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (StepCounter == 1) ##1 (Reg_addr_1 == 14) ##1 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Addra >= 0) && (Addra <= 11) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##1 !CPU_rd_apply_dl2 ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##1 !CPU_rd_apply_dl1 ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##1 !CPU_rd_apply ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 10) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 63) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1875245535) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_dout == 354526506) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_0 >= 21132) && (Reg_data_0 <= 43073) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 12) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 63) ##3 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 58) ##2 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_dout == 354526506) ##2 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 0) ##2 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 12) ##2 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1875245535) ##2 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 58) ##2 1) |-> (Douta >= 0) && (Douta <= 1889897953));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 >= 15) && (Reg_addr_1 <= 22)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 1651) && (Reg_data_1 <= 11946) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 32501) && (Reg_data_0 <= 65300) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 13) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Pipeline ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 12) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 21459) && (Reg_data_0 <= 43559) ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 21408));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 34234) && (Reg_data_1 <= 64442) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_0 >= 33275) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 33275) && (Reg_data_0 <= 65244) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 23) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Read ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 7) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_data_0 >= 8500) && (Reg_data_0 <= 46054)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 48) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (!Wea && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 50211) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!Write && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 25)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 25) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 CPU_rd_apply_dl2) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 !Read) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 Reg_apply_1 ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((NextState == 2) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra >= 10) && (Addra <= 27) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (StepCounter >= 1) && (StepCounter <= 13) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 CPU_rd_apply_dl1 ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_data_1 >= 10456) && (Reg_data_1 <= 39548) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 Reg_apply_0 ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Dina >= 894102449) && (Dina <= 2083809916) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (StepCounter >= 0) && (StepCounter <= 12) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 11) && (CPU_rd_addr <= 61) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Douta >= 894090602) && (Douta <= 2083787256) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_data_1 >= 11134) && (Reg_data_1 <= 47294) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 CPU_rd_apply ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg == 2860800) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 22) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 27)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (Reg_data_0 >= 46054) && (Reg_data_0 <= 50211)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 22) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 18) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) && CPU_rd_apply_dl2 ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 41260) && (Reg_data_0 <= 53994) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 9) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 >= 17510) && (Reg_data_1 <= 26849) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (Addra >= 18) && (Addra <= 27)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (Reg_data_1 >= 17510) && (Reg_data_1 <= 32408)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 43) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) && Wea ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) && Write ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Reg_apply_1 ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 11847) && (Reg_data_0 <= 21132) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CurrentState == 2) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Douta >= 1440102827) && (Douta <= 2145510399) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_dout >= 641417036) && (CPU_rd_dout <= 1262485910) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Pipeline ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 29) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 57439) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 11847) && (Reg_data_0 <= 21132) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) && Wea ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 10) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) && Write ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_data_0 >= 11847) && (Reg_data_0 <= 22660) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Addra >= 36) && (Addra <= 49) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 34043) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_1 >= 12) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_data_0 >= 456) && (Reg_data_0 <= 20206) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 14) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 16) ##2 (StepCounter >= 9) && (StepCounter <= 11)) |-> (Addra >= 19) && (Addra <= 40));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 !CPU_rd_apply_dl1 ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra >= 14) && (Addra <= 18) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 !CPU_rd_apply ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_data_1 >= 10456) && (Reg_data_1 <= 17510) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 Reg_apply_1 ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 26849) && (Reg_data_1 <= 32408) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 12) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 11) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 48) && (CPU_rd_addr <= 55) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Dina >= 894102449) && (Dina <= 1258395577) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) && Reg_apply_1 ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (NextState == 0) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Addra >= 7) && (Addra <= 14) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_data_1 >= 39548) && (Reg_data_1 <= 47294) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 27) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_0 == 7) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CurrentState == 0) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 11) && (CPU_rd_addr <= 22) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 27) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Douta >= 894090602) && (Douta <= 1258345366) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (StepCounter >= 0) && (StepCounter <= 1) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 11134) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra >= 7) && (Addra <= 10) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 32549) && (Reg_data_0 <= 65300) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 >= 32961) && (Reg_data_1 <= 65376) ##1 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_dout >= 763538779) && (CPU_rd_dout <= 1262485910) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 48) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Read ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1504843187)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((DoutaReg >= 1708726219) && (DoutaReg <= 1887582177) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((DoutaReg >= 1351011745) && (DoutaReg <= 1960602089) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 7) && (Reg_addr_1 <= 16) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_data_0 >= 456) && (Reg_data_0 <= 31060) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 15186) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_1 >= 36088) && (Reg_data_1 <= 51215) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Douta >= 1483042736) && (Douta <= 1887562209) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 31963) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 22573) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 15632) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 21313) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_1 >= 36597) && (Reg_data_1 <= 51215) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_1 >= 37407) && (Reg_data_1 <= 51215) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 !CPU_rd_apply_dl1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Douta >= 1615821760) && (Douta <= 2083787256)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra >= 7) && (Addra <= 10) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 27) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Addra >= 10) && (Addra <= 14)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Wea ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (CPU_rd_addr >= 61) && (CPU_rd_addr <= 62)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Dina >= 1258395577) && (Dina <= 2083809916) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Dina == 0)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 !Reg_apply_0) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (StepCounter >= 0) && (StepCounter <= 1)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Reg_data_0 >= 5366) && (Reg_data_0 <= 8500)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_data_0 >= 40959) && (Reg_data_0 <= 46054) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_0 == 7) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Douta >= 1258345366) && (Douta <= 1615821760) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 20)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Reg_data_1 >= 27571) && (Reg_data_1 <= 39548)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 46054) && (Reg_data_0 <= 50211) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Douta >= 823144290) && (Douta <= 894090602)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Write ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 11) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 !CPU_rd_apply_dl2 ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 == 25) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 !CPU_rd_apply) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 27485) && (Reg_data_1 <= 40735) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Reg_data_1 >= 10456) && (Reg_data_1 <= 11134)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Addra >= 61) && (Addra <= 62)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 9) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 13) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 13) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Addra >= 40) && (Addra <= 51) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 21579) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_data_0 >= 456) && (Reg_data_0 <= 16691) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter == 10) ##4 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_1 >= 32659) && (Reg_data_1 <= 65400) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 28) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 183252245) && (DoutaReg <= 1628727234) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_1 >= 34533) && (Reg_data_1 <= 50799) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 27485) && (Reg_data_1 <= 40735) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 8) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (Reset) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 10) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 14212) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Dina >= 0) && (Dina <= 2083809916)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (StepCounter >= 0) && (StepCounter <= 12)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 39548)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra >= 10) && (Addra <= 61)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_1 == 25) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_data_0 >= 46054) && (Reg_data_0 <= 50211) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!Reg_apply_1 ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_1 >= 32972) && (Reg_data_1 <= 65376) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 11) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 49) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 7) ##3 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 12) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_1 >= 34533) && (Reg_data_1 <= 65376) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (CPU_rd_addr >= 12) && (CPU_rd_addr <= 25) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 46) && (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && CPU_rd_apply_dl2 ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((DoutaReg >= 183252245) && (DoutaReg <= 1628727234) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!Pipeline && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 !Wea ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 11847) && (Reg_data_0 <= 46054) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 7) && (Addra <= 26) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 !Write ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 25) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 48) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_data_0 >= 22660) && (Reg_data_0 <= 50211) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 26) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) && CPU_rd_apply ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (Reg_addr_0 == 6) && (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) && Reg_apply_1 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (Addra == 6) && (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 CPU_rd_apply_dl2) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 51074) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 (Reg_addr_1 == 0)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 CPU_rd_apply) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 27) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_1 >= 43158) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) && CPU_rd_apply_dl1 ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 8) && (Reg_addr_1 <= 15) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_data_0 >= 456) && (Reg_data_0 <= 9905) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 42729) && (Reg_data_0 <= 65300) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14008) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##3 (StepCounter == 6) ##1 CPU_rd_apply_dl1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_data_0 >= 42186) && (Reg_data_0 <= 64666) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_1 >= 43158) && (Reg_data_1 <= 65376) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 55995) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_1 >= 35331) && (Reg_data_1 <= 65282) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 31708) && (Reg_data_1 <= 43233) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 44) && (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13)) |-> Reg_apply_0);
assert property(@(posedge Clk) (Pipeline ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1025522042) && (CPU_rd_dout <= 1262485910) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##3 (StepCounter == 6) ##1 CPU_rd_apply_dl1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1025522042) && (CPU_rd_dout <= 1914752484) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 62)) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##3 (StepCounter == 6) && Reg_apply_1 ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((DoutaReg >= 1396581798) && (DoutaReg <= 2119359484) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 54486) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 21) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_1 == 10798) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 62)) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##3 !CPU_rd_apply_dl2 && (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_1 >= 33870) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 24)) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 14)) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 == 38690) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra >= 42) && (Addra <= 63) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_1 >= 41764) && (Reg_data_1 <= 65282) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (Pipeline ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##3 (StepCounter == 6) ##1 CPU_rd_apply) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_1 >= 33870) && (Reg_data_1 <= 65376) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 51)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Dina >= 0) && (Dina <= 35696220) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Addra >= 39) && (Addra <= 63) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_data_1 >= 50094) && (Reg_data_1 <= 64933) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 20) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_0 >= 32823) && (Reg_data_0 <= 50627) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65300) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 !Write) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 !Wea) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 18) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) && CPU_rd_apply_dl2 ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Write && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 18) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 48)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Wea && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 52712) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_addr_1 >= 22) && (Reg_addr_1 <= 25)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_0 >= 21919) && (Reg_data_0 <= 42894) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_addr_0 >= 13) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 16) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_0 >= 21919) && (Reg_data_0 <= 42982) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_0 >= 30708) && (Reg_data_0 <= 42982) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (Reg_data_0 >= 32823) && (Reg_data_0 <= 48975) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 51069) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 17804) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_1 >= 12) && (Reg_addr_1 <= 20) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 44) ##2 (CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 28) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 44065) && (Reg_data_0 <= 65244) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 == 25) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 46054) && (Reg_data_0 <= 50211) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (!Read ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 22) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Addra >= 14) && (Addra <= 26) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_data_0 >= 11847) && (Reg_data_0 <= 40959) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 !Read ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 !Reg_next_0 ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (CPU_rd_addr >= 21) && (CPU_rd_addr <= 48) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 !Pipeline ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_data_1 >= 26849) && (Reg_data_1 <= 56663) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 26) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 22) && (Addra <= 42) && (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 !CPU_rd_apply ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_addr_1 >= 7) && (Reg_addr_1 <= 12) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 !CPU_rd_apply_dl1 ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 7) && (Reg_addr_1 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 26) && (Addra <= 43) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 17510) && (Reg_data_1 <= 32408) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_data_1 >= 39548) && (Reg_data_1 <= 47294) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_addr_1 == 10)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (NextState == 1) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 10) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Addra >= 18) && (Addra <= 27) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 !CPU_rd_apply_dl1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 27) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_data_0 >= 8500) && (Reg_data_0 <= 22660)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra >= 10) && (Addra <= 14) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 11)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 !CPU_rd_apply) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 11) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 !Reg_apply_0) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_data_0 >= 11847) && (Reg_data_0 <= 22660) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Addra >= 7) && (Addra <= 10)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CurrentState == 1) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_addr_1 >= 5) && (Reg_addr_1 <= 12) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 32832) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 17510) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 40959) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_0 >= 21819) && (Reg_data_0 <= 43073) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) && Read ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 10) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Pipeline ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 14) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 >= 23719) && (Reg_data_1 <= 43968) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 20) && (Reg_addr_1 <= 24) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 13)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 13) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 13)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 11) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_data_0 >= 5366) && (Reg_data_0 <= 11847) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_data_1 >= 32408) && (Reg_data_1 <= 39548) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Dina >= 894102449) && (Dina <= 1258395577) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 3) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 20) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Douta >= 894090602) && (Douta <= 1615821760) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 55) && (CPU_rd_addr <= 61) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Douta >= 894090602) && (Douta <= 1258345366) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 14349) && (Reg_data_1 <= 27584) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 55) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Dina >= 0) && (Dina <= 894102449) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 36) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !Reg_apply_1 ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##1 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (CPU_rd_addr == 48)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 !CPU_rd_apply_dl2) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 183252245) && (DoutaReg <= 1628727234) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 Reg_next_0) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (Reg_addr_0 == 27)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 Read) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (CPU_rd_addr == 11)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) && Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 !CPU_rd_apply_dl1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 3) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 17) && (Addra <= 38) ##2 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (Reg_addr_0 == 18)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 11847) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 55) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 3) && (Reg_addr_0 <= 8) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 !CPU_rd_apply) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (CPU_rd_addr == 9)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 45) && (Addra <= 63) ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 21132) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 9) ##4 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Dina == 894102449) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (Reg_addr_0 == 7)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta == 894090602) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (Addra == 7)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra == 26) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra == 14) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (Addra == 18)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (Addra == 27)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 (DoutaReg == 2860800)) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 Reg_apply_1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 12) ##1 Pipeline) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 42409) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 39548) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 26849) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 14) && (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##4 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 25) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 29158) && (Reg_data_1 <= 45771) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((DoutaReg >= 19252482) && (DoutaReg <= 2115316732) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_0 >= 6408) && (Reg_data_0 <= 22150) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 42409) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 54) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 18) && (Reg_addr_1 <= 23) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 34207) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1025522042) && (CPU_rd_dout <= 1452661677) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 48501) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 12) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_1 >= 4) && (Reg_addr_1 <= 9) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_data_0 >= 20878) && (Reg_data_0 <= 42383) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!Reg_next_0 ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (DoutaReg >= 2860800) && (DoutaReg <= 1791280597) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 28) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && (Reg_data_0 >= 31797) && (Reg_data_0 <= 65483) ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((DoutaReg == 1875245535) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((DoutaReg == 502669115) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CurrentState == 0) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_0 == 14) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr == 55) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Reset) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (DoutaReg >= 183252245) && (DoutaReg <= 1628727234) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Addra == 26) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (StepCounter == 0) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 == 11847) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 == 21132) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 !Reg_apply_0 ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_1 == 10) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra == 10) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter == 12) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Read ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra == 14) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 32933) && (Reg_data_1 <= 65535) ##2 (Addra >= 10) && (Addra <= 20) ##1 (StepCounter == 6) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 20193));
assert property(@(posedge Clk) ((Reg_data_1 == 39548) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_1 == 3) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 Wea ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 == 26849) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 == 14) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (NextState == 0) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 == 3) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_addr >= 56) && (CPU_rd_addr <= 63) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 Write ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra == 14) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr == 10) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Read ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr == 55) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!Wea ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!Write ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 7) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 49763) && (Reg_data_0 <= 65300) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 49036) && (Reg_data_0 <= 65244) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (!Wea ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!Write ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Pipeline ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 41976) && (Reg_data_0 <= 53994) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 Read ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 !CPU_rd_apply_dl1 ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr == 48) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 51) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 == 27) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra == 7) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (DoutaReg == 2860800) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 50) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) && CPU_rd_apply_dl2 ##3 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (StepCounter == 0) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27150) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 11) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra == 18) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr == 11) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr == 9) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CPU_rd_addr == 61) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_1 == 2) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_1 == 10) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter == 11) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (StepCounter == 1) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 Read ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 == 50211) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 == 47294) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_0 == 20) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) && Reg_next_0 ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_1 == 22) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter == 11) ##4 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 == 46054) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 40) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_0 == 18) ##2 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 == 7) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 == 32408) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 !CPU_rd_apply ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 !Reg_apply_0 ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Addra == 27) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CPU_rd_addr == 10) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Addra == 7) && (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra == 61) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##3 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Dina == 0) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra == 10) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_1 >= 52273) && (Reg_data_1 <= 65298) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Reg_addr_0 == 3)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (CPU_rd_addr == 61)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (StepCounter == 0)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (CPU_rd_addr == 62)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Addra == 10)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 Wea) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Reg_addr_0 == 14)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 !CPU_rd_apply_dl2) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CPU_rd_addr == 11) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 Read) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (StepCounter == 1)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Addra == 62)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 Write) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (CPU_rd_addr == 55)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (CPU_rd_addr == 10)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CPU_rd_addr == 48) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra == 27) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 Pipeline ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra == 7) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 Reg_next_0 ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 Pipeline) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Addra == 61)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_0 == 27) ##1 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 !Reg_apply_1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (StepCounter == 2)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Reg_addr_0 == 20)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##3 (Addra == 14)) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra >= 20) && (Addra <= 58)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 43968) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (StepCounter == 1)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_next_0) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 58) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 0) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (NextState == 0)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 13991) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 47970) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 0) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !Reg_apply_0 ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Dina == 0)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 7536) && (Reg_data_0 <= 42894) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !Read ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (StepCounter == 0) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Pipeline) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 26) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Read) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 12) && (Addra <= 63) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 29)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_1 >= 4650) && (Reg_data_1 <= 47975)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 5) ##3 (CurrentState == 1)) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (Reg_next_1 ##2 (StepCounter >= 0) && (StepCounter <= 1) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CurrentState >= 0) && (CurrentState <= 1) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (NextState >= 0) && (NextState <= 1) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 20) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 20) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 Reg_apply_1 ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 15162) && (Reg_data_0 <= 30241) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) && CPU_rd_apply_dl2 ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 45050) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_data_0 >= 5366) && (Reg_data_0 <= 22660)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Dina >= 0) && (Dina <= 1258395577)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 10)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra >= 10) && (Addra <= 27)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 26) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 26) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 61)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Read ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Read ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 40) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 12) && (CPU_rd_addr <= 26) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 22) && (Addra <= 44) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 22) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_1 >= 22) && (Reg_addr_1 <= 25) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_data_0 >= 40959) && (Reg_data_0 <= 50211) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 21) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 19) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (CPU_rd_apply ##3 Reg_apply_1 ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 16044) && (Reg_data_0 <= 32501) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Pipeline ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 2064493046) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 19) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!Reg_next_0 ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (!Reg_next_0 ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Reg_next_1 ##3 (Dina == 0) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (StepCounter >= 1) && (StepCounter <= 2) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 20524) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1832917466) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 2118510588) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 74) && (Reg_data_0 <= 33275) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Read ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 42165) && (Reg_data_1 <= 65298) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 74) && (Reg_data_0 <= 33275) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 >= 15) && (Reg_addr_1 <= 19)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Douta >= 635838795) && (Douta <= 913167212)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr == 11) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 == 47294) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (Reset) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 36088) && (Reg_data_1 <= 51471) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Reg_apply_1 ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 == 46054) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Addra == 7) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 == 7) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 54619) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 21) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Addra >= 18) && (Addra <= 27)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) && Read ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 22) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 22) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 11) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 31) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Addra >= 14) && (Addra <= 18) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 Reg_next_0 ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 CPU_rd_apply_dl2 ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_data_0 >= 50211) && (Reg_data_0 <= 52712) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 51074) && (Reg_data_0 <= 52712) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 Pipeline ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (DoutaReg == 2860800) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_data_1 >= 17510) && (Reg_data_1 <= 32408)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 821) && (Reg_data_1 <= 60684) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_data_1 >= 17510) && (Reg_data_1 <= 26849) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 27)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_addr_1 == 25)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 2646) && (Reg_data_1 <= 17510) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 46213) && (Reg_data_1 <= 65298) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 8) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra == 27) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 == 40959) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Addra == 7) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (StepCounter == 0) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_1 == 25) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (NextState == 0) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 51) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CurrentState == 0) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 10) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra == 10) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Douta == 1258345366) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr == 10) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 == 50211) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((DoutaReg == 2860800) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Reg_next_0 ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) && Read ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_1 == 10) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Dina == 1258395577) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 18) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !CPU_rd_apply ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !Reg_apply_0 ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 == 32408) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 11) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr == 48) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 1889897953) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !CPU_rd_apply_dl1 ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 == 27) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 == 17510) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr == 11) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 19303) && (Reg_data_1 <= 24314) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 !Wea) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 CPU_rd_apply ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 20) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Addra >= 26) && (Addra <= 27) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 Write ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 !CPU_rd_apply_dl1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 !CPU_rd_apply_dl2 ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_0 >= 26) && (Reg_addr_0 <= 27) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_data_0 >= 11847) && (Reg_data_0 <= 21132) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_data_1 >= 26849) && (Reg_data_1 <= 32408) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 21)) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 7) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (CPU_rd_addr >= 21) && (CPU_rd_addr <= 22) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 14) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 Wea ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 !Write) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 !CPU_rd_apply) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 (Reg_data_0 >= 40959) && (Reg_data_0 <= 52712)) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 Reg_apply_1 ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 (Reg_addr_0 == 18)) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 (Addra == 18)) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 (NextState == 0) ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr == 55) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##4 (StepCounter == 3)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Addra == 14) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 Wea ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##4 (CurrentState == 0)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 12763) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 CPU_rd_apply_dl2 ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 25)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 403) && (Reg_data_1 <= 32659) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (DoutaReg == 2050941940)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CurrentState == 1)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 21)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Addra == 61) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##4 Write) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 !Write ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##4 CPU_rd_apply) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CPU_rd_addr == 10)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 (Reg_addr_1 == 1) ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 Wea ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##4 Wea) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_1 >= 24995) && (Reg_data_1 <= 38568) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 Reg_next_0 ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (StepCounter == 0)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (CPU_rd_addr == 61) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr == 55) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 384) && (Reg_data_1 <= 33296) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (CPU_rd_addr == 48) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 Write ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##4 (Dina == 0)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CPU_rd_addr == 62)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##1 (NextState == 0) ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 !CPU_rd_apply_dl2 ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##1 (CurrentState == 0) ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra == 14) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 Write ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##1 (StepCounter == 0) ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_1 == 2) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Addra == 10)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Addra == 7)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 225) && (Reg_data_1 <= 33296) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##4 CPU_rd_apply_dl1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_1 == 3) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 !CPU_rd_apply_dl2 ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (StepCounter == 2)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 (CurrentState == 0) ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Addra == 27) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 Pipeline ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr == 12)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 !Reg_apply_0 ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 Pipeline ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##4 !Read) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 !Wea ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##1 !Reg_apply_0 ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (NextState == 1)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Addra == 62)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_0 == 27) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Addra == 12)) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (Reg_addr_1 == 25)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##1 (Reg_addr_1 == 0) ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 Pipeline) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##1 !Read ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 (StepCounter == 2) ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_0 == 20) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (StepCounter == 1) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_1 == 3) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 (Reg_addr_0 == 14) ##2 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##3 (Dina == 0) ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 (Reg_addr_0 == 14) ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (DoutaReg == 823144290)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 Read ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##2 !Reg_apply_1 ##1 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1919547876) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##3 (CPU_rd_addr == 11)) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 2646) && (Reg_data_1 <= 26849) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!Pipeline && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!Pipeline && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (Pipeline ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 14) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 14) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 22) && (CPU_rd_addr <= 57) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 21132) && (Reg_data_0 <= 51074) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 14) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 22) && (CPU_rd_addr <= 57) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 21132) && (Reg_data_0 <= 51074) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 30241) && (Reg_data_0 <= 61996) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 21132) && (Reg_data_0 <= 51074) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 2646) && (Reg_data_1 <= 26849) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 2646) && (Reg_data_1 <= 26849) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 22) && (CPU_rd_addr <= 57) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (!Pipeline && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 !Pipeline ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 0) ##2 Reg_apply_1 ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (DoutaReg == 2050941940) ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 && CPU_rd_apply_dl2 ##4 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2031877618) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##4 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 !Reg_apply_0 ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 CPU_rd_apply ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_1 == 1) && Reg_apply_1 ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 58) ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##4 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 (CurrentState == 0) ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1504843187) ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 8) ##4 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 12698) && (Reg_data_0 <= 25531) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 !Reg_next_0 ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9) ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 (Dina == 0) ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 21) && (Reg_addr_0 <= 25) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 12) ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 Read ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 (NextState == 0) ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12) ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 58) ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##4 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 31) ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##2 (StepCounter == 1) ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 6) ##4 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##4 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1708726219) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 26) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_0 >= 19) && (Reg_addr_0 <= 24) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr >= 39) && (CPU_rd_addr <= 51) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Pipeline ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Pipeline ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 34758) && (Reg_data_1 <= 65298) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 20) ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 20) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_data_1 >= 403) && (Reg_data_1 <= 30248) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 1804544) && (Douta <= 1775266259) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 10) ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 29) ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1504843187) ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Reg_data_0 >= 22) && (Reg_data_0 <= 12185) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 9) ##4 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 2860800) && (Douta <= 1647242692) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14008) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 36088) && (Reg_data_1 <= 51215) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 36088) && (Reg_data_1 <= 51215) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 20) ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 21) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 28) ##2 1) |-> (Reg_data_1 >= 33796) && (Reg_data_1 <= 65535));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 >= 17) && (Reg_addr_0 <= 21) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 17704) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Pipeline ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Addra >= 31) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (Pipeline ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Addra >= 21) && (Addra <= 42) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 25659) && (Reg_data_0 <= 38286) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (Addra >= 29) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (!Reg_apply_0 ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 48) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 18591) && (Reg_data_1 <= 35808) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12487) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 48) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 12254) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (!Wea ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (!Write ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (!Reg_apply_1 ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 12185) && (Reg_data_0 <= 23469) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 17448) && (Reg_data_1 <= 33642) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 16) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 8) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_1 >= 38161) && (Reg_data_1 <= 47051) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 22) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 38690) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 >= 33585) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (Pipeline ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Pipeline ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 12) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 18) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 11847) && (Reg_data_0 <= 21132) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) && Wea ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Dina >= 1258395577) && (Dina <= 2083809916) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 39548) && (Reg_data_1 <= 47294) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) && Write ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Douta >= 1258345366) && (Douta <= 2083787256) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (Read ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 30241) && (Reg_data_0 <= 42690) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20411) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Read ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 15) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 15) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply_dl2 ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_0) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 CPU_rd_apply_dl1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 42894) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra >= 20) && (Addra <= 34)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 12)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 53) && (Addra <= 63) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_1 >= 29943) && (Reg_data_1 <= 47975)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 29375) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 CPU_rd_apply) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_1 >= 43551) && (Reg_data_1 <= 64199) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) && Reg_apply_1 ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((DoutaReg == 2860800) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 Reg_apply_1 ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 40959) && (Reg_data_0 <= 46054) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 52388) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_1 == 25) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 3)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra >= 10) && (Addra <= 14)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 11) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 !CPU_rd_apply_dl2) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_data_1 >= 10456) && (Reg_data_1 <= 17510) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_data_1 >= 32408) && (Reg_data_1 <= 39548)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (StepCounter >= 0) && (StepCounter <= 1)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 17510) && (Reg_data_1 <= 26849) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CurrentState == 0)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_data_0 >= 46054) && (Reg_data_0 <= 50211) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 55)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra >= 7) && (Addra <= 10) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 27) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 !Reg_apply_1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 !CPU_rd_apply_dl1 ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (NextState == 0)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 11134)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 !CPU_rd_apply ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_0 == 7) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_data_0 >= 5366) && (Reg_data_0 <= 11847)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!Reg_apply_1 ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2031877618) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27150) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 36088) && (Reg_data_1 <= 51215) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 13) && (Reg_addr_0 <= 18) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!Reg_next_0 ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 == 10798)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Douta >= 327105830) && (Douta <= 1467765166) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 38690)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 29303) && (Reg_data_0 <= 40406) ##2 (StepCounter == 5) ##2 (CurrentState == 0)) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout == 1184650125) && (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 4) ##4 (CurrentState == 1)) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 3) && (Reg_addr_0 <= 8) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 17) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 29303) && (Reg_data_0 <= 41976) ##2 (StepCounter == 5) ##2 (CurrentState == 0)) |-> Reg_apply_1);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 20) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 10) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!Reg_apply_0 ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Reg_next_0 ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 22) && (Reg_addr_1 <= 31) ##1 (DoutaReg == 1823574489) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 35808) && (Reg_data_1 <= 51215) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 10) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (Reg_next_0 ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 13) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (StepCounter == 6) ##3 1) |-> (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 39770) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 Read ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 16044) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta == 1258789782) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) (Reset) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 == 63554) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Dina == 1564009980) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 == 56373) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 == 44860) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) (Reset ##4 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_0 == 18) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (CPU_rd_addr == 9) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 18707) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 !CPU_rd_apply ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 30698) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 !CPU_rd_apply_dl1 ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Reset ##2 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 225) && (Reg_data_1 <= 33316) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 2470) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 == 18216) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Addra == 18) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Douta == 1563946426) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (Reset ##3 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) (Reset ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_1 == 22) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 1414) ##1 1) |-> (DoutaReg >= 0) && (DoutaReg <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr >= 43) && (CPU_rd_addr <= 51)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_data_0 >= 2021) && (Reg_data_0 <= 15517)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 Read ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (StepCounter == 1) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 20)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Pipeline ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 7) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 51074) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 !CPU_rd_apply) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 17510) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Douta == 2860800) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 40959) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra == 1) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Addra == 27) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Addra == 27)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Addra == 18)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Addra == 7)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 Read) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 4) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 52712) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Addra == 14) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_addr_1 == 22)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 Reg_next_0) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_addr_0 == 18)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_1 == 14) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (DoutaReg == 2860800)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (CPU_rd_addr == 48) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (CPU_rd_addr == 21) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (CPU_rd_addr == 55) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 Reg_apply_1 ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (CPU_rd_addr == 11)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 Reg_apply_1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 43968) && (Reg_data_1 <= 60684) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (CPU_rd_addr == 48)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 92) && (Reg_data_1 <= 33796) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_0 == 26) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 !CPU_rd_apply_dl1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 == 1) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 !CPU_rd_apply_dl2) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (CPU_rd_addr == 22) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (DoutaReg == 1258345366) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) && Reg_next_0 ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_0 == 27) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Addra == 26) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 Pipeline) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_0 == 14) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_1 == 25) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 == 2) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 56663) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_1 == 2) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##2 (Reg_addr_1 == 3) ##1 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Dina == 2913512) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 49939) && (Reg_data_1 <= 65400) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 == 11) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_addr_0 == 27)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_1 == 2646) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 32588) && (Reg_data_0 <= 65348) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (Reg_addr_0 == 7)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##3 (CPU_rd_addr == 9)) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr == 57) && (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1919593323) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 == 1) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 13) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply_dl1 && (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 2646) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Pipeline ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 5) ##3 (CurrentState == 1)) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 9) ##4 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 (CPU_rd_addr == 21)) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 Read) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) && Read ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply && (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 Write ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 41106) && (Reg_data_1 <= 53571) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 20523) && (Reg_data_1 <= 42292) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra == 1) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##4 !CPU_rd_apply_dl2 && (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 !Reg_apply_1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##1 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 51074) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 Wea ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 (Reg_addr_1 == 22)) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter == 7) ##3 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Reset ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter == 12) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 19) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31563) && (Reg_data_0 <= 65039) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Pipeline ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_0 == 26) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (CPU_rd_addr == 22) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 32414) && (Reg_data_0 <= 65348) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 11) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr == 57) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 (CPU_rd_addr == 9)) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Addra == 26) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 (Reg_addr_1 == 2)) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1765367250) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1647302848) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##1 (Reg_addr_1 == 14) ##2 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 273917728) && (CPU_rd_dout <= 1418315177) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (!Reg_next_0 ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Dina >= 2913512) && (Dina <= 1708756060) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 Pipeline) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1795385302) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 Reg_next_0) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 14) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 12) && (CPU_rd_addr <= 57) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 >= 12) && (Reg_addr_0 <= 25)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 11) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 12)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 21996) && (Reg_data_0 <= 62509) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 1) && (Addra <= 53) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 !Reg_apply_1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 28) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg >= 2860800) && (DoutaReg <= 1504843187) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter == 13)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 == 26849) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 41764) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 == 1) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 == 51074)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) && Read) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Addra == 1) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter == 7)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) && Wea) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter == 12)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 == 51074)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 12)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 == 21132)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 8210) && (Reg_data_1 <= 11946) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 21132) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter == 7) ##2 1) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter == 11)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra == 26) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 == 2646)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter == 11)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65400) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 28741) && (Reg_data_1 <= 41224) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 == 11) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 == 1) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 == 26849)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 11) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 25659) && (Reg_data_0 <= 38286) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 25659) && (Reg_data_0 <= 38286) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 2118510588) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 2646)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) && Write) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 7)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra == 26) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 8) && (Reg_addr_0 <= 17) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) && Wea) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (Reset ##2 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_1 == 11) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) && Read) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 == 21132)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) && Write) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 13)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 == 26849)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra == 1) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Addra == 26) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) && Write ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr == 57) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) && Wea ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter == 7) ##2 1) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr == 57) && (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 23955) && (Reg_data_0 <= 33275) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Pipeline ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 23955) && (Reg_data_0 <= 33275) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr >= 22) && (CPU_rd_addr <= 58) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra >= 26) && (Addra <= 58) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 32961) && (Reg_data_1 <= 64442) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_0 >= 57291) && (Reg_data_0 <= 64386) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_0 >= 2566) && (Reg_data_0 <= 7755) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 Pipeline ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Addra >= 29) && (Addra <= 32) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_0 >= 19) && (Reg_addr_0 <= 22) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 21) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (StepCounter == 2) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_1 >= 36760) && (Reg_data_1 <= 65295) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) (Wea ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (Reset ##1 1) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 10) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 30698) && (Reg_data_0 <= 46604) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Read ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Write ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 42292) && (Reg_data_1 <= 65030) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Reset ##1 1) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_1 >= 36188) && (Reg_data_1 <= 51984) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 43822) && (Reg_data_1 <= 65113) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_1 >= 35560) && (Reg_data_1 <= 51984) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_1 >= 35560) && (Reg_data_1 <= 65298) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31563) && (Reg_data_0 <= 44876) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_dout >= 354526506) && (CPU_rd_dout <= 1657981893) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (Addra >= 26) && (Addra <= 42) ##1 (StepCounter == 6) ##1 1) |-> (Addra >= 41) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 42292) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 >= 17) && (Reg_addr_0 <= 20) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_0 >= 19035) && (Reg_data_0 <= 22150) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (!Reg_apply_1 ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (!Reg_apply_1 ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##3 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_1 >= 40250) && (Reg_data_1 <= 52740) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 38) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 33873) && (Reg_data_0 <= 43445) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 0) && (CPU_rd_dout <= 1765367250) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter == 5) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 63) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((DoutaReg == 502669115) ##1 !Pipeline ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 41260) && (Reg_data_0 <= 53994) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 32961) && (Reg_data_1 <= 43968) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 10798) && (Reg_data_1 <= 14784) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 502669115) && (DoutaReg <= 1504843187) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (!Write ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 50) && (CPU_rd_addr <= 58) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!Wea ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 50453) && (Reg_data_0 <= 61996) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl2 ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 20) && (CPU_rd_addr <= 33) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 31) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 40) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 12) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 8) ##4 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra >= 46) && (Addra <= 63) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 33642) && (Reg_data_1 <= 65400) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 == 14) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 == 39548) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 == 11847) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reset) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 33) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra == 14) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 11) && (Reg_addr_0 <= 16) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 8) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 == 3) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr == 55) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 8) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 33873) && (Reg_data_0 <= 48801) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_0 >= 31797) && (Reg_data_0 <= 48166) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 43) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 43407) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (!Read ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!Read ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 20) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_1 >= 43551) && (Reg_data_1 <= 51648) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 28) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_1 >= 42730) && (Reg_data_1 <= 65298) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_1 == 10) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (CPU_rd_apply ##3 (CPU_rd_dout >= 273917728) && (CPU_rd_dout <= 1537256375) ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) && Read ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 31) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 26) && (Reg_addr_1 <= 31) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 40484) && (Reg_data_1 <= 51633) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 25) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (StepCounter == 0) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 Pipeline ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra == 26) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr == 48) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 == 21132) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra == 27) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 !Reg_apply_0 ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 17510) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr == 10) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CurrentState == 0) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 !CPU_rd_apply_dl2 ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 == 40959) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 15538) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 == 7) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 42409) && (Reg_data_1 <= 65535) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 26) && (Reg_addr_1 <= 31) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_0 == 27) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 9) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 10) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 == 46054) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 == 26849) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra == 10) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 42645) && (Reg_data_1 <= 65400) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 == 47294) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 Reg_next_0 ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr == 11) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (Read ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (NextState == 0) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra == 7) && (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 48501) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 14) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg >= 502669115) && (DoutaReg <= 1504843187)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr >= 33) && (CPU_rd_addr <= 34)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 >= 11) && (Reg_addr_0 <= 14)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 33512) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 62) && (Addra <= 63) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra >= 33) && (Addra <= 34)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_1 >= 46451) && (Reg_data_1 <= 47975)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg >= 502669115) && (DoutaReg <= 1504843187) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 62) && (CPU_rd_addr <= 63) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 10) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply_dl1 ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Dina >= 750197435) && (Dina <= 860581590) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 !CPU_rd_apply ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 11)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 11)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 21940) && (Reg_data_1 <= 23627) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 0) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 2744) && (Reg_data_0 <= 21996)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !CPU_rd_apply_dl2) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Douta >= 750149465) && (Douta <= 860574054) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 26) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 62509) && (Reg_data_0 <= 65300)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 21) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_0 == 27)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (StepCounter == 1)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr == 9) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 !Reg_apply_0) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 Wea) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra == 61)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (CPU_rd_addr >= 14) && (CPU_rd_addr <= 25) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CPU_rd_addr == 61)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 Reg_next_0) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (CPU_rd_addr >= 32) && (CPU_rd_addr <= 63) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra == 18) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 Read ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((NextState == 2) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Dina == 0)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (CPU_rd_addr == 11) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12475) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 14) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 >= 27485) && (Reg_data_1 <= 40735) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra == 10)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (StepCounter == 0)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 27) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_1 == 3)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_1 == 2)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 18) ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 Pipeline) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CPU_rd_addr == 48)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 Write) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_0 == 18) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_0 == 20)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra == 14)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (DoutaReg == 2860800) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Addra == 27)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CPU_rd_addr == 10)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_1 == 10)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 !CPU_rd_apply) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 Read) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Addra == 7) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (Reg_addr_0 == 14)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##1 (Reg_addr_1 == 22) ##1 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 !CPU_rd_apply_dl1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (CPU_rd_addr == 55)) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 42571) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 18) && (Reg_addr_0 <= 31) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 23) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (CPU_rd_addr >= 14) && (CPU_rd_addr <= 31) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 12006) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 21314) && (Reg_data_0 <= 42864) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_0 >= 52433) && (Reg_data_0 <= 65483) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_0 >= 51802) && (Reg_data_0 <= 65483) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) (CPU_rd_apply ##3 !CPU_rd_apply_dl1 ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 12873) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 23788) && (Reg_data_0 <= 33512) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply ##3 !CPU_rd_apply ##1 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##2 (NextState == 0) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CurrentState == 0) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (StepCounter >= 1) && (StepCounter <= 13)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CPU_rd_addr >= 11) && (CPU_rd_addr <= 61)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 CPU_rd_apply_dl1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_data_1 >= 11134) && (Reg_data_1 <= 47294)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CurrentState == 1) ##4 !Wea && (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 CPU_rd_apply) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 41976) && (Reg_data_0 <= 53935) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((DoutaReg >= 1610108351) && (DoutaReg <= 2145510399) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_0 >= 47746) && (Reg_data_0 <= 65483) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (Reg_data_1 >= 40253) && (Reg_data_1 <= 53337) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_0 >= 55645) && (Reg_data_0 <= 65483) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_0 >= 50323) && (Reg_data_0 <= 65483) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 32408) && (Reg_data_1 <= 60684) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_1 >= 36088) && (Reg_data_1 <= 51471) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Douta >= 1424843689) && (Douta <= 2145510399) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 1392994214) && (DoutaReg <= 2013391344) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 26) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Addra >= 10) && (Addra <= 27) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 22) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_0 >= 21132) && (Reg_data_0 <= 50211) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 26) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (StepCounter >= 0) && (StepCounter <= 12) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 48) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 39548) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 25) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 28) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Addra >= 41) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((Addra >= 10) && (Addra <= 19) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 19)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_data_0 >= 60155) && (Reg_data_0 <= 65063)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (StepCounter == 3)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 Write) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_data_0 >= 50059) && (Reg_data_0 <= 55675) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_1 >= 15) && (Reg_addr_1 <= 17) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_data_0 >= 2021) && (Reg_data_0 <= 6408)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 Wea) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 CPU_rd_apply_dl2 ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 9) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra >= 18) && (Addra <= 20) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 41260) && (Reg_data_0 <= 53994) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 1) && (Addra <= 12) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_data_0 >= 52712) && (Reg_data_0 <= 62509) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 21) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##3 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_0 >= 34021) && (Reg_data_0 <= 65483) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) && (Reg_data_1 >= 33392) && (Reg_data_1 <= 65535) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) && (Reg_data_1 >= 34310) && (Reg_data_1 <= 65535) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) (Wea ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Write ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_data_0 >= 47123) && (Reg_data_0 <= 65483) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (Wea ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 27) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Write ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 6) && (Reg_addr_0 <= 9) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr >= 22) && (CPU_rd_addr <= 30) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (StepCounter >= 0) && (StepCounter <= 12)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 27) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_1 >= 26849) && (Reg_data_1 <= 32408) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 !Reg_next_0 ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) (!Read && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (Addra >= 14) && (Addra <= 18) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 22) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (Reg_data_0 >= 11847) && (Reg_data_0 <= 40959) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra >= 26) && (Addra <= 30) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 >= 12) && (Reg_addr_0 <= 18)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (Dina >= 894102449) && (Dina <= 2083809916)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 10)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 2145510399) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && CPU_rd_apply ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 12) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr >= 22) && (CPU_rd_addr <= 48) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg >= 2860800) && (DoutaReg <= 502669115) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 23627) && (Reg_data_1 <= 29375) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (Reg_data_1 >= 10456) && (Reg_data_1 <= 39548)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 57) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg >= 502669115) && (DoutaReg <= 1504843187) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 !Pipeline ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 12) && (StepCounter <= 13) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42352) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (Douta >= 894090602) && (Douta <= 2083787256)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 10)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 0) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_data_0 >= 11644) && (Reg_data_0 <= 21132) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_apply_0 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && CPU_rd_apply_dl1 ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 Reg_apply_0) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 27) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 CPU_rd_apply_dl2 ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (Addra >= 10) && (Addra <= 14)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 >= 21) && (Reg_addr_1 <= 22)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 >= 18) && (Reg_addr_1 <= 23) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 19303) && (Reg_data_1 <= 21055) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 43) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Addra >= 31) && (Addra <= 32) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 20757) && (Reg_data_1 <= 22626) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 >= 13) && (Reg_addr_0 <= 17) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_1 >= 22626) && (Reg_data_1 <= 24314) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (CPU_rd_addr >= 18) && (CPU_rd_addr <= 39) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 43971) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 !CPU_rd_apply_dl1 ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 11) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 !CPU_rd_apply_dl2 ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 !CPU_rd_apply ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 9) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 18) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 45) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) && (Reg_data_0 >= 24061) && (Reg_data_0 <= 44065) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 (Reg_addr_1 == 25) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 (Reg_data_0 >= 46054) && (Reg_data_0 <= 50211) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 !Write ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 16) && (CPU_rd_addr <= 37) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_1 == 1) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 502669115) && (DoutaReg <= 1504843187) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 6) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 (CPU_rd_addr >= 11) && (CPU_rd_addr <= 48) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 10719) && (Reg_data_0 <= 13991) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 >= 26) && (Reg_addr_0 <= 31) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 !Wea ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 20) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 13) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 32961) && (Reg_data_1 <= 43968) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 52433) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) && CPU_rd_apply_dl1 ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Addra == 6) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 38) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_0 >= 19035) && (Reg_data_0 <= 20500) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_0 >= 43445) && (Reg_data_0 <= 50059) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_0 >= 19) && (Reg_addr_0 <= 21) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_0 >= 57291) && (Reg_data_0 <= 60155) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 20) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 26) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_0 >= 20120) && (Reg_data_0 <= 22150) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr >= 46) && (CPU_rd_addr <= 51) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 31477) && (Reg_data_1 <= 35587) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra >= 39) && (Addra <= 48) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 10) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 39) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (Addra == 53)) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 (Reg_addr_1 == 0)) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 5) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 !CPU_rd_apply_dl2 && (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((DoutaReg >= 1463453102) && (DoutaReg <= 2145510399) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 (StepCounter == 0)) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 (Reg_addr_0 == 26)) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) (Write ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (DoutaReg == 502669115)) |-> Reg_apply_1);
assert property(@(posedge Clk) (Wea ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 !Read) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Write ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Wea ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) && Reg_apply_1 ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 5) ##2 (CPU_rd_addr == 53)) |-> Reg_apply_1);
assert property(@(posedge Clk) (Read ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (!Pipeline ##3 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 18371) && (Reg_data_1 <= 35868) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 11) && (Reg_addr_1 <= 19) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_1 >= 38161) && (Reg_data_1 <= 44167) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra == 40) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 == 18) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 43) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 10) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 43) && (CPU_rd_addr <= 62) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 == 38690) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 36188) && (Reg_data_1 <= 65298) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 == 8) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra >= 23) && (Addra <= 44) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Douta == 1995812333) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 == 13991) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 == 13) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CurrentState == 2) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 == 32961) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr == 50) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 == 31) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra == 12) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (!Reg_apply_1 && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra == 31) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##1 Wea ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##1 Reg_apply_0 ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Dina == 1995862786) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr == 58) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 45) && (CPU_rd_addr <= 63) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 15) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 == 12) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) && (Reg_data_0 >= 29303) && (Reg_data_0 <= 40406) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##1 (CurrentState == 1) ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_1 == 14784) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CurrentState_reg == 2) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 == 50453) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##1 Write ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((NextState == 2) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr == 33) && (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 13) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 == 10798) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 12) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##1 (NextState == 1) ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 50059) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) && (Reg_data_0 >= 18711) && (Reg_data_0 <= 40406) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 18) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 10) && (StepCounter <= 13)) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 20));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 11) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 62) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_0 >= 11) && (Reg_addr_0 <= 16) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 18) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_0 >= 22) && (Reg_data_0 <= 21932) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 11) && (Reg_addr_0 <= 16) ##3 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((DoutaReg == 1610108351)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Douta >= 628583242) && (Douta <= 2143512575) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_1 >= 43551) && (Reg_data_1 <= 47051) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 52) && (Addra <= 63) ##2 (Reg_addr_1 == 15)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 37) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 38) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 55185) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Addra >= 8) && (Addra <= 20) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Addra >= 21) && (Addra <= 42) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 51) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 38) && (CPU_rd_addr <= 43) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Read ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta >= 628583242) && (Douta <= 1854079965) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((DoutaReg >= 345134377) && (DoutaReg <= 1595324862) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_addr >= 17) && (CPU_rd_addr <= 34) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 3581) && (Reg_data_0 <= 20500) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 46) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 11)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_1 ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 20)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 == 28) && (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 53) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1875245535)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra >= 28) && (Addra <= 44) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 14)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_addr_0 >= 8) && (Reg_addr_0 <= 19) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 20)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 24) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 34)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 33)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 12)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 34)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 28)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 58)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Dina == 502706407) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 62) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 35240) && (Reg_data_1 <= 65298) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 53) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState_reg == 2) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 12) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 12) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 33)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 62) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 0)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState_reg == 2)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 63) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Douta >= 1429992874) && (Douta <= 2145510399) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 502669115)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1504843187)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 26) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((DoutaReg == 502669115) && (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 502669115) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 == 21) && (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Douta == 502669115) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) && (Reg_data_1 >= 54347) && (Reg_data_1 <= 65535) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 63) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr == 19) && (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_1 == 821) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) && (Reg_data_1 >= 44549) && (Reg_data_1 <= 65535) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 10) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 58)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra == 28) && (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 37292) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 29)) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1504843187) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1875245535) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 14) ##1 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 13) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Read ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1919547876) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 185) && (Reg_data_1 <= 32786) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Read ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 11) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Reset ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 18215) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 12) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##3 (StepCounter == 6) ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 7) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) && (Reg_data_1 >= 43919) && (Reg_data_1 <= 65535) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) && (Reg_data_1 >= 54802) && (Reg_data_1 <= 65535) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 15) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 7) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_1 >= 53337) && (Reg_data_1 <= 65298) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Addra >= 28) && (Addra <= 63) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##2 (StepCounter == 0) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_data_1 >= 32408) && (Reg_data_1 <= 47294)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Douta >= 894090602) && (Douta <= 1615821760)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CurrentState == 1)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 35) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (NextState == 1)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Dina >= 0) && (Dina <= 1258395577)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 61)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !Reg_apply_1 ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 25) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42292) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_0 >= 48809) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 32) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 32) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr >= 18) && (CPU_rd_addr <= 39) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Addra == 31) ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 20585) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (CPU_rd_addr == 50) ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Addra >= 27) && (Addra <= 62) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_0 == 31) ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (Read ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 33) && (CPU_rd_addr <= 63) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (Reg_addr_1 == 13) ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((StepCounter == 5) ##1 (DoutaReg == 502669115) ##1 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (Reg_addr_0 >= 7) && (Reg_addr_0 <= 17) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 22) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Addra >= 10) && (Addra <= 18) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_1 >= 22) && (Reg_addr_1 <= 25) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((DoutaReg == 2860800) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Dina >= 894102449) && (Dina <= 2083809916) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 27) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (!Pipeline && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (!Reg_next_0 && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_0 >= 40959) && (Reg_data_0 <= 50211) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra >= 18) && (Addra <= 27) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 9) && (CPU_rd_addr <= 22) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 !Wea ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) && CPU_rd_apply_dl2 ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 !Write ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Douta >= 894090602) && (Douta <= 2083787256) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 18) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 18) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 Write ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (CPU_rd_addr == 55) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Reg_next_0 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (Reg_addr_0 == 14) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 == 2) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (NextState == 1) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 12) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 18) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && Wea ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 1) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 15) && (CPU_rd_addr <= 27) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##2 (StepCounter >= 9) && (StepCounter <= 13) ##2 1) |-> (Douta >= 0) && (Douta <= 2145510399));
assert property(@(posedge Clk) ((Reg_data_0 == 21132) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##4 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_0 ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 12) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (Addra == 14) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_1 == 11) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && Write ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 Pipeline ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (Reset) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 28) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (Reg_addr_1 == 3) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 20) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 9) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 12) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 21) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 29) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 1504843187) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 26849) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CurrentState == 1) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 1504843187) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 20) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 Wea ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 1) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Read ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_1 == 2) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 57) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Addra == 26) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (NextState == 1) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && Reg_apply_1 ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CurrentState == 1) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Read ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 39) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr >= 43) && (CPU_rd_addr <= 45)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CurrentState_reg == 1)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 22) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 6408) && (Reg_data_0 <= 7755) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 39)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_data_0 >= 50059) && (Reg_data_0 <= 51391)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_1 >= 1651) && (Reg_data_1 <= 8210) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 >= 30) && (Reg_addr_1 <= 31)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CurrentState == 1) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 51)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_data_1 >= 19303) && (Reg_data_1 <= 20757) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_0 >= 6408) && (Reg_data_0 <= 15517) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_data_0 >= 50059) && (Reg_data_0 <= 51391) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (NextState == 1) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_0 >= 13) && (Reg_addr_0 <= 15)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_data_1 >= 31477) && (Reg_data_1 <= 32786) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_data_1 >= 23732) && (Reg_data_1 <= 24314) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_data_0 >= 64386) && (Reg_data_0 <= 65063)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 18)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra >= 50) && (Addra <= 51) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 >= 13) && (Reg_addr_0 <= 15) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 >= 20) && (Reg_addr_1 <= 22)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_data_0 >= 2021) && (Reg_data_0 <= 3581)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 42690) && (Reg_data_0 <= 65483) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 >= 15) && (Reg_addr_1 <= 16)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_1 >= 8210) && (Reg_data_1 <= 13248) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 29106) && (Reg_data_0 <= 33512) ##1 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 24) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 == 25) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (CPU_rd_addr == 10)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 (CPU_rd_addr == 11) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 !CPU_rd_apply_dl2 ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 12)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 Read ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 1) && (Addra <= 62) ##1 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 53) && (Addra <= 62) ##1 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Reg_addr_0 == 14) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (DoutaReg == 502669115) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (DoutaReg == 502669115) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 12) && (CPU_rd_addr <= 62) ##1 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 !CPU_rd_apply_dl1 ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 !Reg_apply_0) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (Reg_addr_1 == 10)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 !Reg_apply_1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 30) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_0 >= 7536) && (Reg_data_0 <= 33512) ##1 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 (Addra == 7) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 Write) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (Addra == 10)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr == 10)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (StepCounter == 0)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 (Reg_addr_0 == 7) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta == 1258345366) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 Reg_apply_1 ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_data_1 >= 23627) && (Reg_data_1 <= 47970) ##1 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Addra == 27) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Dina == 1258395577) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_1 ##2 !CPU_rd_apply_dl1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 !Write) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (DoutaReg == 2860800) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((Reg_data_0 == 50211) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((DoutaReg == 1258345366) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 21)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (Reg_addr_0 == 14)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (CPU_rd_addr == 34) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (NextState == 1) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (Addra == 34) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 12240) && (Reg_data_1 <= 24500) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Write ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_1 ##2 !CPU_rd_apply) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_1 && (Reg_addr_1 == 11) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 (Reg_addr_0 == 27) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra >= 12) && (Addra <= 62) ##1 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 Reg_next_0 ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 14) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 25)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (CPU_rd_addr == 9)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (CurrentState == 0)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 26) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 Wea ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (NextState == 0)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 (Addra == 27) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (Reg_addr_0 == 18) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_1 == 32408) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_0 == 27) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 26) ##1 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CurrentState == 1) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##2 (StepCounter == 5) ##2 (CurrentState == 0)) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 22)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 Pipeline ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 30) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_0 == 18)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 !CPU_rd_apply_dl1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 22) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (Addra == 14)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 !Wea) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 48) && (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 Reg_apply_1 ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (Reg_addr_1 == 22) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (CPU_rd_addr == 9) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Addra >= 32) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CurrentState_reg == 2));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 26) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr == 53) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 !CPU_rd_apply) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 13) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 19) ##2 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 62) ##1 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (Reg_addr_1 == 3)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) && Reg_next_0 ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 Wea) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##2 (CPU_rd_addr == 48) ##1 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 (Reg_addr_1 == 3)) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##4 Read) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 (Addra == 18) ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 !Pipeline ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Addra == 53) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 (Reg_addr_0 == 26) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 32) && (CPU_rd_addr <= 62) && (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##3 (CPU_rd_addr == 55)) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##1 !CPU_rd_apply ##2 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 35) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_1 >= 5034) && (Reg_data_1 <= 8210) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 197) && (Reg_data_1 <= 34449) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 >= 24) && (Reg_addr_0 <= 26) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 35) && (Addra <= 38) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_0 >= 47319) && (Reg_data_0 <= 51391) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 50) && (Addra <= 51) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_0 >= 3581) && (Reg_data_0 <= 6408) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_0 >= 15517) && (Reg_data_0 <= 19035) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (DoutaReg == 71462664) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr == 0) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 >= 15) && (Reg_addr_1 <= 16) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_1 >= 23732) && (Reg_data_1 <= 24314) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_1 >= 23) && (Reg_addr_1 <= 26) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_0 >= 2566) && (Reg_data_0 <= 3581) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Addra == 32) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 20) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra >= 27) && (Addra <= 29) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_0 >= 20120) && (Reg_data_0 <= 20500) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 31477) && (Reg_data_1 <= 32786) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 22626) && (Reg_data_1 <= 24314) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra >= 51) && (Addra <= 57) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 32) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 20757) && (Reg_data_1 <= 21055) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr >= 38) && (CPU_rd_addr <= 39) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra == 32) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 >= 18) && (Reg_addr_1 <= 19) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra >= 43) && (Addra <= 44) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Addra == 0) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_1 >= 19) && (Reg_addr_1 <= 20) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_data_0 >= 64635) && (Reg_data_0 <= 65063) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Addra == 24) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 13) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 7) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 30) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) && Reg_apply_1 ##2 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 9) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 9) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 13) && (StepCounter == 6) ##2 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((DoutaReg == 502669115) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 13991) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Addra >= 24) && (Addra <= 32) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr >= 33) && (CPU_rd_addr <= 50) && (StepCounter == 6) ##2 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 52273) && (Reg_data_1 <= 65298) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 27) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 50) && (StepCounter == 6) ##2 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) (Reset) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 10719) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 10) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Addra == 58) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 13) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 64442) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 10) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (CPU_rd_addr == 58) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 11) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 50) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Addra == 31) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 !Reg_apply_1 ##1 !Reg_apply_1 ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 43968) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 13) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 20) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 31) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 8) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter == 6) ##2 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##3 (Reg_addr_0 == 31) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 31) && (StepCounter == 6) ##2 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 61996) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Addra >= 31) && (Addra <= 40) && (StepCounter == 6) ##2 !Reg_apply_1 ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 32961) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((DoutaReg == 1504843187) && (StepCounter == 6) ##4 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 == 6) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_0 >= 43445) && (Reg_data_0 <= 45853) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 13) && (Addra <= 25) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (DoutaReg == 1854079965) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 30) && (Addra <= 31) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra == 0) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Douta >= 1854079965) && (Douta <= 2118510588) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 == 3) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra >= 39) && (Addra <= 43) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_0 >= 30) && (Reg_addr_0 <= 31) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_0 >= 6408) && (Reg_data_0 <= 7755) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr >= 46) && (CPU_rd_addr <= 48) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_1 >= 43551) && (Reg_data_1 <= 44167) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_data_1 >= 48944) && (Reg_data_1 <= 51648) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_0 >= 57291) && (Reg_data_0 <= 58078) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_1 >= 46935) && (Reg_data_1 <= 47051) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_0 >= 64635) && (Reg_data_0 <= 65063) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 == 19) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_0 >= 20120) && (Reg_data_0 <= 20500) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Douta >= 822512994) && (Douta <= 966153075) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (Write ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 52740) && (Reg_data_1 <= 65298) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((DoutaReg == 502669115) ##2 (StepCounter == 1) ##2 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Wea ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((DoutaReg == 502669115) ##3 (StepCounter == 2) ##1 1) |-> (Addra >= 0) && (Addra <= 31));
assert property(@(posedge Clk) (!Write ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Wea ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_apply_1 ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_0 >= 19035) && (Reg_data_0 <= 20120) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 25) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Douta >= 1775266259) && (Douta <= 1854079965) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 43551) && (Reg_data_1 <= 65298) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr == 39) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (!Reg_apply_1 ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 !Write) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (Reg_data_0 >= 40959) && (Reg_data_0 <= 50211)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 !Wea) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 48)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 42409) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (Pipeline ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_1 >= 43345) && (Reg_data_1 <= 65298) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (Read ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 !Reg_next_0 ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 26) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 48) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_data_0 >= 11847) && (Reg_data_0 <= 40959) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Addra >= 14) && (Addra <= 26) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 22) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Read && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 26849) && (Reg_data_1 <= 56663) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 !Pipeline ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 20) ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 3) ##2 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_1 >= 1651) && (Reg_data_1 <= 24314) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 8210) && (Reg_data_1 <= 9276) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (!Reg_next_0 ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 1651) && (Reg_data_1 <= 11946) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CurrentState_reg == 2) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 CPU_rd_apply_dl1 ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 CPU_rd_apply ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 1651) && (Reg_data_1 <= 21055) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_1 >= 8210) && (Reg_data_1 <= 24314) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 1651) && (Reg_data_1 <= 24314) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (Reg_next_0) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 27) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 55) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 3)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Dina >= 0) && (Dina <= 894102449)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Douta >= 894090602) && (Douta <= 1258345366) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_data_1 >= 32408) && (Reg_data_1 <= 39548)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_data_0 >= 5366) && (Reg_data_0 <= 11847)) |-> Reg_apply_0);
assert property(@(posedge Clk) (CPU_rd_apply ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_1 == 25)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 !Reg_apply_1) |-> Reg_apply_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_data_0 >= 46054) && (Reg_data_0 <= 50211)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Dina >= 894102449) && (Dina <= 1258395577) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 55)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 !CPU_rd_apply_dl2) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_1 >= 32408) && (Reg_data_1 <= 39548) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##2 (NextState == 0) ##2 Reg_apply_1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##3 (StepCounter == 1) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((DoutaReg == 1539824055) ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 5034) && (Reg_data_1 <= 9276) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((DoutaReg >= 822512994) && (DoutaReg <= 913167212) ##4 !CPU_rd_grant && (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && CPU_rd_apply_dl1 ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 28) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (!Pipeline ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 !CPU_rd_apply_dl2 ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !CPU_rd_apply ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 14) && (Reg_addr_1 <= 22) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 11847) && (Reg_data_0 <= 21132) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Reg_apply_1 ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 >= 26) && (Reg_addr_0 <= 27) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 4) && (StepCounter <= 7) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 17510) && (Reg_data_1 <= 26849) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 10) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_1 >= 10456) && (Reg_data_1 <= 17510) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_data_0 >= 11847) && (Reg_data_0 <= 22660) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (!CPU_rd_apply && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) && Wea ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !CPU_rd_apply_dl1 ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 3) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_1 >= 17510) && (Reg_data_1 <= 26849) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Addra == 18) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_1 >= 26849) && (Reg_data_1 <= 32408) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Addra >= 10) && (Addra <= 14) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 22) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 == 18) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_1 >= 3) && (Reg_addr_1 <= 10) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) && Reg_apply_1 ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) && Write ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_1 == 25) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_data_0 >= 46054) && (Reg_data_0 <= 50211) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra >= 26) && (Addra <= 27) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 == 31)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 0) && Reg_apply_0) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra == 38) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Addra == 31) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra == 27) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 == 30)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 == 22)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 == 20)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 == 18)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 == 15)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##1 (StepCounter == 5) ##2 1) |-> Reg_apply_1);
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 !Reg_apply_1 && (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr >= 32) && (CPU_rd_addr <= 43) ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_data_0 >= 3581) && (Reg_data_0 <= 27939) ##2 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 0) && CPU_rd_apply_dl2) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (CurrentState_reg == 1) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 == 19)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 27)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra == 43) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (NextState == 1)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (DoutaReg == 71462664) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 Reg_next_0) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_1 == 31) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout == 2118510588) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 51)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr == 39) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 8210) && (Reg_data_1 <= 9276) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (DoutaReg >= 71462664) && (DoutaReg <= 913167212) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr == 32) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_0 == 2)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra == 31) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 == 17)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr >= 34) && (CPU_rd_addr <= 51) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra == 51) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_1 >= 8210) && (Reg_data_1 <= 11946) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_0 == 15)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (DoutaReg >= 822512994) && (DoutaReg <= 913167212) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (!Reg_next_1 && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (DoutaReg >= 71462664) && (DoutaReg <= 913167212) ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 Reg_next_0 ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 23)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_0 >= 43445) && (Reg_data_0 <= 65063) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_1 == 16)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_0 == 9)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CurrentState_reg == 1) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CurrentState >= 0) && (CurrentState <= 1) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_0 == 20)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CurrentState == 1)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 == 9) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra == 50) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr >= 38) && (CPU_rd_addr <= 51) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_0 == 31)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_data_0 >= 55675) && (Reg_data_0 <= 65063) ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_0 == 22)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (Reg_addr_0 == 13)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 == 13) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 == 15) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 == 31) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr == 38) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_addr_0 == 13) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 32)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 38)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (DoutaReg >= 71462664) && (DoutaReg <= 913167212) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 39)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 43)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 45)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 48)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr == 35) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 30926) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (DoutaReg >= 71462664) && (DoutaReg <= 913167212) ##2 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 == 24) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 61) ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 15) ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((DoutaReg == 913167212) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_0 >= 55675) && (Reg_data_0 <= 65063) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (NextState >= 0) && (NextState <= 1) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 79) && (Reg_data_0 <= 21132) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reset) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 == 15) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (NextState == 0) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 65063) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 24) && (Addra <= 38) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_1 == 9) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra == 44) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra == 51) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_0 == 24) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra == 38) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 21055) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (NextState >= 0) && (NextState <= 1) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 6408) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 == 31) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr == 51) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra == 51) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_data_0 >= 3581) && (Reg_data_0 <= 22150) ##2 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && Reg_apply_0 ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 Reg_next_0 ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_addr_0 == 4) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 !Write ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 == 0) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra == 25) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (NextState == 1) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_addr_1 == 12) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra == 31) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 8210) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 == 19) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Addra == 29) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_0 >= 3) && (Reg_addr_0 <= 8) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_data_0 >= 57291) && (Reg_data_0 <= 65063) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra >= 27) && (Addra <= 51) ##2 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 32786) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr == 61) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 47319) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Addra == 58) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra == 31) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 25) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (DoutaReg == 822512994) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 == 17) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 == 21) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (!CPU_rd_apply_reg && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 Reg_next_1 ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 == 18) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr >= 32) && (CPU_rd_addr <= 35) ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 20757) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (CPU_rd_addr >= 27) && (CPU_rd_addr <= 61) ##2 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 !Reg_apply_0 ##2 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && CPU_rd_grant ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_1 >= 13) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_data_0 >= 19035) && (Reg_data_0 <= 27939) ##2 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 64386) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_0 == 22) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (!Reg_apply_1 && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 !Wea ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 CPU_rd_apply_dl2 ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 22) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (CurrentState >= 0) && (CurrentState <= 1) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Addra == 39) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 == 10) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra == 57) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra == 10) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra == 27) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra == 35) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra == 50) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 2566) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 3581) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 20500) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 51391) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra == 48) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 == 23) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 == 20) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 55675) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Addra == 29) ##2 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 24314) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra == 43) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (Reg_addr_0 == 26) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 31477) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_0 == 31) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra == 35) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 22626) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 19303) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 11946) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr == 48) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr == 33) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr >= 32) && (CPU_rd_addr <= 39) ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr == 9) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr == 38) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr == 39) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_1 == 16) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr == 43) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 (CPU_rd_addr == 29) ##1 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && Reg_next_0 ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 24) && (Addra <= 32) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 13221) && (Reg_data_1 <= 23864) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 19450) && (Reg_data_0 <= 20990) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 52740) && (Reg_data_1 <= 57711) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 18371) && (Reg_data_1 <= 35868) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##3 !Reg_apply_0 ##1 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr == 29) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra == 30) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 47051) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra == 39) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((NextState == 1) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((DoutaReg >= 822512994) && (DoutaReg <= 913167212) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr == 33) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 16205) && (Reg_data_1 <= 32197) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 == 10) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 7755) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (CurrentState == 1) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CurrentState == 1) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_0 >= 2566) && (Reg_data_0 <= 27939) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 35587) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra == 29) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 == 25) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_0 >= 25) && (Reg_addr_0 <= 31) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Addra == 25) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 == 20120) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 Reg_next_1 ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (DoutaReg == 1854079965) ##4 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 32) && (CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (CPU_rd_addr == 46) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 21) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (Reg_addr_0 == 17) ##3 1) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 !Reg_apply_1 ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_data_0 >= 3581) && (Reg_data_0 <= 20500) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Addra >= 39) && (Addra <= 63) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) && (Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((DoutaReg >= 183252245) && (DoutaReg <= 1628727234) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 79) && (Reg_data_0 <= 24104) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Read ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_1 == 47017)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 18616)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 16913)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 15899)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (CPU_rd_addr >= 31) && (CPU_rd_addr <= 46) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 13606)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 11645)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 25831)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 54376)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 11181)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 27751)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##1 (StepCounter == 0) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((CPU_rd_dout >= 2118510588) && (CPU_rd_dout <= 2143512575) ##2 (Reg_data_1 >= 44167) && (Reg_data_1 <= 64199) ##2 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 == 28191)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 36705)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 55696)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 9175)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 14739)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 25832)) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 9) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 CPU_rd_apply_dl2 ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 50211) && (Reg_data_0 <= 52712) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (Reg_data_0 >= 46054) && (Reg_data_0 <= 50211)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta >= 1804544) && (Douta <= 2141261311) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_addr_0 >= 14) && (Reg_addr_0 <= 18) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 27)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (Reg_data_1 >= 17510) && (Reg_data_1 <= 32408)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) && CPU_rd_apply_dl1 ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (Addra >= 18) && (Addra <= 27)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 22) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 26849) && (Reg_data_1 <= 32408) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 26) && (Reg_addr_0 <= 27) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (CPU_rd_addr >= 9) && (CPU_rd_addr <= 11)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) && CPU_rd_apply ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (DoutaReg == 2860800) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_data_1 >= 17510) && (Reg_data_1 <= 26849) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 22) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 26) && (Addra <= 27) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) && Reg_next_0 ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Addra >= 14) && (Addra <= 18) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Pipeline ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 15231) && (Reg_data_1 <= 30509) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 31) ##4 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Reg_addr_0 >= 14) && (Reg_addr_0 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 9) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 22) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) && Reg_apply_1 ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_data_0 >= 11847) && (Reg_data_0 <= 21132) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 Wea ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 Write ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 2) && (Reg_addr_1 <= 14) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Reg_apply_1 ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CPU_rd_addr == 11)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 Wea) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 Read ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 Pipeline) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Addra == 14) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Addra == 61)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CPU_rd_addr == 48)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_0 == 27)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Addra == 27)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_1 == 2)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr == 55) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 Write) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !CPU_rd_apply_dl2 ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_1 == 22) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Addra == 7)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 Write ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr == 9) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CPU_rd_addr == 61)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 Pipeline ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (CPU_rd_addr == 55)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_1 == 3)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 == 27) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Addra == 27) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_0 == 14)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 == 14) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Addra == 14)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (Reg_addr_0 == 20)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_1 == 3) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr == 48) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_0 == 18) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 (StepCounter == 1)) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##3 Read) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Addra == 18) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 Reg_next_0 ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 Wea ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##1 (CurrentState == 1) ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##4 (StepCounter == 2)) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##4 Pipeline) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 == 2) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 == 27) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 == 14) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 == 22) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter == 9) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (StepCounter == 0) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 == 18) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 !Reg_apply_0 ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 == 52712) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 == 7) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_0 == 26) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_1 == 56663) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra == 18) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra == 27) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Addra == 10) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr == 11) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr == 48) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr == 9) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CurrentState == 0) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 7) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Read ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Addra == 26) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 55) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra == 26) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_1 == 17510) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Addra == 14) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) && Read ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr == 22) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 == 3) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter == 7) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 !CPU_rd_apply_dl1 ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter == 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_1 == 26849) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 == 21132) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 == 11847) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (CPU_rd_addr == 10) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter == 10) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_1 == 22) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 == 40959) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (CPU_rd_addr == 9) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Reg_addr_1 == 14) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Reg_next_0 ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 (Addra == 7) ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 Pipeline ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 39548) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (Reg_addr_1 == 10) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##2 (NextState == 0) ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 12) ##1 !CPU_rd_apply ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1887582177) ##4 !CPU_rd_grant && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) (Reset ##2 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 25) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Reset ##1 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 8) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 41764) && (Reg_data_1 <= 43668) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 48667) && (Reg_data_1 <= 53062) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 39) && (Addra <= 40) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 21579) && (Reg_data_1 <= 23864) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 1) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 10447) && (Reg_data_1 <= 13221) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 13) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((DoutaReg >= 71462664) && (DoutaReg <= 913167212) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 27) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_addr_0 == 18) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 !CPU_rd_apply_dl1 ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 6) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 48) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (CPU_rd_addr == 9) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42165) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 50211) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 !CPU_rd_apply ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Addra == 18) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 Read ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg == 1258345366) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((NextState >= 0) && (NextState <= 1) ##1 (CurrentState == 2) ##3 (CPU_rd_addr == 0)) |-> (Reg_data_1 >= 0) && (Reg_data_1 <= 33642));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra == 27) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 32408) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_addr_1 == 22) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 25) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 Reg_apply_1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 26849) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 21132) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra == 26) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) && Write ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 !CPU_rd_apply_dl1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (Reg_addr_0 == 18)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 9) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_addr_0 == 14) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_addr_0 == 26) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (CPU_rd_addr == 55) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 Reg_apply_1 ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (Reg_addr_0 == 27)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (Addra == 27)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 Read) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (Reg_addr_0 == 7)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 Pipeline) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 == 56663) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Addra == 14) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 Reg_next_0) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 2) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (Addra == 7)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_addr_1 == 14) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (Addra == 18)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (DoutaReg == 2860800)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 22) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 8) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 == 52712) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (CPU_rd_addr == 11)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter == 9) ##4 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (CPU_rd_addr == 22) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 21) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Addra == 26) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 !CPU_rd_apply) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 !CPU_rd_apply_dl2) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##1 (Reg_addr_1 == 3) ##1 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (CPU_rd_addr == 9)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 == 26) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) && Wea ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 == 14) && (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##2 (CPU_rd_addr == 48)) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CurrentState >= 0) && (CurrentState <= 1)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1770108371) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 26) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((NextState == 1) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_0 >= 43971) && (Reg_data_0 <= 65483) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27150) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((CPU_rd_addr >= 22) && (CPU_rd_addr <= 24) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 79) && (Reg_data_0 <= 32588) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 45) && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 51633) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 Reg_apply_0 ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 20) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_0 >= 43073) && (Reg_data_0 <= 44149) ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_1 ##1 (NextState == 0) ##3 !Wea) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 25) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((NextState == 2) ##2 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_data_1 >= 43822) && (Reg_data_1 <= 65089) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (CPU_rd_addr >= 24) && (CPU_rd_addr <= 43) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 42409) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CurrentState_reg == 1) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 5597) && (Reg_data_1 <= 64442) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 13) ##2 (Addra >= 30) && (Addra <= 63) ##1 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (CPU_rd_grant ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_data_1 >= 34758) && (Reg_data_1 <= 65089) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_reg && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 !Reg_apply_0 ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply_reg ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 15423) && (Reg_data_0 <= 28022) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) && CPU_rd_grant ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Addra >= 48) && (Addra <= 63) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 33796) && (Reg_data_1 <= 65535) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 43561) && (Reg_data_1 <= 43668) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 57100) && (Reg_data_1 <= 57711) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 10447) && (Reg_data_1 <= 10685) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 53062)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 46935) && (Reg_data_1 <= 48667) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 52740) && (Reg_data_1 <= 53062) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 21579) && (Reg_data_1 <= 22282) && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 5) && (Addra <= 37) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((DoutaReg >= 0) && (DoutaReg <= 1887582177) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 24313) && (Reg_data_1 <= 36749) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 CPU_rd_grant ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 14) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 1646295492) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_data_1 >= 52427) && (Reg_data_1 <= 65089) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 18150) && (Reg_data_0 <= 36542) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 !CPU_rd_apply_reg ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_data_1 >= 51633) && (Reg_data_1 <= 65089) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CurrentState == 1) && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (CurrentState_reg == 1) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 !CPU_rd_apply_dl2 ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) && (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 7) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) && (Reg_addr_1 >= 19) && (Reg_addr_1 <= 31) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) && (NextState == 1) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reset) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) && (Reg_data_0 >= 48809) && (Reg_data_0 <= 65300) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) && CPU_rd_apply ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CurrentState_reg == 1) && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 29) && (Addra <= 40) && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 1) && (CPU_rd_addr <= 21) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) && (Reg_data_0 >= 42571) && (Reg_data_0 <= 65300) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 22) && (Addra <= 33) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##1 CPU_rd_apply ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 CPU_rd_apply_dl1 ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##3 Reg_apply_0 ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##3 (Dina == 0) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##1 !Reg_apply_0 ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_data_0 >= 38786) && (Reg_data_0 <= 51909) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##4 !Read) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Reg_data_0 == 45717) ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##1 !Reg_apply_1 ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##1 !Wea ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra == 17) ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr == 49) ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_data_1 >= 49860) && (Reg_data_1 <= 65089) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 23212) ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (!CPU_rd_apply_reg && (CPU_rd_addr == 31) && Reg_next_1 ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Reg_addr_1 == 21) && Reg_next_1 ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##2 !CPU_rd_apply ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##2 !Reg_apply_0 ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##2 !Read ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Reg_data_1 == 22282) ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && (CPU_rd_addr == 31) && Reg_next_1 ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Douta == 1539824055) ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((StepCounter == 0) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 7534) ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##3 (Reg_addr_0 == 3) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_data_0 >= 31892) && (Reg_data_0 <= 48606) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##2 (CurrentState == 0) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra == 23) ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##1 (StepCounter == 0) ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##1 (NextState == 0) ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##1 !Write ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##2 !CPU_rd_apply_dl1 ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CurrentState == 1) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && CPU_rd_grant && Reg_next_1 ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Dina == 1539831589) ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##3 Read ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##2 (NextState == 0) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##2 !Reg_apply_1 ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Addra == 53) && Reg_next_1 ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && (Reg_addr_0 == 13) ##4 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) && Reg_next_1 ##3 !CPU_rd_apply_dl2 ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CurrentState >= 0) && (CurrentState <= 1) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) && (Reg_data_0 >= 32501) && (Reg_data_0 <= 65300) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_data_1 >= 43968) && (Reg_data_1 <= 65089) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 16577) && (Reg_data_0 <= 32588) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##2 (Reg_addr_1 == 27) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##3 (Reg_addr_1 == 25) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##4 (Reg_addr_0 == 6)) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##2 (Addra == 26) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (NextState == 1) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 21) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##4 (Reg_addr_1 == 26)) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##1 (CPU_rd_addr == 24) ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_1 ##4 (CPU_rd_addr == 53)) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_addr_1 >= 23) && (Reg_addr_1 <= 26) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##1 !Pipeline ##2 (Reg_addr_0 == 3) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_dout >= 1262485910) && (CPU_rd_dout <= 1795385302) && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##1 (StepCounter == 0) ##3 Reg_apply_1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 42352) && (Reg_data_1 <= 65535) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 22932) && (Reg_data_1 <= 45447) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Addra == 53)) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##1 (Reg_addr_1 == 5) ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##1 (Reg_addr_0 == 17) ##3 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_1 ##4 (DoutaReg == 1848531420)) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr == 31) ##3 (CurrentState == 0) && (Reg_addr_0 == 3) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_addr_0 >= 12) && (Reg_addr_0 <= 16) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 CPU_rd_apply_dl2 && Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 !Reg_apply_1 ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra == 57) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr == 57) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 15) && (CPU_rd_addr <= 29) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (!Pipeline ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 CPU_rd_grant ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr == 26) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 !CPU_rd_apply_reg ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_0 == 10) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 == 0) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_0 == 7) ##2 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (!Reg_apply_1 && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Write ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Wea ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_data_1 >= 43968) && (Reg_data_1 <= 54847) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_0 == 53274)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 5228)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 21579)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 509)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 41764)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 57100)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 2466)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 (StepCounter >= 8) && (StepCounter <= 12) ##3 1) |-> Reg_apply_0);
assert property(@(posedge Clk) ((Reg_data_1 == 23864)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 22282)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 57711)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg == 1539824055) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Reg_data_1 == 10685)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 62611)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_data_1 >= 52427) && (Reg_data_1 <= 65089) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra == 43) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 60051)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 52740)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra == 34) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 == 8) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((Reg_data_1 == 13221)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 48667)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 63102)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 46935)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 == 10447)) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr == 34) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr == 43) ##1 1) |-> (CurrentState_reg == 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 !CPU_rd_apply_dl2 ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!CPU_rd_apply && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##2 CPU_rd_apply_dl2 ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_addr_1 >= 19) && (Reg_addr_1 <= 31) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 22932) && (Reg_data_1 <= 44781) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) && Reg_apply_0 ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) && (Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 52) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Write && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!Wea && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 18) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 28) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 !CPU_rd_apply_dl1 ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 !CPU_rd_apply ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_data_0 >= 32485) && (Reg_data_0 <= 65300) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##4 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 !Reg_apply_1 ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (CPU_rd_apply_dl2 ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 CPU_rd_apply ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 39) && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##2 CPU_rd_apply_dl1 ##1 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 7) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_data_0 >= 50059) && (Reg_data_0 <= 65300) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 36) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 14) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 30) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Addra >= 48) && (Addra <= 62) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_data_0 >= 49240) && (Reg_data_0 <= 65300) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) && Read ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_data_0 >= 46694) && (Reg_data_0 <= 65300) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_0 >= 31563) && (Reg_data_0 <= 61526) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 Reg_apply_0 ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_1 >= 1688) && (Reg_data_1 <= 33175) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) && (NextState >= 0) && (NextState <= 1) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (Reg_data_0 >= 56373) && (Reg_data_0 <= 65300) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18215) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Addra >= 17) && (Addra <= 30) && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra >= 0) && (Addra <= 26) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 18) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##4 Reg_apply_1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Dina >= 0) && (Dina <= 506011037) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 Reg_apply_0 ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Douta >= 190080278) && (Douta <= 2032927730) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 61) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 30126) && (Reg_data_0 <= 65173) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 !Pipeline ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 2) && (CPU_rd_addr <= 31) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14008) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 1) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 9) && (Reg_addr_1 <= 15) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((NextState == 2) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 1) && (CPU_rd_addr <= 33) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CurrentState == 2) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 14)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 12)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 !Reg_apply_0) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 !CPU_rd_apply) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 33)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 !CPU_rd_apply_dl1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) ##2 (StepCounter == 6)) |-> (Addra >= 32) && (Addra <= 63));
assert property(@(posedge Clk) ((CurrentState == 2) ##1 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) ((Reg_data_1 >= 37254) && (Reg_data_1 <= 63102) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 30881) && (Reg_data_0 <= 65173) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 11) && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CurrentState_reg == 1)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_0 >= 1824) && (Reg_data_0 <= 24039) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_0 >= 19) && (Reg_addr_0 <= 31) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 30881) && (Reg_data_0 <= 43559) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 29) && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_0 ##1 !CPU_rd_grant ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 CPU_rd_apply_reg ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 18) && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 14) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 12) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 CPU_rd_apply_dl2 ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (CPU_rd_apply ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra >= 0) && (Addra <= 20) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_1 >= 26281) && (Reg_data_1 <= 49311) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 17) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Douta >= 190080278) && (Douta <= 1647242692) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Addra >= 36) && (Addra <= 63)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_1 >= 1957) && (Reg_data_1 <= 27485)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (StepCounter == 1) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 16) && (Reg_addr_0 <= 22) ##1 (StepCounter >= 10) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_0 >= 0) && (Reg_addr_0 <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_data_0 >= 33831) && (Reg_data_0 <= 44215) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Douta >= 190080278) && (Douta <= 1490674097) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_0 >= 856) && (Reg_data_0 <= 29675) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 10) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 !CPU_rd_apply ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_1 >= 36267) && (Reg_data_1 <= 62099) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 !CPU_rd_apply_dl1 ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_0 >= 79) && (Reg_data_0 <= 29382)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 21) && (Addra <= 40) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 !CPU_rd_apply_dl2 ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Douta >= 3181824) && (Douta <= 1848220636) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 8) && (Reg_addr_1 <= 18) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (DoutaReg >= 66267911) && (DoutaReg <= 1550109112) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Dina >= 3211848) && (Dina <= 1848262928) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Addra >= 24) && (Addra <= 40) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29) ##2 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (!Reg_apply_0 && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (CPU_rd_apply && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 43561) && (Reg_data_1 <= 63102) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra >= 23) && (Addra <= 42) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_0 >= 43073) && (Reg_data_0 <= 61526) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 24) && (CPU_rd_addr <= 38) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 11) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 >= 17) && (Reg_addr_0 <= 27) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Reg_next_1 ##2 (DoutaReg >= 66267911) && (DoutaReg <= 1550109112) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_0 >= 24443) && (Reg_data_0 <= 42078) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Douta >= 190080278) && (Douta <= 1356896161) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_1 >= 1012) && (Reg_data_1 <= 22213) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_1 >= 1688) && (Reg_data_1 <= 19259) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 10)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 7)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (NextState == 2)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_0 >= 23) && (Reg_addr_0 <= 30) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 9) && (Reg_addr_1 <= 18) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (!CPU_rd_grant && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply_reg && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 0) && (CPU_rd_addr <= 30) && (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) (Reg_next_1 ##1 !Reg_apply_1 ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 !Write ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 !Wea ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CurrentState >= 0) && (CurrentState <= 1) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (StepCounter == 0) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (StepCounter == 1) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 Read ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 13074) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 44411) && (Reg_data_0 <= 55040) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_1 >= 1012) && (Reg_data_1 <= 17011) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 CPU_rd_apply ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 CPU_rd_apply_dl1 ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_0 >= 7) && (Reg_addr_0 <= 16) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_1 >= 38908) && (Reg_data_1 <= 62099) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_1 >= 26309) && (Reg_data_1 <= 42292) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 18) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_0 >= 48801) && (Reg_data_0 <= 61526) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_0 >= 79) && (Reg_data_0 <= 23294)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (NextState == 0) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (CPU_rd_addr >= 36) && (CPU_rd_addr <= 63)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Addra >= 0) && (Addra <= 30)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((NextState == 2) ##3 (StepCounter == 6) ##1 1) |-> (NextState == 0));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 37) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 !Reg_apply_0 ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 21) && (Addra <= 35) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_1 >= 22213) && (Reg_data_1 <= 35331) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##2 (StepCounter == 0) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 !Read ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (StepCounter == 2) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra >= 32) && (Addra <= 44) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 14) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_0 >= 17866) && (Reg_data_0 <= 34897) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##4 CPU_rd_apply_dl2) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (DoutaReg >= 35648260) && (DoutaReg <= 1919547876)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Addra >= 43) && (Addra <= 63)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_0 >= 28404) && (Reg_data_0 <= 47401)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 19) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 11) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((Dina >= 66289490) && (Dina <= 1550119797) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Douta >= 66267911) && (Douta <= 1550109112) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 30) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((DoutaReg >= 66267911) && (DoutaReg <= 1550109112) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Addra >= 56) && (Addra <= 62) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra >= 32) && (Addra <= 42) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CurrentState == 0) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 27) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 13294) && (Reg_data_0 <= 27401) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr >= 37) && (CPU_rd_addr <= 63) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_1 >= 16659) && (Reg_data_1 <= 36705) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##3 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 6) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 15186) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Reg_data_0 >= 38670) && (Reg_data_0 <= 51909) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Dina >= 190097726) && (Dina <= 1647302848) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 43) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (CPU_rd_addr >= 43) && (CPU_rd_addr <= 63)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 18)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_1 >= 1957) && (Reg_data_1 <= 15231)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 18) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_1 >= 40484) && (Reg_data_1 <= 49311) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 5) && (CPU_rd_addr <= 23) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg >= 35648260) && (DoutaReg <= 1919547876) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Douta >= 35648260) && (Douta <= 1919547876) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_0 >= 1824) && (Reg_data_0 <= 13074) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 36) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra >= 13) && (Addra <= 26) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra >= 0) && (Addra <= 10) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 10) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_0 >= 15632) && (Reg_data_0 <= 29675) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 38) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 1) && (CPU_rd_addr <= 19) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_0 >= 856) && (Reg_data_0 <= 19746) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Dina >= 190097726) && (Dina <= 1356912976) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 27) && (Addra <= 37) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_1 >= 45447) && (Reg_data_1 <= 62099) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_0 >= 3581) && (Reg_data_0 <= 18312) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 >= 5) && (Reg_addr_1 <= 10) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_0 >= 31797) && (Reg_data_0 <= 47401)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_addr_1 >= 6) && (Reg_addr_1 <= 10)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg >= 35648260) && (DoutaReg <= 1539824055) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 8) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra >= 24) && (Addra <= 39) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra >= 5) && (Addra <= 32) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 45) && (CPU_rd_addr <= 61) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 52740) && (Reg_data_1 <= 63102) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 25745) && (Reg_data_0 <= 40609) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 1) && (CPU_rd_addr <= 14) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 28) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 3) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_0 >= 17866) && (Reg_data_0 <= 29431) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr >= 43) && (CPU_rd_addr <= 63) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra >= 33) && (Addra <= 46) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_dout >= 273917728) && (CPU_rd_dout <= 1184650125) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_0 >= 50672) && (Reg_data_0 <= 62971) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##4 (DoutaReg >= 35648260) && (DoutaReg <= 1610831296)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_1 >= 10204) && (Reg_data_1 <= 22213) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_0 >= 31563) && (Reg_data_0 <= 44149) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Douta >= 35648260) && (Douta <= 1246438292) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 19) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CurrentState == 0)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_1 >= 27751) && (Reg_data_1 <= 40693) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr >= 33) && (CPU_rd_addr <= 46) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 16) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_0 >= 3581) && (Reg_data_0 <= 10218) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 13) && (CPU_rd_addr <= 20) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra >= 54) && (Addra <= 62) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 16) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_0 >= 48801) && (Reg_data_0 <= 53728) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_1 >= 12443) && (Reg_data_1 <= 24836) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_0 >= 14999) && (Reg_data_0 <= 29382)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 4)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Addra >= 14) && (Addra <= 32)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Addra >= 52) && (Addra <= 63)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr >= 5) && (CPU_rd_addr <= 17) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 58) && (CPU_rd_addr <= 62) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_1 >= 1012) && (Reg_data_1 <= 7482) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 45717) && (Reg_data_0 <= 65173) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((StepCounter == 5) ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_1 >= 26281) && (Reg_data_1 <= 33175) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 26) && (Reg_addr_1 <= 28) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 1) && (Addra <= 32) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra >= 33) && (Addra <= 39) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 56) && (CPU_rd_addr <= 63) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 7) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 23) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_data_0 >= 55995) && (Reg_data_0 <= 61526) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 26) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 37) && (Addra <= 51) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 5) && (Addra <= 17) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_1 >= 20193) && (Reg_data_1 <= 33989)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_addr_0 >= 5) && (Reg_addr_0 <= 11)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr >= 5) && (CPU_rd_addr <= 11) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Douta >= 1490674097) && (Douta <= 2032927730) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_0 >= 856) && (Reg_data_0 <= 13347) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_addr >= 50) && (CPU_rd_addr <= 63) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 403) && (Reg_data_1 <= 13221) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 31646) && (Reg_data_1 <= 48667) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 45) && (CPU_rd_addr <= 50) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 41) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra >= 17) && (Addra <= 29) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 20) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 4) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra >= 56) && (Addra <= 62) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 32706) && (Reg_data_0 <= 49165) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_data_1 >= 55196) && (Reg_data_1 <= 65113) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 5) && (Addra <= 11) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 40) && (Addra <= 51) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CurrentState == 2) ##2 (StepCounter == 6) ##2 1) |-> (CurrentState == 0));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_addr_0 >= 23) && (Reg_addr_0 <= 30)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_0 >= 31797) && (Reg_data_0 <= 42729)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_addr_1 >= 22) && (Reg_addr_1 <= 29)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 28) && (Reg_addr_1 <= 31) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra >= 5) && (Addra <= 19) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (!CPU_rd_grant ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply_reg ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 46) && (CPU_rd_addr <= 52) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Addra >= 46) && (Addra <= 52) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 16) && (Reg_addr_1 <= 21) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (!CPU_rd_apply_reg && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 23) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 37254) && (Reg_data_1 <= 48667) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (CPU_rd_grant && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Addra >= 48) && (Addra <= 53) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 35) && (CPU_rd_addr <= 37) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr >= 43) && (CPU_rd_addr <= 50) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 16)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (DoutaReg >= 373791532) && (DoutaReg <= 2060905461)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 29) && (Reg_addr_1 <= 31) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 24) && (CPU_rd_addr <= 28) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_0 >= 17) && (Reg_addr_0 <= 18) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Addra >= 0) && (Addra <= 8)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_0 >= 79) && (Reg_data_0 <= 10110)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Addra >= 8) && (Addra <= 18)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg >= 35648260) && (DoutaReg <= 899729771) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (Reg_addr_1 >= 7) && (Reg_addr_1 <= 9) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_addr >= 10) && (CPU_rd_addr <= 14) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg >= 1202740623) && (DoutaReg <= 1539824055) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Reg_data_0 >= 32485) && (Reg_data_0 <= 42295) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 60) && (Addra <= 63) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (StepCounter == 0) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CurrentState_reg == 1) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CurrentState == 1) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Addra >= 5) && (Addra <= 8) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Addra >= 17) && (Addra <= 25) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 21) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Reg_next_0 ##3 !Read) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CurrentState == 0) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Addra >= 0) && (Addra <= 18) ##1 (DoutaReg >= 1370123683) && (DoutaReg <= 2013391344) ##3 Reg_next_1) |-> (CPU_rd_addr >= 30) && (CPU_rd_addr <= 63));
assert property(@(posedge Clk) ((CPU_rd_addr >= 41) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_dout >= 1657981893) && (CPU_rd_dout <= 1856207325) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CPU_rd_dout >= 1657981893) && (CPU_rd_dout <= 1856207325) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 !CPU_rd_apply_reg ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##1 CPU_rd_grant ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Addra >= 40) && (Addra <= 46)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_0 >= 50411) && (Reg_data_0 <= 59488)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 CPU_rd_grant ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (NextState == 1) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 !CPU_rd_apply_reg ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##2 (CurrentState == 1) ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 8) && (Reg_addr_1 <= 15) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_1 ##1 (Reg_addr_1 == 29) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 52122) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CurrentState_reg == 1) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 2860800) && (DoutaReg <= 2013391344) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##1 (CPU_rd_addr == 43) ##3 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 25745) && (Reg_data_0 <= 40609) ##3 (StepCounter == 5) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (DoutaReg >= 1351011745) && (DoutaReg <= 1919547876)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_addr_1 == 8)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Addra >= 0) && (Addra <= 6)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_data_0 >= 52700) && (Reg_data_0 <= 59488)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 2860800) && (DoutaReg <= 2013391344) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 Read ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 403) && (Reg_data_1 <= 5228) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 5) && (CPU_rd_addr <= 7) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (DoutaReg >= 1533060022) && (DoutaReg <= 1919547876) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 2013391344) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 2013391344) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Dina >= 2913512) && (Dina <= 2013416775) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 30126) && (Reg_data_0 <= 40609) ##3 (StepCounter == 5) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (Reg_addr_1 >= 2) && (Reg_addr_1 <= 4)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (DoutaReg >= 1610831296) && (DoutaReg <= 1919547876)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (DoutaReg >= 1351011745) && (DoutaReg <= 1854079965)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Douta >= 1246438292) && (Douta <= 1827396057) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Addra >= 37) && (Addra <= 40) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 17) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_data_1 >= 7534) && (Reg_data_1 <= 13221) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 5) && (Reg_addr_1 <= 8) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 34) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##3 (CPU_rd_dout >= 1657981893) && (CPU_rd_dout <= 1856207325) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Douta >= 1827396057) && (Douta <= 1919547876) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 19) ##3 (StepCounter == 5) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 62) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##3 (Dina >= 549590887) && (Dina <= 631310476) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 CPU_rd_grant ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##3 !CPU_rd_apply_reg ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (DoutaReg >= 1848531420) && (DoutaReg <= 1919547876)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (CurrentState == 2)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_1 >= 32408) && (Reg_data_1 <= 61683)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 57) && (CPU_rd_addr <= 61) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##2 (NextState >= 0) && (NextState <= 1) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (CPU_rd_apply_dl2 && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 32408) && (Reg_data_1 <= 61424) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##3 (NextState == 1) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_0 >= 9) && (Reg_addr_0 <= 17) ##3 (StepCounter == 5) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##4 (CPU_rd_addr == 33)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 !CPU_rd_apply_reg) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (CurrentState_reg == 1)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (DoutaReg >= 1848531420) && (DoutaReg <= 1854079965)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 CPU_rd_grant) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##3 !CPU_rd_grant ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 CPU_rd_apply_reg ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((CPU_rd_dout >= 1657981893) && (CPU_rd_dout <= 1856207325) && Reg_next_1 ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 34) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 !CPU_rd_grant ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 CPU_rd_apply_reg ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 35868) && (Reg_data_1 <= 64442) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 33275) && (Reg_data_0 <= 63519) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (!Reg_apply_1 && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_1 ##4 (DoutaReg == 2104822266)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 17) ##3 (StepCounter == 5) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_1 ##4 (DoutaReg == 1919547876)) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##3 Pipeline) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Addra >= 0) && (Addra <= 29)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 5) && (CPU_rd_addr <= 17) ##3 (StepCounter == 5) ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reset ##1 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reset ##2 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reset ##4 1) |-> (StepCounter >= 1) && (StepCounter <= 13));
assert property(@(posedge Clk) (Reg_next_0 ##1 !Reg_apply_1 ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 CPU_rd_apply_reg ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 !CPU_rd_grant ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 21146) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) (Reg_next_0 ##1 !CPU_rd_apply_dl1 ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 !CPU_rd_apply ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_0 ##3 (NextState >= 0) && (NextState <= 1)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Douta >= 88997642) && (Douta <= 2134161918) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 !CPU_rd_apply_dl2 ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 CPU_rd_apply_dl2 ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 43557) && (Reg_data_1 <= 64442) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 5597) && (Reg_data_1 <= 64442) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 2) && (StepCounter <= 13) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CurrentState >= 0) && (CurrentState <= 1) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 !Reg_apply_1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CurrentState >= 0) && (CurrentState <= 1) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 2646) && (Reg_data_1 <= 30248) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 Reg_apply_0 ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CurrentState_reg == 1) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CurrentState_reg == 1) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 456) && (Reg_data_0 <= 29303) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply_reg && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (!CPU_rd_grant && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 19) && (Reg_addr_1 <= 31) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 1157) && (Reg_data_0 <= 37292)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 27687) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 5597) && (Reg_data_1 <= 34234) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 12) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 19)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 8) && (Reg_addr_1 <= 18)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 2860800) && (DoutaReg <= 1515016628) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 2860800) && (DoutaReg <= 1515016628) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 22573) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 1515016628) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 1515016628) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Dina >= 2913512) && (Dina <= 1515021312) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 18711) && (Reg_data_0 <= 42690)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 !CPU_rd_apply) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 !CPU_rd_apply_dl1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 CPU_rd_apply ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 6) && (Reg_addr_0 <= 14)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 CPU_rd_apply_dl2) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 CPU_rd_apply_dl1 ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 !CPU_rd_grant ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 CPU_rd_apply_reg ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##2 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_0 ##1 !Write ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 !Wea ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter == 0) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 42186) && (Reg_data_0 <= 65063) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 !Reg_apply_0 ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CurrentState_reg == 1)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 15) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 15) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 10) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 !Reg_apply_0) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Douta >= 88997642) && (Douta <= 1747088336) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 17) && (Addra <= 37) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_1 >= 821) && (Reg_data_1 <= 22565)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 1) && (Addra <= 15) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 17) && (Reg_addr_0 <= 31) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 17) && (Addra <= 32) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 46910) && (Reg_data_1 <= 61424) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42352) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_1 >= 45771) && (Reg_data_1 <= 61683)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 18) && (Addra <= 34) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 22)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 39620) && (Reg_data_1 <= 51984) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter >= 9) && (StepCounter <= 12) ##1 1) |-> (Reg_addr_1 >= 17) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 37) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (NextState == 0) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 12) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 12) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CurrentState == 1) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 17) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 18711) && (Reg_data_0 <= 37292)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (DoutaReg >= 1504843187) && (DoutaReg <= 2060905461)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply_reg && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (!CPU_rd_grant && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 65483) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter == 1) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 31) && (Addra <= 62) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 Reg_apply_1 ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 456) && (Reg_data_0 <= 15425) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CurrentState == 0) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Addra >= 13) && (Addra <= 23) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 13) && (Reg_addr_0 <= 23) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (NextState == 1) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 1) && (Addra <= 10) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 17) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 8) && (Reg_addr_1 <= 12)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 12) && (Reg_addr_0 <= 22) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 20411) && (Reg_data_1 <= 35826) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CurrentState == 0) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 20901) && (Reg_data_1 <= 39548) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 46) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 46604) && (Reg_data_0 <= 63519) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 1) && (Addra <= 34) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##2 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 45496) && (Reg_data_1 <= 51984) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 17) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 11) && (Reg_addr_0 <= 15)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 34) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 740) && (Reg_data_0 <= 16509) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 14008) && (Reg_data_1 <= 23852) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 22) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 23719) && (Reg_data_1 <= 42409) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 20237) && (Reg_data_0 <= 39770) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 20901) && (Reg_data_1 <= 35868) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 39548) && (Reg_data_1 <= 48940) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 62) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 27687) && (Reg_data_0 <= 40959) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter >= 4) && (StepCounter <= 7) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 38786) && (Reg_data_0 <= 53211)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_1 >= 26622) && (Reg_data_1 <= 42645)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CurrentState == 1)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 24) && (Addra <= 40) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 18) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (NextState == 0) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 20411) && (Reg_data_1 <= 30248) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 1) && (Addra <= 27) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 53179) && (Reg_data_1 <= 64442) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 17) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 35724) && (Reg_data_0 <= 48751) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 50211) && (Reg_data_0 <= 63519) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Addra >= 16) && (Addra <= 30) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 !Reg_apply_1 ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 13989) && (Reg_data_0 <= 22573) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 27687) && (Reg_data_0 <= 39541) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 63)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 24) && (Addra <= 34) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 4) && (Reg_addr_0 <= 10)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter == 4) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 27796) && (Reg_data_0 <= 39823)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (!Reg_apply_1 ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 40) && (Addra <= 62) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 35724) && (Reg_data_0 <= 46604) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 1) && (Reg_addr_1 <= 7) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (NextState == 0)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 1504843187) && (DoutaReg <= 2013391344) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 5) && (Reg_addr_0 <= 12) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 63) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 1504843187) && (DoutaReg <= 2013391344) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 2646) && (Reg_data_1 <= 17510) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 40959) && (Reg_data_0 <= 51909) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 6) && (Reg_addr_1 <= 11) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 41530) && (Reg_data_0 <= 53211)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 39)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (DoutaReg >= 373791532) && (DoutaReg <= 2060905461) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Douta >= 2860800) && (Douta <= 2083787256) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 16) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 24) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CurrentState == 0) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 5597) && (Reg_data_1 <= 18885) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Douta >= 1429992874) && (Douta <= 2145510399) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 1) && (Addra <= 32) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 1) && (Reg_addr_1 <= 6) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 22)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 16) && (CPU_rd_addr <= 22)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 4) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 37)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 21)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 16)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 12185) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 17510) && (Reg_data_1 <= 23852) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 53869) && (Reg_data_0 <= 65063) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 20237) && (Reg_data_0 <= 32706) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 5)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 5) && (Reg_addr_1 <= 8) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 56) && (CPU_rd_addr <= 63) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 12) && (Addra <= 21) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 54) && (CPU_rd_addr <= 63)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 40) && (CPU_rd_addr <= 51) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Dina >= 1536436242) && (Dina <= 2109099479) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Douta >= 1536375735) && (Douta <= 2109094907) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CurrentState == 1) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 Write ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 Wea ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 Reg_apply_0 ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((DoutaReg >= 1504843187) && (DoutaReg <= 1887582177) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Dina >= 1504844344) && (Dina <= 1887607612) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 21) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Douta >= 1504843187) && (Douta <= 1887582177) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 48751) && (Reg_data_0 <= 55696) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 32) && (CPU_rd_addr <= 62) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 10)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 47) && (CPU_rd_addr <= 54) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 16) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 56)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 15376) && (Reg_data_0 <= 25991)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 22)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (DoutaReg >= 373791532) && (DoutaReg <= 2060905461)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 16)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 CPU_rd_apply_dl1 ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 CPU_rd_apply_dl2) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 CPU_rd_apply ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 32408) && (Reg_data_1 <= 61424) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 48) && (Addra <= 62) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 33275) && (Reg_data_0 <= 63519) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 34) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 63) ##2 (StepCounter == 6) ##1 1) |-> (CPU_rd_addr >= 0) && (CPU_rd_addr <= 29));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CurrentState == 0) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 20) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 27136) && (Reg_data_1 <= 35826) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 12) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 9829) && (Reg_data_1 <= 16327) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 2) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 1157) && (Reg_data_0 <= 15376)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 !Read) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 456) && (Reg_data_0 <= 29759)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 !Reg_apply_1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 13672) && (Reg_data_0 <= 27401) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (!Reg_apply_1 && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 37) && (Addra <= 45) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 3) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 13) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 2860800) && (DoutaReg <= 2013391344) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 4) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##4 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 32706) && (Reg_data_0 <= 65063) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 14008) && (Reg_data_1 <= 17510) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 1157) && (Reg_data_0 <= 9301)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 40) && (Addra <= 51) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (StepCounter == 0)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 58614) && (Reg_data_1 <= 64463) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 2)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 34944) && (Reg_data_1 <= 41927) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 2646) && (Reg_data_1 <= 10504) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 31) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 2860800) && (DoutaReg <= 2013391344) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 Read ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 7) && (Reg_addr_0 <= 19) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CurrentState == 2) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CurrentState_reg == 2) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 34944) && (Reg_data_1 <= 64463) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 !Reg_apply_0 ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 59843) && (Reg_data_0 <= 63519) && Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 35498) && (Reg_data_0 <= 65063) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 Reg_apply_1 ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 58) && (CPU_rd_addr <= 63)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 27136) && (Reg_data_1 <= 30248) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 2013391344) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 2013391344) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Dina >= 2913512) && (Dina <= 2013416775) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 34) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 Pipeline ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 4) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 == 18) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 CPU_rd_apply ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 1786) && (Reg_data_1 <= 35868) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (!CPU_rd_apply && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 CPU_rd_apply_dl1 ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 Reg_apply_1 ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 CPU_rd_apply_dl2 ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 1) && (Reg_addr_1 <= 15) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 6) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##4 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 == 6)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 40) && (CPU_rd_addr <= 44) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 2646) && (Reg_data_1 <= 5785) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 62) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 13) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_1 >= 32408) && (Reg_data_1 <= 61683)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 !CPU_rd_apply_dl2 ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 Reg_apply_0) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 == 23) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 CPU_rd_grant ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 !CPU_rd_apply_reg ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 34) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 1786) && (Reg_data_1 <= 34234) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (CPU_rd_apply_dl2 && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 32408) && (Reg_data_1 <= 61424) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##4 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##4 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Addra >= 31) && (Addra <= 63) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Addra == 21)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 CPU_rd_grant) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 !CPU_rd_apply_reg) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr == 22)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 14349) && (Reg_data_1 <= 27584) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 11) ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 30)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Addra >= 0) && (Addra <= 26)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Douta >= 1804544) && (Douta <= 2109094907) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Dina >= 1811327) && (Dina <= 2109099479) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr == 27) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (NextState == 2) ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 2145510399) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 35868) && (Reg_data_1 <= 64442) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 25447) && (Reg_data_0 <= 50453) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 32975) && (Reg_data_0 <= 60831) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 4) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##4 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Douta >= 1804544) && (Douta <= 1995812333) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter == 3) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Dina >= 1811327) && (Dina <= 1995862786) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 == 21)) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 9) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter >= 3) && (StepCounter <= 6) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 33275) && (Reg_data_0 <= 63519) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (!Reg_apply_1 && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 43) && (CPU_rd_addr <= 62) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 Pipeline) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg == 19252482) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra == 55) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (NextState == 2) ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 456) && (Reg_data_0 <= 22245)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 1157) && (Reg_data_0 <= 37292) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (NextState == 1)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 26)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 !CPU_rd_apply ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 !CPU_rd_apply_dl1 ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 19) && (Reg_addr_1 <= 31) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 34) && (CPU_rd_addr <= 63) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reset ##4 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reset) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter == 11) ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reset ##2 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter == 10) ##4 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reset ##1 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reset ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 !Reg_apply_1 ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_1 >= 821) && (Reg_data_1 <= 28478) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##1 Reg_next_0 ##3 1) |-> (NextState >= 0) && (NextState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 17) && (Reg_addr_1 <= 31) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Douta >= 88997642) && (Douta <= 2134161918) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 !CPU_rd_apply_dl2 ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 CPU_rd_apply_dl2 ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_1 >= 92) && (Reg_data_1 <= 30443)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 Write) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 Wea) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 31) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 CPU_rd_apply) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 CPU_rd_apply_dl1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 43557) && (Reg_data_1 <= 64442) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 12) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 36006) && (Reg_data_0 <= 60831) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (!CPU_rd_grant ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply_reg ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 8) && (Reg_addr_1 <= 17) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 CPU_rd_apply_dl2 ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 CPU_rd_apply ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 1) && (Addra <= 17) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 CPU_rd_apply_dl1 ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 18711) && (Reg_data_0 <= 42690) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter >= 2) && (StepCounter <= 13) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 8) ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2036302322) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 Reg_apply_0 ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 2646) && (Reg_data_1 <= 30248) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 !Reg_apply_1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 11) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Addra >= 0) && (Addra <= 18)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Douta >= 5779200) && (Douta <= 2050941940)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 456) && (Reg_data_0 <= 29303) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 !Read ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 17) && (Addra <= 37) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 5597) && (Reg_data_1 <= 34234) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 15) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Douta >= 1804544) && (Douta <= 1617726400) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 !Reg_apply_0 ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 1) && (Addra <= 14) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 31) && (CPU_rd_addr <= 45) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Dina >= 1811327) && (Dina <= 1617761898) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Addra >= 22) && (Addra <= 31) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 19) && (Reg_addr_1 <= 31) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 1157) && (Reg_data_0 <= 37292)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 27687) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_0 >= 12) && (Reg_addr_0 <= 21)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Douta >= 88997642) && (Douta <= 1747088336) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 18) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter == 0) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_1 >= 46910) && (Reg_data_1 <= 61424) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 17014) && (Reg_data_0 <= 33512) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 1) && (Addra <= 15) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 17) && (Reg_addr_0 <= 31) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 37) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 17) && (Addra <= 32) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 2860800) && (DoutaReg <= 1515016628) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 12) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 1) && (Addra <= 12) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 Read ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Addra >= 27) && (Addra <= 45) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (StepCounter == 1) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 23) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Douta >= 0) && (Douta <= 1889897953) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Addra >= 23) && (Addra <= 31) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_0 >= 23) && (Reg_addr_0 <= 31) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 25447) && (Reg_data_0 <= 47351) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 19)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 2860800) && (DoutaReg <= 1515016628) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 8) && (Reg_addr_1 <= 18)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 22573) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (CPU_rd_apply_dl1 ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 18)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 18) && (Addra <= 40) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 Pipeline) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (StepCounter == 2)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (CPU_rd_dout >= 5779200) && (CPU_rd_dout <= 2029169137)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 10)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 44) && (CPU_rd_addr <= 63) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_0 >= 10) && (Reg_addr_0 <= 20) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (NextState == 0) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_1 >= 516) && (Reg_data_1 <= 16205) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 31) ##1 (StepCounter >= 9) && (StepCounter <= 13) ##3 1) |-> (Reg_addr_1 >= 0) && (Reg_addr_1 <= 14));
assert property(@(posedge Clk) ((Reg_data_0 >= 46604) && (Reg_data_0 <= 63519) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 17) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 CPU_rd_apply ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 CPU_rd_apply_dl1 ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 42186) && (Reg_data_0 <= 65063) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Douta >= 224729882) && (Douta <= 1742157263) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_1 >= 821) && (Reg_data_1 <= 19319) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 13) && (Reg_addr_1 <= 23) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Dina >= 224772695) && (Dina <= 1742163752) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Dina >= 2913512) && (Dina <= 1515021312) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Douta >= 2860800) && (Douta <= 1515016628) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((DoutaReg >= 2860800) && (DoutaReg <= 1515016628) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 33392) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 18711) && (Reg_data_0 <= 42690)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 !CPU_rd_apply) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 !CPU_rd_apply_dl1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 CPU_rd_apply_dl2) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 6) && (Reg_addr_0 <= 14)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 18) && (Reg_addr_1 <= 31) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_0 >= 13) && (Reg_addr_0 <= 21)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 16) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 18) && (Addra <= 34) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 36908) && (Reg_data_0 <= 50453) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 35498) && (Reg_data_0 <= 50193) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 9) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 30241) && (Reg_data_0 <= 46054) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 17) && (Addra <= 37) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CurrentState == 0) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((DoutaReg >= 502669115) && (DoutaReg <= 1258345366) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Dina >= 502706407) && (Dina <= 1258395577) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Douta >= 502669115) && (Douta <= 1258345366) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 !Reg_apply_0 ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 !Write ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (StepCounter == 0) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 !Wea ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 23719) && (Reg_data_1 <= 42409) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 48751) && (Reg_data_0 <= 63519) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 10) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Douta >= 88997642) && (Douta <= 1747088336) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 40) && (CPU_rd_addr <= 63) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 18711) && (Reg_data_0 <= 37292) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 0) && (Reg_data_0 <= 32832) ##1 (StepCounter >= 7) && (StepCounter <= 10) ##3 1) |-> (Reg_data_0 >= 32975) && (Reg_data_0 <= 65483));
assert property(@(posedge Clk) ((Addra >= 19) && (Addra <= 40) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 740) && (Reg_data_0 <= 22161) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 502669115) && (DoutaReg <= 1258345366) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 5) && (Reg_addr_1 <= 9) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 15) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 15) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 14) && (Reg_addr_0 <= 22) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Addra >= 14) && (Addra <= 22) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 2143512575) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 !Reg_apply_0) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_1 >= 50087) && (Reg_data_1 <= 64442)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (CurrentState == 1) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_1 >= 92) && (Reg_data_1 <= 21055)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Addra >= 41) && (Addra <= 62)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 11) && (Reg_addr_1 <= 18) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 1) && (Addra <= 10) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 17) && (Addra <= 32) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Addra >= 7) && (Addra <= 14) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((CPU_rd_addr >= 31) && (CPU_rd_addr <= 63) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 1) && (Addra <= 15) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 25) && (Reg_addr_0 <= 31) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 502669115) && (DoutaReg <= 1258345366) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 17) && (Reg_addr_0 <= 31) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 456) && (Reg_data_0 <= 13991) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 20901) && (Reg_data_1 <= 39548) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 22) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Addra >= 15) && (Addra <= 22) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_1 >= 821) && (Reg_data_1 <= 22565)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 456) && (Reg_data_0 <= 13991)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 10719) && (Reg_data_0 <= 22245)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Addra >= 43) && (Addra <= 62)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (NextState == 1) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 37) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 18) && (Reg_addr_1 <= 23) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 33275) && (Reg_data_0 <= 46604) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 7) && (Reg_addr_1 <= 12) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 39620) && (Reg_data_1 <= 51984) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 18) && (Addra <= 34) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 55313) && (Reg_data_0 <= 65300) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_0 >= 21) && (Reg_addr_0 <= 31) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (NextState == 0) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 31) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 20901) && (Reg_data_1 <= 35868) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 740) && (Reg_data_0 <= 13866) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_1 >= 46910) && (Reg_data_1 <= 61424) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 21313) && (Reg_data_0 <= 43445) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_1 >= 45771) && (Reg_data_1 <= 61683)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 22)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 19)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 25097) && (Reg_data_0 <= 45606)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_0 >= 6) && (Reg_addr_0 <= 12)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_1 >= 21) && (Reg_addr_1 <= 30)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 17014) && (Reg_data_0 <= 28833) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (CurrentState == 0) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 17) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 17) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CurrentState == 1) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_1 >= 22565) && (Reg_data_1 <= 40088) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 43553) && (Reg_data_0 <= 65483) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 53179) && (Reg_data_1 <= 64442) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 1786) && (Reg_data_1 <= 18885) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 12) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 12) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((DoutaReg >= 1504843187) && (DoutaReg <= 2013391344) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Dina >= 1504844344) && (Dina <= 2013416775) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Douta >= 1504843187) && (Douta <= 2013391344) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter == 5) ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 18711) && (Reg_data_0 <= 37292)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_dout >= 0) && (CPU_rd_dout <= 1914752484) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 Reg_apply_1 ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter == 1) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (DoutaReg >= 1504843187) && (DoutaReg <= 2060905461)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (CPU_rd_addr >= 11) && (CPU_rd_addr <= 22)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (CPU_rd_addr >= 20) && (CPU_rd_addr <= 38)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 17518) && (Reg_data_0 <= 29759)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 23) && (Reg_addr_1 <= 31) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (CPU_rd_addr >= 26) && (CPU_rd_addr <= 44)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_0 >= 12) && (Reg_addr_0 <= 16)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 10719) && (Reg_data_0 <= 18751)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 456) && (Reg_data_0 <= 15425) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 18) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 44876) && (Reg_data_0 <= 55040) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 27687) && (Reg_data_0 <= 39541) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 13989) && (Reg_data_0 <= 22573) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 1) && (Reg_addr_1 <= 6) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_0 >= 24) && (Reg_addr_0 <= 31) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 31) && (Addra <= 62) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 8) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (NextState == 1) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 12) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 1) && (Addra <= 10) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 9) && (Reg_addr_0 <= 17) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 22) && (Reg_addr_0 <= 31) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 63) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 24) && (Addra <= 34) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 5) && (Reg_addr_1 <= 10) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 38786) && (Reg_data_0 <= 52712) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 18711) && (Reg_data_0 <= 30708) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 20901) && (Reg_data_1 <= 39548) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Addra >= 13) && (Addra <= 23) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 13) && (Reg_addr_0 <= 23) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 4) ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 12) && (Reg_addr_0 <= 22) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 20411) && (Reg_data_1 <= 35826) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 8)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 42) && (CPU_rd_addr <= 63) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 8) && (Reg_addr_1 <= 12)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 25097) && (Reg_data_0 <= 37817)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 32501) && (Reg_data_0 <= 50453)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_0 >= 6) && (Reg_addr_0 <= 10)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 49648) && (Reg_data_0 <= 65483) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 5) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 27687) && (Reg_data_0 <= 37734) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 40959) && (Reg_data_0 <= 51909) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter >= 5) && (StepCounter <= 7) ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 20237) && (Reg_data_0 <= 39770) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 20237) && (Reg_data_0 <= 35498) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Dina >= 1720251862) && (Dina <= 2013416775) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((DoutaReg >= 1720211917) && (DoutaReg <= 2013391344) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Douta >= 1720211917) && (Douta <= 2013391344) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 21) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 45496) && (Reg_data_1 <= 51984) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 10) && (Reg_addr_0 <= 17) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 25) && (Reg_addr_0 <= 31) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 39) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 39548) && (Reg_data_1 <= 48940) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 20901) && (Reg_data_1 <= 35868) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 20193) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 20) && (Reg_addr_1 <= 24) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 46) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 46604) && (Reg_data_0 <= 63519) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Addra >= 12) && (Addra <= 21)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Addra >= 0) && (Addra <= 9)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 Reg_next_0 ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 19) && (CPU_rd_addr <= 34) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 14008) && (Reg_data_1 <= 23852) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 22) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 11) && (Reg_addr_0 <= 15)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (!CPU_rd_apply_dl2 ##1 (StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> CPU_rd_apply_dl2);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 6) && (Reg_addr_0 <= 12) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 48974) && (Reg_data_0 <= 60831) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 17) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 1720211917) && (DoutaReg <= 2013391344) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((CPU_rd_addr >= 29) && (CPU_rd_addr <= 40) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 26) && (Reg_addr_1 <= 31) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_1 >= 23719) && (Reg_data_1 <= 42409) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 740) && (Reg_data_0 <= 16509) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((DoutaReg >= 1803994583) && (DoutaReg <= 2013391344) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Dina >= 1804058102) && (Dina <= 2013416775) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Douta >= 1803994583) && (Douta <= 2013391344) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!CPU_rd_apply ##1 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 4) && (Reg_addr_0 <= 8) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 58404) && (Reg_data_0 <= 65300) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 6) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 27687) && (Reg_data_0 <= 40959) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 24) && (Addra <= 40) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 18) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter >= 4) && (StepCounter <= 7) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 15) && (Reg_addr_0 <= 23) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 53179) && (Reg_data_1 <= 64442) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 53869) && (Reg_data_0 <= 65063) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 32706) && (Reg_data_0 <= 42813) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 18042) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Douta >= 1993627629) && (Douta <= 2013391344) ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 27669) && (Reg_data_0 <= 41260) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 62) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 24) && (Reg_addr_1 <= 31) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (CPU_rd_addr >= 52) && (CPU_rd_addr <= 62)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (CPU_rd_addr >= 26) && (CPU_rd_addr <= 38)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_1 >= 26622) && (Reg_data_1 <= 42645)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 14) && (CPU_rd_addr <= 29) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 20411) && (Reg_data_1 <= 30248) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 38786) && (Reg_data_0 <= 53211)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 47) && (CPU_rd_addr <= 63) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (NextState == 1)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 1720211917) && (DoutaReg <= 2013391344) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 20237) && (Reg_data_0 <= 29303) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 48) && (Addra <= 62) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 1803994583) && (DoutaReg <= 2013391344) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Douta >= 1429992874) && (Douta <= 2145510399) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 20411) && (Reg_data_1 <= 42352) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 5) && (Reg_addr_1 <= 8) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Addra >= 51) && (Addra <= 63) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 12) && (Addra <= 21) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_addr_1 >= 25) && (Reg_addr_1 <= 31) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 16) && (Reg_addr_1 <= 21) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 33275) && (Reg_data_0 <= 42690) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 24) && (Addra <= 34) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (StepCounter == 4) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 13989) && (Reg_data_0 <= 22573) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 27687) && (Reg_data_0 <= 39541) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 1504843187) && (DoutaReg <= 2013391344) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 50211) && (Reg_data_0 <= 63519) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 35724) && (Reg_data_0 <= 48751) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 11021) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 9)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 27796) && (Reg_data_0 <= 39823)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 63)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 4) && (Reg_addr_0 <= 10)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 6)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 1803994583) && (DoutaReg <= 2013391344) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 39541) && (Reg_data_0 <= 46054) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 5597) && (Reg_data_1 <= 18885) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 7) && (Reg_addr_0 <= 14) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 1504843187) && (DoutaReg <= 1837860827) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 60507) && (Reg_data_0 <= 65063) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 3) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((CPU_rd_addr >= 51) && (CPU_rd_addr <= 63) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Dina >= 1993689443) && (Dina <= 2013416775) ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Douta >= 1803994583) && (Douta <= 1887582177) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Dina >= 1804058102) && (Dina <= 1887607612) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((DoutaReg >= 1803994583) && (DoutaReg <= 1887582177) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 40) && (Addra <= 62) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 53) && (CPU_rd_addr <= 63) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 5) && (Reg_addr_0 <= 12) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 40959) && (Reg_data_0 <= 51909) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 2646) && (Reg_data_1 <= 17510) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 13) && (CPU_rd_addr <= 24) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 6) && (Reg_addr_1 <= 11) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 1504843187) && (DoutaReg <= 2013391344) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_1 >= 1786) && (Reg_data_1 <= 13619) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 35724) && (Reg_data_0 <= 46604) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 1) && (Reg_addr_1 <= 7) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 21132) && (Reg_data_0 <= 29759)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 456) && (Reg_data_0 <= 8364)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 10) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (CurrentState == 1)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 39)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 41530) && (Reg_data_0 <= 53211)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 1504843187) && (DoutaReg <= 1837860827) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 40) && (Addra <= 53) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 12) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 56) && (Addra <= 63) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 32414) && (Reg_data_0 <= 49329) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 15376) && (Reg_data_0 <= 32231) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 21) && (CPU_rd_addr <= 41) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 1803994583) && (DoutaReg <= 1887582177) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 20237) && (Reg_data_0 <= 32706) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 51471) && (Reg_data_1 <= 65535) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_0 >= 1) && (Reg_addr_0 <= 5) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Addra >= 1) && (Addra <= 5) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 2) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 4) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 33047) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) ((Reg_data_0 >= 32975) && (Reg_data_0 <= 65483) ##1 (StepCounter >= 9) && (StepCounter <= 11) ##3 1) |-> (Reg_data_0 >= 0) && (Reg_data_0 <= 32832));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_data_0 >= 53869) && (Reg_data_0 <= 65063) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 54308) && (Reg_data_0 <= 65483) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 1) && (Reg_addr_1 <= 6) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 14) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_0 >= 18) && (Reg_addr_0 <= 21)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_0 >= 1) && (Reg_addr_0 <= 4)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 1157) && (Reg_data_0 <= 15376) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 32501) && (Reg_data_0 <= 37817)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 74) && (Reg_data_0 <= 12185) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 21)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 16) && (CPU_rd_addr <= 22)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 29) && (CPU_rd_addr <= 37)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 17510) && (Reg_data_1 <= 23852) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 15) && (Reg_addr_0 <= 22)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 >= 20) && (Reg_addr_0 <= 22) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 57135) && (Reg_data_0 <= 60831) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 1803994583) && (DoutaReg <= 1887582177) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 1875245535) && (DoutaReg <= 2013391344) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_1 >= 0) && (Reg_data_1 <= 14177) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((DoutaReg == 1720211917) ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 2) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 5) && (Reg_addr_1 <= 8) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 56) && (CPU_rd_addr <= 63) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 12) && (Addra <= 21) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 40) && (CPU_rd_addr <= 51) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_1 >= 12) && (Reg_addr_1 <= 14) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Douta >= 1536375735) && (Douta <= 2109094907) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Dina >= 1536436242) && (Dina <= 2109099479) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 5) ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((DoutaReg >= 1504843187) && (DoutaReg <= 1720211917) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Douta >= 1504843187) && (Douta <= 1720211917) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Dina >= 1504844344) && (Dina <= 1720251862) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_data_0 >= 42957) && (Reg_data_0 <= 50453)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_1 >= 18199) && (Reg_data_1 <= 35619) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 54) && (CPU_rd_addr <= 63)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 5)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 27742) && (Reg_data_1 <= 40735) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_0 >= 48974) && (Reg_data_0 <= 51909) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 1875245535) && (DoutaReg <= 2013391344) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 1504843187) && (DoutaReg <= 1720211917) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((DoutaReg >= 1993627629) && (DoutaReg <= 2013391344) && Reg_next_0 ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr == 43) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 14) && (Reg_addr_1 <= 16) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 48) && (Addra <= 62) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 47) && (CPU_rd_addr <= 54) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 15) && (Reg_addr_1 <= 21) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 48751) && (Reg_data_0 <= 55696) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Dina >= 1504844344) && (Dina <= 1887607612) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((DoutaReg >= 1504843187) && (DoutaReg <= 1887582177) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Douta >= 1504843187) && (Douta <= 1887582177) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_0 == 31)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (Reg_addr_0 == 6)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 Read) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 (CurrentState_reg == 2)) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 48) && (CPU_rd_addr <= 56)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 0) && (CPU_rd_addr <= 10)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 16) && (Reg_addr_0 <= 22)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 15376) && (Reg_data_0 <= 25991)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg >= 1504843187) && (DoutaReg <= 1720211917) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (DoutaReg >= 1993627629) && (DoutaReg <= 2013391344) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (NextState == 2) ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 3) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 8) ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter == 11) ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Douta == 1720211917) ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Dina == 1720251862) ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((Reg_data_0 >= 41380) && (Reg_data_0 <= 53994) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 9829) && (Reg_data_1 <= 16327) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 0) && (Reg_addr_1 <= 2) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 10) && (Reg_addr_1 <= 12) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 27136) && (Reg_data_1 <= 35826) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 >= 17) && (Reg_addr_1 <= 20) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reset ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reset ##4 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reset ##3 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 13) ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 25) && (CPU_rd_addr <= 38) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 1157) && (Reg_data_0 <= 15376)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 53694) && (Reg_data_1 <= 65535) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_0 == 25) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 == 28) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##1 (Addra >= 37) && (Addra <= 45) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 13672) && (Reg_data_0 <= 27401) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) (!CPU_rd_apply_dl1 ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply);
assert property(@(posedge Clk) (!CPU_rd_apply ##2 (StepCounter >= 7) && (StepCounter <= 9)) |-> CPU_rd_apply_dl1);
assert property(@(posedge Clk) ((Reg_addr_1 >= 6) && (Reg_addr_1 <= 12) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 14008) && (Reg_data_1 <= 17510) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 58614) && (Reg_data_1 <= 64463) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 2646) && (Reg_data_1 <= 10504) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra >= 40) && (Addra <= 51) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 34944) && (Reg_data_1 <= 41927) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_1 >= 14349) && (Reg_data_1 <= 27584) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 13) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 30) && (CPU_rd_addr <= 46) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CurrentState_reg == 2) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 >= 0) && (Reg_addr_0 <= 2)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_data_0 >= 1157) && (Reg_data_0 <= 9301)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra == 60) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr == 35) ##2 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 6) && (StepCounter <= 7) ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (CurrentState == 2) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 == 28) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (NextState == 2) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CurrentState == 2) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (Addra == 60) ##1 1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 27136) && (Reg_data_1 <= 30248) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_data_0 >= 59843) && (Reg_data_0 <= 63519) && Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##4 Reg_next_1) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##4 Reg_next_0) |-> CPU_rd_apply_reg);
assert property(@(posedge Clk) (Reg_next_0 ##3 (CPU_rd_addr >= 58) && (CPU_rd_addr <= 63)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 6) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_data_1 >= 2646) && (Reg_data_1 <= 5785) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr >= 40) && (CPU_rd_addr <= 44) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 13) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 10) ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 11) ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 !CPU_rd_apply_reg ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Reg_addr_1 == 23) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 CPU_rd_grant ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_1 == 6)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##1 (NextState == 2) ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 7) && (StepCounter <= 9) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 10) && (StepCounter <= 12) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 8) && (StepCounter <= 10) ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 11) ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (CPU_rd_addr == 27) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 !CPU_rd_apply_reg) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 CPU_rd_grant) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((CPU_rd_addr >= 39) && (CPU_rd_addr <= 50) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 11) && (StepCounter <= 12) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter >= 9) && (StepCounter <= 10) ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 13) ##1 (StepCounter >= 8) && (StepCounter <= 11) ##2 1) |-> (Reg_addr_1 >= 15) && (Reg_addr_1 <= 31));
assert property(@(posedge Clk) (Reg_next_0 ##2 (Addra == 55) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##3 (Reg_addr_0 == 21)) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (NextState == 2) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reg_next_0 ##2 (DoutaReg == 19252482) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 13) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 11) ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 9) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reset) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 8) ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 7) ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 10) ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 7) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 10) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 11) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 12) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((StepCounter == 8) ##1 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 5) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
assert property(@(posedge Clk) ((Reg_addr_1 >= 0) && (Reg_addr_1 <= 6) ##1 Reg_next_0 ##3 1) |-> (CurrentState >= 0) && (CurrentState <= 1));
endmodule
