ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Task_principal,"ax",%progbits
  21              		.align	2
  22              		.global	Task_principal
  23              		.thumb
  24              		.thumb_func
  25              		.type	Task_principal, %function
  26              	Task_principal:
  27              	.LFB660:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** * File Name: main_cm4.c
   3:main_cm4.c    **** 
   4:main_cm4.c    **** ********************************************************************************/
   5:main_cm4.c    **** 
   6:main_cm4.c    **** #include "project.h"
   7:main_cm4.c    **** #include "GUI.h"
   8:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   9:main_cm4.c    **** #include "cy_eink_library.h"
  10:main_cm4.c    **** #include "LCDConf.h"
  11:main_cm4.c    **** #include <stdlib.h>
  12:main_cm4.c    **** #include <math.h>
  13:main_cm4.c    **** #include "FreeRTOS.h"
  14:main_cm4.c    **** #include "max30102.h"
  15:main_cm4.c    **** #include "semphr.h"
  16:main_cm4.c    **** #include "max30102.h"
  17:main_cm4.c    **** #include "bmi160.h"
  18:main_cm4.c    **** #include "bmi160_defs.h"
  19:main_cm4.c    **** #include "communication.h"
  20:main_cm4.c    **** #include "interface.h"
  21:main_cm4.c    **** #include "traitement.h"
  22:main_cm4.c    **** #include "string.h"
  23:main_cm4.c    **** #include "task.h"
  24:main_cm4.c    **** #include <stdio.h>
  25:main_cm4.c    **** 
  26:main_cm4.c    **** 
  27:main_cm4.c    **** volatile uint8_t data = 0; //Variable temporaire de lecture/éc
  28:main_cm4.c    **** 
  29:main_cm4.c    **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 2


  30:main_cm4.c    **** //Flags contextuels - Interface
  31:main_cm4.c    **** volatile int FLAG_RED = 0;
  32:main_cm4.c    **** volatile int FLAG_option = 1;
  33:main_cm4.c    **** volatile int FLAG_menu = 0;
  34:main_cm4.c    **** volatile int FLAG_modif = 0;
  35:main_cm4.c    **** 
  36:main_cm4.c    **** volatile uint32_t AC_RED = 0; 
  37:main_cm4.c    **** volatile uint32_t DC_RED = 0; 
  38:main_cm4.c    **** volatile int HR_RED = 0;
  39:main_cm4.c    **** volatile uint32_t AC_IR = 0; 
  40:main_cm4.c    **** volatile uint32_t DC_IR = 0; 
  41:main_cm4.c    **** volatile int HR_IR = 0;
  42:main_cm4.c    **** 
  43:main_cm4.c    **** 
  44:main_cm4.c    **** //Tâche principale
  45:main_cm4.c    **** void Task_principal(void)
  46:main_cm4.c    **** {
  29              		.loc 1 46 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 84B0     		sub	sp, sp, #16
  40              		.cfi_def_cfa_offset 32
  47:main_cm4.c    ****     
  48:main_cm4.c    ****     Start_Oxymeter();
  41              		.loc 1 48 0
  42 0004 FFF7FEFF 		bl	Start_Oxymeter
  43              	.LVL0:
  49:main_cm4.c    ****     drawWaiting();
  44              		.loc 1 49 0
  45 0008 FFF7FEFF 		bl	drawWaiting
  46              	.LVL1:
  50:main_cm4.c    ****     Cy_SysLib_Delay(2000); //Délais de 2s qui laisse le temps à l'utilisateur de mettre son doigt
  47              		.loc 1 50 0
  48 000c 4FF4FA60 		mov	r0, #2000
  49 0010 FFF7FEFF 		bl	Cy_SysLib_Delay
  50              	.LVL2:
  51              	.L13:
  51:main_cm4.c    **** 
  52:main_cm4.c    ****     for(;;)
  53:main_cm4.c    **** 	{  
  54:main_cm4.c    ****         if(!FLAG_menu)
  52              		.loc 1 54 0
  53 0014 5A4B     		ldr	r3, .L15
  54 0016 1B68     		ldr	r3, [r3]
  55 0018 002B     		cmp	r3, #0
  56 001a 6AD1     		bne	.L2
  55:main_cm4.c    ****         {
  56:main_cm4.c    ****            //On entre dans cette boucle s'il y une modification à faire au courant
  57:main_cm4.c    ****            if(FLAG_modif)
  57              		.loc 1 57 0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 3


  58 001c 584B     		ldr	r3, .L15
  59 001e 5B68     		ldr	r3, [r3, #4]
  60 0020 83B1     		cbz	r3, .L3
  58:main_cm4.c    ****            {
  59:main_cm4.c    ****                 drawWaiting();
  61              		.loc 1 59 0
  62 0022 FFF7FEFF 		bl	drawWaiting
  63              	.LVL3:
  60:main_cm4.c    ****                 Cy_SysLib_Delay(2000); //Délais de 2s qui laisse le temps à l'utilisateur de mett
  64              		.loc 1 60 0
  65 0026 4FF4FA60 		mov	r0, #2000
  66 002a FFF7FEFF 		bl	Cy_SysLib_Delay
  67              	.LVL4:
  61:main_cm4.c    ****                 set_LED_current(Current_LED1,Current_LED2); 
  68              		.loc 1 61 0
  69 002e 554B     		ldr	r3, .L15+4
  70 0030 1868     		ldr	r0, [r3]
  71 0032 554B     		ldr	r3, .L15+8
  72 0034 1968     		ldr	r1, [r3]
  73 0036 C9B2     		uxtb	r1, r1
  74 0038 C0B2     		uxtb	r0, r0
  75 003a FFF7FEFF 		bl	set_LED_current
  76              	.LVL5:
  62:main_cm4.c    ****                 FLAG_modif = 0;
  77              		.loc 1 62 0
  78 003e 0022     		movs	r2, #0
  79 0040 4F4B     		ldr	r3, .L15
  80 0042 5A60     		str	r2, [r3, #4]
  81              	.L3:
  63:main_cm4.c    ****            }
  64:main_cm4.c    ****             
  65:main_cm4.c    ****           
  66:main_cm4.c    ****            //1-Échantillonnage (Mathieu)
  67:main_cm4.c    ****            MAX_ReadFIFO(&IR_data, &RED_data); //Lecture du FIFO --> 1000 samples@200sps = 5 secs
  82              		.loc 1 67 0
  83 0044 5149     		ldr	r1, .L15+12
  84 0046 5248     		ldr	r0, .L15+16
  85 0048 FFF7FEFF 		bl	MAX_ReadFIFO
  86              	.LVL6:
  87              	.LBB39:
  88              	.LBB40:
  89              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 4


  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 5


  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 6


 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 7


 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 8


 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 9


 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 10


 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 11


 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 12


 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 13


 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 14


 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 15


 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 16


 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 17


 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 18


 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
  90              		.loc 2 817 0
  91 004c 0222     		movs	r2, #2
  92 004e 514B     		ldr	r3, .L15+20
  93 0050 9A60     		str	r2, [r3, #8]
  94              	.LVL7:
  95              	.LBE40:
  96              	.LBE39:
  97              	.LBB41:
  98              	.LBB42:
  99 0052 0822     		movs	r2, #8
 100 0054 A3F5B063 		sub	r3, r3, #1408
 101 0058 9A60     		str	r2, [r3, #8]
 102              	.LVL8:
 103              	.LBE42:
 104              	.LBE41:
  68:main_cm4.c    ****             
  69:main_cm4.c    ****            //On ferme les deux LEDs d'alarme 
  70:main_cm4.c    ****            Cy_GPIO_Write(BlueLED_0_PORT,BlueLED_0_NUM,1);
  71:main_cm4.c    ****            Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,1);
  72:main_cm4.c    ****         
  73:main_cm4.c    ****             if(!FLAG_menu)
 105              		.loc 1 73 0
 106 005a 494B     		ldr	r3, .L15
 107 005c 1B68     		ldr	r3, [r3]
 108 005e 002B     		cmp	r3, #0
 109 0060 40F08880 		bne	.L4
  74:main_cm4.c    ****             {
  75:main_cm4.c    ****                  //2-Traitement (Ariane)
  76:main_cm4.c    ****                 traitement(&RED_data, &HR_RED, &AC_RED, &DC_RED);
 110              		.loc 1 76 0
 111 0064 464C     		ldr	r4, .L15
 112 0066 A318     		adds	r3, r4, r2
 113 0068 04F10C02 		add	r2, r4, #12
 114 006c 04F11001 		add	r1, r4, #16
 115 0070 4648     		ldr	r0, .L15+12
 116 0072 FFF7FEFF 		bl	traitement
 117              	.LVL9:
  77:main_cm4.c    ****                 printf("HR : %d, AC : %d, DC : %d\r\n",HR_RED,AC_RED, DC_RED);
 118              		.loc 1 77 0
 119 0076 2169     		ldr	r1, [r4, #16]
 120 0078 E268     		ldr	r2, [r4, #12]
 121 007a A368     		ldr	r3, [r4, #8]
 122 007c 464D     		ldr	r5, .L15+24
 123 007e 2846     		mov	r0, r5
 124 0080 FFF7FEFF 		bl	printf
 125              	.LVL10:
  78:main_cm4.c    ****                     
  79:main_cm4.c    ****                 traitement(&IR_data, &HR_IR, &AC_IR, &DC_IR);
 126              		.loc 1 79 0
 127 0084 04F11403 		add	r3, r4, #20
 128 0088 04F11802 		add	r2, r4, #24
 129 008c 04F11C01 		add	r1, r4, #28
 130 0090 3F48     		ldr	r0, .L15+16
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 19


 131 0092 FFF7FEFF 		bl	traitement
 132              	.LVL11:
  80:main_cm4.c    ****                 printf("HR : %d, AC : %d, DC : %d\r\n",HR_IR,AC_IR, DC_IR);
 133              		.loc 1 80 0
 134 0096 E169     		ldr	r1, [r4, #28]
 135 0098 A269     		ldr	r2, [r4, #24]
 136 009a 6369     		ldr	r3, [r4, #20]
 137 009c 2846     		mov	r0, r5
 138 009e FFF7FEFF 		bl	printf
 139              	.LVL12:
  81:main_cm4.c    ****                     
  82:main_cm4.c    ****                 interpretation(HR_RED, HR_IR, AC_RED,DC_RED,DC_IR,AC_IR, &HR, &SPO2);
 140              		.loc 1 82 0
 141 00a2 2069     		ldr	r0, [r4, #16]
 142 00a4 E169     		ldr	r1, [r4, #28]
 143 00a6 E268     		ldr	r2, [r4, #12]
 144 00a8 A368     		ldr	r3, [r4, #8]
 145 00aa 6569     		ldr	r5, [r4, #20]
 146 00ac A669     		ldr	r6, [r4, #24]
 147 00ae 3B4C     		ldr	r4, .L15+28
 148 00b0 0394     		str	r4, [sp, #12]
 149 00b2 3B4C     		ldr	r4, .L15+32
 150 00b4 0294     		str	r4, [sp, #8]
 151 00b6 0196     		str	r6, [sp, #4]
 152 00b8 0095     		str	r5, [sp]
 153 00ba FFF7FEFF 		bl	interpretation
 154              	.LVL13:
  83:main_cm4.c    ****                 
  84:main_cm4.c    ****                  //3 - Affichage de la courbe (Andréa)
  85:main_cm4.c    ****                 
  86:main_cm4.c    ****                 drawAffichageCourbe();
 155              		.loc 1 86 0
 156 00be FFF7FEFF 		bl	drawAffichageCourbe
 157              	.LVL14:
  87:main_cm4.c    ****             
  88:main_cm4.c    ****                 //Vérification des alertes physiologiques 
  89:main_cm4.c    ****                 if(HR_max_alarm<HR || HR_min_alarm>HR || SPO2_min_alarm > SPO2)
 158              		.loc 1 89 0
 159 00c2 384B     		ldr	r3, .L15+36
 160 00c4 1A68     		ldr	r2, [r3]
 161 00c6 2368     		ldr	r3, [r4]
 162 00c8 9A42     		cmp	r2, r3
 163 00ca 0ADB     		blt	.L5
 164              		.loc 1 89 0 is_stmt 0 discriminator 1
 165 00cc 364B     		ldr	r3, .L15+40
 166 00ce 1A68     		ldr	r2, [r3]
 167 00d0 2368     		ldr	r3, [r4]
 168 00d2 9A42     		cmp	r2, r3
 169 00d4 05DC     		bgt	.L5
 170              		.loc 1 89 0 discriminator 2
 171 00d6 354B     		ldr	r3, .L15+44
 172 00d8 1A68     		ldr	r2, [r3]
 173 00da 304B     		ldr	r3, .L15+28
 174 00dc 1B68     		ldr	r3, [r3]
 175 00de 9A42     		cmp	r2, r3
 176 00e0 03DD     		ble	.L6
 177              	.L5:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 20


 178              	.LVL15:
 179              	.LBB43:
 180              	.LBB44:
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 181              		.loc 2 813 0 is_stmt 1
 182 00e2 0822     		movs	r2, #8
 183 00e4 324B     		ldr	r3, .L15+48
 184 00e6 5A60     		str	r2, [r3, #4]
 185 00e8 44E0     		b	.L4
 186              	.LVL16:
 187              	.L6:
 188              	.LBE44:
 189              	.LBE43:
 190              	.LBB45:
 191              	.LBB46:
 192              		.loc 2 817 0
 193 00ea 0822     		movs	r2, #8
 194 00ec 304B     		ldr	r3, .L15+48
 195 00ee 9A60     		str	r2, [r3, #8]
 196 00f0 40E0     		b	.L4
 197              	.LVL17:
 198              	.L2:
 199              	.LBE46:
 200              	.LBE45:
 201              	.LBB47:
 202              	.LBB48:
 203 00f2 0822     		movs	r2, #8
 204 00f4 2E4B     		ldr	r3, .L15+48
 205 00f6 9A60     		str	r2, [r3, #8]
 206              	.LVL18:
 207              	.LBE48:
 208              	.LBE47:
 209              	.LBB49:
 210              	.LBB50:
 211 00f8 0222     		movs	r2, #2
 212 00fa 03F5B063 		add	r3, r3, #1408
 213 00fe 9A60     		str	r2, [r3, #8]
 214              	.LVL19:
 215              	.LBE50:
 216              	.LBE49:
  90:main_cm4.c    ****                 {
  91:main_cm4.c    ****                     Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,0);
  92:main_cm4.c    ****                 }
  93:main_cm4.c    ****                 else
  94:main_cm4.c    ****                 {
  95:main_cm4.c    ****                     Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,1);  
  96:main_cm4.c    ****                 }
  97:main_cm4.c    ****             
  98:main_cm4.c    ****             }
  99:main_cm4.c    ****             
 100:main_cm4.c    ****    
 101:main_cm4.c    ****         }
 102:main_cm4.c    ****         else
 103:main_cm4.c    ****         {
 104:main_cm4.c    ****             //On éteint les deux LEDs d'alarme
 105:main_cm4.c    ****             Cy_GPIO_Write(RedLED_0_PORT,RedLED_0_NUM,1);
 106:main_cm4.c    ****             Cy_GPIO_Write(BlueLED_0_PORT,BlueLED_0_NUM,1);    
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 21


 107:main_cm4.c    ****             
 108:main_cm4.c    ****             if(FLAG_menu==1)
 217              		.loc 1 108 0
 218 0100 1F4B     		ldr	r3, .L15
 219 0102 1B68     		ldr	r3, [r3]
 220 0104 012B     		cmp	r3, #1
 221 0106 33D1     		bne	.L7
 222              	.LBB51:
 109:main_cm4.c    ****             {   draw_MenuPrincipal();
 223              		.loc 1 109 0
 224 0108 FFF7FEFF 		bl	draw_MenuPrincipal
 225              	.LVL20:
 110:main_cm4.c    ****                 
 111:main_cm4.c    ****                 int button0_pressed =0;
 112:main_cm4.c    ****                 int button1_pressed =0;
 226              		.loc 1 112 0
 227 010c 0024     		movs	r4, #0
 111:main_cm4.c    ****                 int button1_pressed =0;
 228              		.loc 1 111 0
 229 010e 2546     		mov	r5, r4
 113:main_cm4.c    ****                 while(button0_pressed == 0 && button1_pressed ==0 && FLAG_menu > 0){
 230              		.loc 1 113 0
 231 0110 0EE0     		b	.L9
 232              	.LVL21:
 233              	.L11:
 114:main_cm4.c    ****                     
 115:main_cm4.c    ****                     CapSense_ScanAllWidgets();
 234              		.loc 1 115 0
 235 0112 FFF7FEFF 		bl	CapSense_ScanAllWidgets
 236              	.LVL22:
 116:main_cm4.c    **** 
 117:main_cm4.c    ****                     if(!CapSense_IsBusy())
 237              		.loc 1 117 0
 238 0116 FFF7FEFF 		bl	CapSense_IsBusy
 239              	.LVL23:
 240 011a 48B9     		cbnz	r0, .L9
 118:main_cm4.c    ****                     {
 119:main_cm4.c    ****                          CapSense_ProcessAllWidgets();
 241              		.loc 1 119 0
 242 011c FFF7FEFF 		bl	CapSense_ProcessAllWidgets
 243              	.LVL24:
 120:main_cm4.c    ****                          button0_pressed = CapSense_IsWidgetActive(CapSense_BUTTON0_WDGT_ID);
 244              		.loc 1 120 0
 245 0120 0220     		movs	r0, #2
 246 0122 FFF7FEFF 		bl	CapSense_IsWidgetActive
 247              	.LVL25:
 248 0126 0546     		mov	r5, r0
 249              	.LVL26:
 121:main_cm4.c    ****                          button1_pressed = CapSense_IsWidgetActive(CapSense_BUTTON1_WDGT_ID);
 250              		.loc 1 121 0
 251 0128 0120     		movs	r0, #1
 252              	.LVL27:
 253 012a FFF7FEFF 		bl	CapSense_IsWidgetActive
 254              	.LVL28:
 255 012e 0446     		mov	r4, r0
 256              	.LVL29:
 257              	.L9:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 22


 113:main_cm4.c    ****                     
 258              		.loc 1 113 0
 259 0130 25B9     		cbnz	r5, .L10
 113:main_cm4.c    ****                     
 260              		.loc 1 113 0 is_stmt 0 discriminator 1
 261 0132 1CB9     		cbnz	r4, .L10
 113:main_cm4.c    ****                     
 262              		.loc 1 113 0 discriminator 2
 263 0134 124B     		ldr	r3, .L15
 264 0136 1B68     		ldr	r3, [r3]
 265 0138 002B     		cmp	r3, #0
 266 013a EADC     		bgt	.L11
 267              	.L10:
 122:main_cm4.c    **** 
 123:main_cm4.c    ****                     }  
 124:main_cm4.c    ****                 }
 125:main_cm4.c    ****                 
 126:main_cm4.c    ****                 if(button0_pressed)
 268              		.loc 1 126 0 is_stmt 1
 269 013c 6DB1     		cbz	r5, .L12
 127:main_cm4.c    ****                 {
 128:main_cm4.c    ****                     if(FLAG_menu >0)
 270              		.loc 1 128 0
 271 013e 104B     		ldr	r3, .L15
 272 0140 1B68     		ldr	r3, [r3]
 273 0142 002B     		cmp	r3, #0
 274 0144 09DD     		ble	.L12
 129:main_cm4.c    ****                     {
 130:main_cm4.c    ****                         FLAG_option += 1;
 275              		.loc 1 130 0
 276 0146 1B4B     		ldr	r3, .L15+52
 277 0148 1A68     		ldr	r2, [r3]
 278 014a 0132     		adds	r2, r2, #1
 279 014c 1A60     		str	r2, [r3]
 131:main_cm4.c    ****                         if(FLAG_option>6)
 280              		.loc 1 131 0
 281 014e 1B68     		ldr	r3, [r3]
 282 0150 062B     		cmp	r3, #6
 283 0152 02DD     		ble	.L12
 132:main_cm4.c    ****                         {
 133:main_cm4.c    ****                             FLAG_option = 1;
 284              		.loc 1 133 0
 285 0154 0122     		movs	r2, #1
 286 0156 174B     		ldr	r3, .L15+52
 287 0158 1A60     		str	r2, [r3]
 288              	.L12:
 134:main_cm4.c    ****                         }
 135:main_cm4.c    ****                     }
 136:main_cm4.c    ****                 }
 137:main_cm4.c    ****                 
 138:main_cm4.c    ****                 if(button1_pressed)
 289              		.loc 1 138 0
 290 015a 5CB1     		cbz	r4, .L4
 139:main_cm4.c    ****                 {
 140:main_cm4.c    ****                     if(FLAG_menu >0)
 291              		.loc 1 140 0
 292 015c 084B     		ldr	r3, .L15
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 23


 293 015e 1B68     		ldr	r3, [r3]
 294 0160 002B     		cmp	r3, #0
 295 0162 07DD     		ble	.L4
 141:main_cm4.c    ****                     {
 142:main_cm4.c    ****                         FLAG_menu = FLAG_option+1;
 296              		.loc 1 142 0
 297 0164 134B     		ldr	r3, .L15+52
 298 0166 1B68     		ldr	r3, [r3]
 299 0168 0133     		adds	r3, r3, #1
 300 016a 054A     		ldr	r2, .L15
 301 016c 1360     		str	r3, [r2]
 302 016e 01E0     		b	.L4
 303              	.LVL30:
 304              	.L7:
 305              	.LBE51:
 143:main_cm4.c    ****                      
 144:main_cm4.c    ****                     }
 145:main_cm4.c    ****                 }
 146:main_cm4.c    ****             } 
 147:main_cm4.c    ****             else
 148:main_cm4.c    ****             {
 149:main_cm4.c    ****                 draw_SousMenu();
 306              		.loc 1 149 0
 307 0170 FFF7FEFF 		bl	draw_SousMenu
 308              	.LVL31:
 309              	.L4:
 150:main_cm4.c    ****             }
 151:main_cm4.c    ****             
 152:main_cm4.c    ****         }
 153:main_cm4.c    ****        
 154:main_cm4.c    ****         UpdateDisplay(CY_EINK_FULL_4STAGE, true);    
 310              		.loc 1 154 0
 311 0174 0121     		movs	r1, #1
 312 0176 0846     		mov	r0, r1
 313 0178 FFF7FEFF 		bl	UpdateDisplay
 314              	.LVL32:
 155:main_cm4.c    ****           
 156:main_cm4.c    **** 	}
 315              		.loc 1 156 0
 316 017c 4AE7     		b	.L13
 317              	.L16:
 318 017e 00BF     		.align	2
 319              	.L15:
 320 0180 00000000 		.word	.LANCHOR0
 321 0184 00000000 		.word	Current_LED1
 322 0188 00000000 		.word	Current_LED2
 323 018c 00000000 		.word	RED_data
 324 0190 00000000 		.word	IR_data
 325 0194 80053240 		.word	1077020032
 326 0198 00000000 		.word	.LC0
 327 019c 00000000 		.word	SPO2
 328 01a0 00000000 		.word	HR
 329 01a4 00000000 		.word	HR_max_alarm
 330 01a8 00000000 		.word	HR_min_alarm
 331 01ac 00000000 		.word	SPO2_min_alarm
 332 01b0 00003240 		.word	1077018624
 333 01b4 00000000 		.word	.LANCHOR1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 24


 334              		.cfi_endproc
 335              	.LFE660:
 336              		.size	Task_principal, .-Task_principal
 337              		.section	.text.main,"ax",%progbits
 338              		.align	2
 339              		.global	main
 340              		.thumb
 341              		.thumb_func
 342              		.type	main, %function
 343              	main:
 344              	.LFB661:
 157:main_cm4.c    **** }
 158:main_cm4.c    **** int main(void)
 159:main_cm4.c    **** {
 345              		.loc 1 159 0
 346              		.cfi_startproc
 347              		@ Volatile: function does not return.
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350 0000 00B5     		push	{lr}
 351              		.cfi_def_cfa_offset 4
 352              		.cfi_offset 14, -4
 353 0002 83B0     		sub	sp, sp, #12
 354              		.cfi_def_cfa_offset 16
 355              	.LBB52:
 356              	.LBB53:
 357              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 25


  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 26


  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 358              		.loc 3 131 0
 359              		.syntax unified
 360              	@ 131 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 361 0004 62B6     		cpsie i
 362              	@ 0 "" 2
 363              		.thumb
 364              		.syntax unified
 365              	.LBE53:
 366              	.LBE52:
 160:main_cm4.c    ****     
 161:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
 162:main_cm4.c    ****     
 163:main_cm4.c    ****     UART_Start(); 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 27


 367              		.loc 1 163 0
 368 0006 FFF7FEFF 		bl	UART_Start
 369              	.LVL33:
 370              	.LBB54:
 371              	.LBB55:
 372              		.loc 2 817 0
 373 000a 0422     		movs	r2, #4
 374 000c 364B     		ldr	r3, .L24
 375 000e 9A60     		str	r2, [r3, #8]
 376              	.LVL34:
 377              	.LBE55:
 378              	.LBE54:
 164:main_cm4.c    ****     Cy_GPIO_Write(MAX_power_0_PORT,MAX_power_0_NUM, 1); //Alimentation du MAX30102
 165:main_cm4.c    **** 
 166:main_cm4.c    ****     //Interruption de la détection de mouvement
 167:main_cm4.c    ****     NVIC_DisableIRQ(SysInt_AnyMotionINT_cfg.intrSrc);
 379              		.loc 1 167 0
 380 0010 364B     		ldr	r3, .L24+4
 381 0012 B3F90030 		ldrsh	r3, [r3]
 382              	.LVL35:
 383              	.LBB56:
 384              	.LBB57:
 385              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 28


  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 29


  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 30


 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 31


 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 32


 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 33


 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 34


 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 35


 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 36


 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 37


 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 38


 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 39


 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 40


 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 41


 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 42


 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 43


 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 44


 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 45


1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 46


1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 47


1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 48


1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 49


1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 50


1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 51


1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 52


1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 53


1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 54


1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 55


1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 56


1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 57


1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 386              		.loc 4 1715 0
 387 0016 002B     		cmp	r3, #0
 388 0018 0DDB     		blt	.L18
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 389              		.loc 4 1717 0
 390 001a 5A09     		lsrs	r2, r3, #5
 391 001c 03F01F03 		and	r3, r3, #31
 392              	.LVL36:
 393 0020 0121     		movs	r1, #1
 394 0022 01FA03F3 		lsl	r3, r1, r3
 395 0026 2032     		adds	r2, r2, #32
 396 0028 3149     		ldr	r1, .L24+8
 397 002a 41F82230 		str	r3, [r1, r2, lsl #2]
 398              	.LBB58:
 399              	.LBB59:
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 58


 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 59


 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 60


 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 61


 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 62


 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 63


 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 64


 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 65


 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 66


 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 67


 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 68


 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 69


 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 70


 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 400              		.loc 3 882 0
 401              		.syntax unified
 402              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 71


 403 002e BFF34F8F 		dsb 0xF
 404              	@ 0 "" 2
 405              		.thumb
 406              		.syntax unified
 407              	.LBE59:
 408              	.LBE58:
 409              	.LBB60:
 410              	.LBB61:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 411              		.loc 3 871 0
 412              		.syntax unified
 413              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 414 0032 BFF36F8F 		isb 0xF
 415              	@ 0 "" 2
 416              		.thumb
 417              		.syntax unified
 418              	.L18:
 419              	.LVL37:
 420              	.LBE61:
 421              	.LBE60:
 422              	.LBE57:
 423              	.LBE56:
 424              	.LBB62:
 425              	.LBB63:
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 72


 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 73


 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 74


 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 75


1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 76


1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 77


1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 78


1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 79


1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 80


1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 81


1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 82


1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 83


1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 84


1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 85


1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 426              		.loc 2 1603 0
 427 0036 2F4B     		ldr	r3, .L24+12
 428 0038 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
 429              		.loc 2 1605 0
 430 003a 0122     		movs	r2, #1
 431 003c 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 432              		.loc 2 1608 0
 433 003e 5B69     		ldr	r3, [r3, #20]
 434              	.LVL38:
 435              	.LBE63:
 436              	.LBE62:
 168:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Pin_AnyMotion_INT_PORT, Pin_AnyMotion_INT_NUM);
 169:main_cm4.c    ****     NVIC_ClearPendingIRQ(SysInt_AnyMotionINT_cfg.intrSrc);
 437              		.loc 1 169 0
 438 0040 2A4B     		ldr	r3, .L24+4
 439 0042 B3F90030 		ldrsh	r3, [r3]
 440              	.LVL39:
 441              	.LBB64:
 442              	.LBB65:
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 86


1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 443              		.loc 4 1768 0
 444 0046 002B     		cmp	r3, #0
 445 0048 09DB     		blt	.L19
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 446              		.loc 4 1770 0
 447 004a 5A09     		lsrs	r2, r3, #5
 448 004c 03F01F03 		and	r3, r3, #31
 449              	.LVL40:
 450 0050 0121     		movs	r1, #1
 451 0052 01FA03F3 		lsl	r3, r1, r3
 452 0056 6032     		adds	r2, r2, #96
 453 0058 2549     		ldr	r1, .L24+8
 454 005a 41F82230 		str	r3, [r1, r2, lsl #2]
 455              	.L19:
 456              	.LVL41:
 457              	.LBE65:
 458              	.LBE64:
 170:main_cm4.c    **** 
 171:main_cm4.c    ****     //Interruption du bouton SW2
 172:main_cm4.c    ****     Cy_SysInt_Init(&SW2_isr_cfg, isr_SW2);
 459              		.loc 1 172 0
 460 005e 264C     		ldr	r4, .L24+16
 461 0060 2649     		ldr	r1, .L24+20
 462 0062 2046     		mov	r0, r4
 463 0064 FFF7FEFF 		bl	Cy_SysInt_Init
 464              	.LVL42:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 87


 173:main_cm4.c    ****     NVIC_ClearPendingIRQ(SW2_isr_cfg.intrSrc);
 465              		.loc 1 173 0
 466 0068 B4F90030 		ldrsh	r3, [r4]
 467              	.LVL43:
 468              	.LBB66:
 469              	.LBB67:
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 470              		.loc 4 1768 0
 471 006c 002B     		cmp	r3, #0
 472 006e 08DB     		blt	.L20
 473              		.loc 4 1770 0
 474 0070 5A09     		lsrs	r2, r3, #5
 475 0072 03F01F00 		and	r0, r3, #31
 476 0076 0121     		movs	r1, #1
 477 0078 8140     		lsls	r1, r1, r0
 478 007a 6032     		adds	r2, r2, #96
 479 007c 1C48     		ldr	r0, .L24+8
 480 007e 40F82210 		str	r1, [r0, r2, lsl #2]
 481              	.L20:
 482              	.LVL44:
 483              	.LBE67:
 484              	.LBE66:
 485              	.LBB68:
 486              	.LBB69:
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 487              		.loc 4 1679 0
 488 0082 002B     		cmp	r3, #0
 489 0084 08DB     		blt	.L21
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 490              		.loc 4 1681 0
 491 0086 5909     		lsrs	r1, r3, #5
 492 0088 03F01F03 		and	r3, r3, #31
 493              	.LVL45:
 494 008c 0122     		movs	r2, #1
 495 008e 02FA03F3 		lsl	r3, r2, r3
 496 0092 174A     		ldr	r2, .L24+8
 497 0094 42F82130 		str	r3, [r2, r1, lsl #2]
 498              	.L21:
 499              	.LVL46:
 500              	.LBE69:
 501              	.LBE68:
 174:main_cm4.c    ****     NVIC_EnableIRQ(SW2_isr_cfg.intrSrc);
 175:main_cm4.c    ****     
 176:main_cm4.c    ****     CapSense_Start();
 502              		.loc 1 176 0
 503 0098 FFF7FEFF 		bl	CapSense_Start
 504              	.LVL47:
 177:main_cm4.c    **** 
 178:main_cm4.c    ****     GUI_Init();
 505              		.loc 1 178 0
 506 009c FFF7FEFF 		bl	GUI_Init
 507              	.LVL48:
 179:main_cm4.c    ****     Cy_EINK_Start(20);
 508              		.loc 1 179 0
 509 00a0 1420     		movs	r0, #20
 510 00a2 FFF7FEFF 		bl	Cy_EINK_Start
 511              	.LVL49:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 88


 180:main_cm4.c    ****     Cy_EINK_Power(1);
 512              		.loc 1 180 0
 513 00a6 0120     		movs	r0, #1
 514 00a8 FFF7FEFF 		bl	Cy_EINK_Power
 515              	.LVL50:
 181:main_cm4.c    ****     
 182:main_cm4.c    ****     GUI_SetPenSize(1);
 516              		.loc 1 182 0
 517 00ac 0120     		movs	r0, #1
 518 00ae FFF7FEFF 		bl	GUI_SetPenSize
 519              	.LVL51:
 183:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 520              		.loc 1 183 0
 521 00b2 0020     		movs	r0, #0
 522 00b4 FFF7FEFF 		bl	GUI_SetColor
 523              	.LVL52:
 184:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 524              		.loc 1 184 0
 525 00b8 6FF07F40 		mvn	r0, #-16777216
 526 00bc FFF7FEFF 		bl	GUI_SetBkColor
 527              	.LVL53:
 185:main_cm4.c    ****     GUI_Clear();
 528              		.loc 1 185 0
 529 00c0 FFF7FEFF 		bl	GUI_Clear
 530              	.LVL54:
 186:main_cm4.c    ****    
 187:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 531              		.loc 1 187 0
 532 00c4 0121     		movs	r1, #1
 533 00c6 0846     		mov	r0, r1
 534 00c8 FFF7FEFF 		bl	UpdateDisplay
 535              	.LVL55:
 188:main_cm4.c    ****     
 189:main_cm4.c    ****     xTaskCreate(Task_principal, "Task Principal", 8000, NULL,configMAX_PRIORITIES - 1, NULL);
 536              		.loc 1 189 0
 537 00cc 0023     		movs	r3, #0
 538 00ce 0193     		str	r3, [sp, #4]
 539 00d0 0622     		movs	r2, #6
 540 00d2 0092     		str	r2, [sp]
 541 00d4 4FF4FA52 		mov	r2, #8000
 542 00d8 0949     		ldr	r1, .L24+24
 543 00da 0A48     		ldr	r0, .L24+28
 544 00dc FFF7FEFF 		bl	xTaskCreate
 545              	.LVL56:
 190:main_cm4.c    **** 	vTaskStartScheduler();
 546              		.loc 1 190 0
 547 00e0 FFF7FEFF 		bl	vTaskStartScheduler
 548              	.LVL57:
 549              	.L22:
 550 00e4 FEE7     		b	.L22
 551              	.L25:
 552 00e6 00BF     		.align	2
 553              	.L24:
 554 00e8 80043240 		.word	1077019776
 555 00ec 00000000 		.word	SysInt_AnyMotionINT_cfg
 556 00f0 00E100E0 		.word	-536813312
 557 00f4 80063240 		.word	1077020288
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 89


 558 00f8 00000000 		.word	SW2_isr_cfg
 559 00fc 00000000 		.word	isr_SW2
 560 0100 1C000000 		.word	.LC1
 561 0104 00000000 		.word	Task_principal
 562              		.cfi_endproc
 563              	.LFE661:
 564              		.size	main, .-main
 565              		.global	HR_IR
 566              		.global	DC_IR
 567              		.global	AC_IR
 568              		.global	HR_RED
 569              		.global	DC_RED
 570              		.global	AC_RED
 571              		.global	FLAG_modif
 572              		.global	FLAG_menu
 573              		.global	FLAG_option
 574              		.global	FLAG_RED
 575              		.global	data
 576              		.comm	RED_data,8000,4
 577              		.comm	IR_data,8000,4
 578              		.comm	xSemaphoreI2C_BMI,4,4
 579              		.comm	xSemaphoreI2C_MAX,4,4
 580              		.data
 581              		.align	2
 582              		.set	.LANCHOR1,. + 0
 583              		.type	FLAG_option, %object
 584              		.size	FLAG_option, 4
 585              	FLAG_option:
 586 0000 01000000 		.word	1
 587              		.section	.rodata.str1.4,"aMS",%progbits,1
 588              		.align	2
 589              	.LC0:
 590 0000 4852203A 		.ascii	"HR : %d, AC : %d, DC : %d\015\012\000"
 590      2025642C 
 590      20414320 
 590      3A202564 
 590      2C204443 
 591              	.LC1:
 592 001c 5461736B 		.ascii	"Task Principal\000"
 592      20507269 
 592      6E636970 
 592      616C00
 593              		.bss
 594              		.align	2
 595              		.set	.LANCHOR0,. + 0
 596              		.type	FLAG_menu, %object
 597              		.size	FLAG_menu, 4
 598              	FLAG_menu:
 599 0000 00000000 		.space	4
 600              		.type	FLAG_modif, %object
 601              		.size	FLAG_modif, 4
 602              	FLAG_modif:
 603 0004 00000000 		.space	4
 604              		.type	DC_RED, %object
 605              		.size	DC_RED, 4
 606              	DC_RED:
 607 0008 00000000 		.space	4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 90


 608              		.type	AC_RED, %object
 609              		.size	AC_RED, 4
 610              	AC_RED:
 611 000c 00000000 		.space	4
 612              		.type	HR_RED, %object
 613              		.size	HR_RED, 4
 614              	HR_RED:
 615 0010 00000000 		.space	4
 616              		.type	DC_IR, %object
 617              		.size	DC_IR, 4
 618              	DC_IR:
 619 0014 00000000 		.space	4
 620              		.type	AC_IR, %object
 621              		.size	AC_IR, 4
 622              	AC_IR:
 623 0018 00000000 		.space	4
 624              		.type	HR_IR, %object
 625              		.size	HR_IR, 4
 626              	HR_IR:
 627 001c 00000000 		.space	4
 628              		.type	FLAG_RED, %object
 629              		.size	FLAG_RED, 4
 630              	FLAG_RED:
 631 0020 00000000 		.space	4
 632              		.type	data, %object
 633              		.size	data, 1
 634              	data:
 635 0024 00       		.space	1
 636              		.text
 637              	.Letext0:
 638              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 639              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 640              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 641              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 642              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 643              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 644              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 645              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 646              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 647              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 648              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 649              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 650              		.file 17 ".\\eInk Library/cy_eink_library.h"
 651              		.file 18 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 652              		.file 19 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 653              		.file 20 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 654              		.file 21 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 655              		.file 22 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 656              		.file 23 "Generated_Source\\PSoC6/UART.h"
 657              		.file 24 "Generated_Source\\PSoC6/MAX_I2C.h"
 658              		.file 25 "Generated_Source\\PSoC6/BMI_I2C.h"
 659              		.file 26 "communication.h"
 660              		.file 27 "interface.h"
 661              		.file 28 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 662              		.file 29 "Generated_Source\\PSoC6/CapSense_Control.h"
 663              		.file 30 "Generated_Source\\PSoC6/CapSense_Structure.h"
 664              		.file 31 "traitement.h"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 91


 665              		.file 32 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4
 666              		.file 33 "Generated_Source\\PSoC6\\pdl\\middleware/emWin/code/include/GUI.h"
 667              		.file 34 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 668              		.section	.debug_info,"",%progbits
 669              	.Ldebug_info0:
 670 0000 37190000 		.4byte	0x1937
 671 0004 0400     		.2byte	0x4
 672 0006 00000000 		.4byte	.Ldebug_abbrev0
 673 000a 04       		.byte	0x4
 674 000b 01       		.uleb128 0x1
 675 000c 72050000 		.4byte	.LASF463
 676 0010 0C       		.byte	0xc
 677 0011 C0000000 		.4byte	.LASF464
 678 0015 8F110000 		.4byte	.LASF465
 679 0019 00000000 		.4byte	.Ldebug_ranges0+0
 680 001d 00000000 		.4byte	0
 681 0021 00000000 		.4byte	.Ldebug_line0
 682 0025 02       		.uleb128 0x2
 683 0026 02       		.byte	0x2
 684 0027 E6030000 		.4byte	0x3e6
 685 002b 05       		.byte	0x5
 686 002c 24       		.byte	0x24
 687 002d E6030000 		.4byte	0x3e6
 688 0031 03       		.uleb128 0x3
 689 0032 551D0000 		.4byte	.LASF0
 690 0036 71       		.sleb128 -15
 691 0037 03       		.uleb128 0x3
 692 0038 62170000 		.4byte	.LASF1
 693 003c 72       		.sleb128 -14
 694 003d 03       		.uleb128 0x3
 695 003e E21D0000 		.4byte	.LASF2
 696 0042 73       		.sleb128 -13
 697 0043 03       		.uleb128 0x3
 698 0044 C0060000 		.4byte	.LASF3
 699 0048 74       		.sleb128 -12
 700 0049 03       		.uleb128 0x3
 701 004a 2D120000 		.4byte	.LASF4
 702 004e 75       		.sleb128 -11
 703 004f 03       		.uleb128 0x3
 704 0050 941B0000 		.4byte	.LASF5
 705 0054 76       		.sleb128 -10
 706 0055 03       		.uleb128 0x3
 707 0056 261C0000 		.4byte	.LASF6
 708 005a 7B       		.sleb128 -5
 709 005b 03       		.uleb128 0x3
 710 005c 661B0000 		.4byte	.LASF7
 711 0060 7C       		.sleb128 -4
 712 0061 03       		.uleb128 0x3
 713 0062 AC120000 		.4byte	.LASF8
 714 0066 7E       		.sleb128 -2
 715 0067 03       		.uleb128 0x3
 716 0068 3E1A0000 		.4byte	.LASF9
 717 006c 7F       		.sleb128 -1
 718 006d 04       		.uleb128 0x4
 719 006e 521F0000 		.4byte	.LASF10
 720 0072 00       		.byte	0
 721 0073 04       		.uleb128 0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 92


 722 0074 321C0000 		.4byte	.LASF11
 723 0078 01       		.byte	0x1
 724 0079 04       		.uleb128 0x4
 725 007a B0030000 		.4byte	.LASF12
 726 007e 02       		.byte	0x2
 727 007f 04       		.uleb128 0x4
 728 0080 14190000 		.4byte	.LASF13
 729 0084 03       		.byte	0x3
 730 0085 04       		.uleb128 0x4
 731 0086 4C0D0000 		.4byte	.LASF14
 732 008a 04       		.byte	0x4
 733 008b 04       		.uleb128 0x4
 734 008c 79180000 		.4byte	.LASF15
 735 0090 05       		.byte	0x5
 736 0091 04       		.uleb128 0x4
 737 0092 99080000 		.4byte	.LASF16
 738 0096 06       		.byte	0x6
 739 0097 04       		.uleb128 0x4
 740 0098 781B0000 		.4byte	.LASF17
 741 009c 07       		.byte	0x7
 742 009d 04       		.uleb128 0x4
 743 009e B2180000 		.4byte	.LASF18
 744 00a2 08       		.byte	0x8
 745 00a3 04       		.uleb128 0x4
 746 00a4 BF0C0000 		.4byte	.LASF19
 747 00a8 09       		.byte	0x9
 748 00a9 04       		.uleb128 0x4
 749 00aa 680D0000 		.4byte	.LASF20
 750 00ae 0A       		.byte	0xa
 751 00af 04       		.uleb128 0x4
 752 00b0 470A0000 		.4byte	.LASF21
 753 00b4 0B       		.byte	0xb
 754 00b5 04       		.uleb128 0x4
 755 00b6 A4160000 		.4byte	.LASF22
 756 00ba 0C       		.byte	0xc
 757 00bb 04       		.uleb128 0x4
 758 00bc 57070000 		.4byte	.LASF23
 759 00c0 0D       		.byte	0xd
 760 00c1 04       		.uleb128 0x4
 761 00c2 33180000 		.4byte	.LASF24
 762 00c6 0E       		.byte	0xe
 763 00c7 04       		.uleb128 0x4
 764 00c8 17040000 		.4byte	.LASF25
 765 00cc 0F       		.byte	0xf
 766 00cd 04       		.uleb128 0x4
 767 00ce 201D0000 		.4byte	.LASF26
 768 00d2 10       		.byte	0x10
 769 00d3 04       		.uleb128 0x4
 770 00d4 71040000 		.4byte	.LASF27
 771 00d8 11       		.byte	0x11
 772 00d9 04       		.uleb128 0x4
 773 00da AB060000 		.4byte	.LASF28
 774 00de 12       		.byte	0x12
 775 00df 04       		.uleb128 0x4
 776 00e0 23100000 		.4byte	.LASF29
 777 00e4 13       		.byte	0x13
 778 00e5 04       		.uleb128 0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 93


 779 00e6 8E030000 		.4byte	.LASF30
 780 00ea 14       		.byte	0x14
 781 00eb 04       		.uleb128 0x4
 782 00ec 0C200000 		.4byte	.LASF31
 783 00f0 15       		.byte	0x15
 784 00f1 04       		.uleb128 0x4
 785 00f2 C20D0000 		.4byte	.LASF32
 786 00f6 16       		.byte	0x16
 787 00f7 04       		.uleb128 0x4
 788 00f8 28030000 		.4byte	.LASF33
 789 00fc 17       		.byte	0x17
 790 00fd 04       		.uleb128 0x4
 791 00fe C1160000 		.4byte	.LASF34
 792 0102 18       		.byte	0x18
 793 0103 04       		.uleb128 0x4
 794 0104 2A110000 		.4byte	.LASF35
 795 0108 19       		.byte	0x19
 796 0109 04       		.uleb128 0x4
 797 010a 68150000 		.4byte	.LASF36
 798 010e 1A       		.byte	0x1a
 799 010f 04       		.uleb128 0x4
 800 0110 2E0B0000 		.4byte	.LASF37
 801 0114 1B       		.byte	0x1b
 802 0115 04       		.uleb128 0x4
 803 0116 B7200000 		.4byte	.LASF38
 804 011a 1C       		.byte	0x1c
 805 011b 04       		.uleb128 0x4
 806 011c 09020000 		.4byte	.LASF39
 807 0120 1D       		.byte	0x1d
 808 0121 04       		.uleb128 0x4
 809 0122 69100000 		.4byte	.LASF40
 810 0126 1E       		.byte	0x1e
 811 0127 04       		.uleb128 0x4
 812 0128 450E0000 		.4byte	.LASF41
 813 012c 1F       		.byte	0x1f
 814 012d 04       		.uleb128 0x4
 815 012e 07110000 		.4byte	.LASF42
 816 0132 20       		.byte	0x20
 817 0133 04       		.uleb128 0x4
 818 0134 8A0A0000 		.4byte	.LASF43
 819 0138 21       		.byte	0x21
 820 0139 04       		.uleb128 0x4
 821 013a C11E0000 		.4byte	.LASF44
 822 013e 22       		.byte	0x22
 823 013f 04       		.uleb128 0x4
 824 0140 EA0E0000 		.4byte	.LASF45
 825 0144 23       		.byte	0x23
 826 0145 04       		.uleb128 0x4
 827 0146 50020000 		.4byte	.LASF46
 828 014a 24       		.byte	0x24
 829 014b 04       		.uleb128 0x4
 830 014c 16180000 		.4byte	.LASF47
 831 0150 25       		.byte	0x25
 832 0151 04       		.uleb128 0x4
 833 0152 07090000 		.4byte	.LASF48
 834 0156 26       		.byte	0x26
 835 0157 04       		.uleb128 0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 94


 836 0158 381D0000 		.4byte	.LASF49
 837 015c 27       		.byte	0x27
 838 015d 04       		.uleb128 0x4
 839 015e F0110000 		.4byte	.LASF50
 840 0162 28       		.byte	0x28
 841 0163 04       		.uleb128 0x4
 842 0164 AA090000 		.4byte	.LASF51
 843 0168 29       		.byte	0x29
 844 0169 04       		.uleb128 0x4
 845 016a CE120000 		.4byte	.LASF52
 846 016e 2A       		.byte	0x2a
 847 016f 04       		.uleb128 0x4
 848 0170 F5180000 		.4byte	.LASF53
 849 0174 2B       		.byte	0x2b
 850 0175 04       		.uleb128 0x4
 851 0176 5C010000 		.4byte	.LASF54
 852 017a 2C       		.byte	0x2c
 853 017b 04       		.uleb128 0x4
 854 017c 50180000 		.4byte	.LASF55
 855 0180 2D       		.byte	0x2d
 856 0181 04       		.uleb128 0x4
 857 0182 7A110000 		.4byte	.LASF56
 858 0186 2E       		.byte	0x2e
 859 0187 04       		.uleb128 0x4
 860 0188 D71A0000 		.4byte	.LASF57
 861 018c 2F       		.byte	0x2f
 862 018d 04       		.uleb128 0x4
 863 018e F3200000 		.4byte	.LASF58
 864 0192 30       		.byte	0x30
 865 0193 04       		.uleb128 0x4
 866 0194 EF1E0000 		.4byte	.LASF59
 867 0198 31       		.byte	0x31
 868 0199 04       		.uleb128 0x4
 869 019a E8190000 		.4byte	.LASF60
 870 019e 32       		.byte	0x32
 871 019f 04       		.uleb128 0x4
 872 01a0 340C0000 		.4byte	.LASF61
 873 01a4 33       		.byte	0x33
 874 01a5 04       		.uleb128 0x4
 875 01a6 16000000 		.4byte	.LASF62
 876 01aa 34       		.byte	0x34
 877 01ab 04       		.uleb128 0x4
 878 01ac 85130000 		.4byte	.LASF63
 879 01b0 35       		.byte	0x35
 880 01b1 04       		.uleb128 0x4
 881 01b2 BE070000 		.4byte	.LASF64
 882 01b6 36       		.byte	0x36
 883 01b7 04       		.uleb128 0x4
 884 01b8 B51C0000 		.4byte	.LASF65
 885 01bc 37       		.byte	0x37
 886 01bd 04       		.uleb128 0x4
 887 01be 300D0000 		.4byte	.LASF66
 888 01c2 38       		.byte	0x38
 889 01c3 04       		.uleb128 0x4
 890 01c4 11010000 		.4byte	.LASF67
 891 01c8 39       		.byte	0x39
 892 01c9 04       		.uleb128 0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 95


 893 01ca 880C0000 		.4byte	.LASF68
 894 01ce 3A       		.byte	0x3a
 895 01cf 04       		.uleb128 0x4
 896 01d0 850D0000 		.4byte	.LASF69
 897 01d4 3B       		.byte	0x3b
 898 01d5 04       		.uleb128 0x4
 899 01d6 6B0C0000 		.4byte	.LASF70
 900 01da 3C       		.byte	0x3c
 901 01db 04       		.uleb128 0x4
 902 01dc 781F0000 		.4byte	.LASF71
 903 01e0 3D       		.byte	0x3d
 904 01e1 04       		.uleb128 0x4
 905 01e2 D0130000 		.4byte	.LASF72
 906 01e6 3E       		.byte	0x3e
 907 01e7 04       		.uleb128 0x4
 908 01e8 D3030000 		.4byte	.LASF73
 909 01ec 3F       		.byte	0x3f
 910 01ed 04       		.uleb128 0x4
 911 01ee 30190000 		.4byte	.LASF74
 912 01f2 40       		.byte	0x40
 913 01f3 04       		.uleb128 0x4
 914 01f4 E2140000 		.4byte	.LASF75
 915 01f8 41       		.byte	0x41
 916 01f9 04       		.uleb128 0x4
 917 01fa F2020000 		.4byte	.LASF76
 918 01fe 42       		.byte	0x42
 919 01ff 04       		.uleb128 0x4
 920 0200 581A0000 		.4byte	.LASF77
 921 0204 43       		.byte	0x43
 922 0205 04       		.uleb128 0x4
 923 0206 720E0000 		.4byte	.LASF78
 924 020a 44       		.byte	0x44
 925 020b 04       		.uleb128 0x4
 926 020c D61F0000 		.4byte	.LASF79
 927 0210 45       		.byte	0x45
 928 0211 04       		.uleb128 0x4
 929 0212 ED130000 		.4byte	.LASF80
 930 0216 46       		.byte	0x46
 931 0217 04       		.uleb128 0x4
 932 0218 AB1D0000 		.4byte	.LASF81
 933 021c 47       		.byte	0x47
 934 021d 04       		.uleb128 0x4
 935 021e 89200000 		.4byte	.LASF82
 936 0222 48       		.byte	0x48
 937 0223 04       		.uleb128 0x4
 938 0224 F40D0000 		.4byte	.LASF83
 939 0228 49       		.byte	0x49
 940 0229 04       		.uleb128 0x4
 941 022a 7F0B0000 		.4byte	.LASF84
 942 022e 4A       		.byte	0x4a
 943 022f 04       		.uleb128 0x4
 944 0230 3D130000 		.4byte	.LASF85
 945 0234 4B       		.byte	0x4b
 946 0235 04       		.uleb128 0x4
 947 0236 09140000 		.4byte	.LASF86
 948 023a 4C       		.byte	0x4c
 949 023b 04       		.uleb128 0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 96


 950 023c 65080000 		.4byte	.LASF87
 951 0240 4D       		.byte	0x4d
 952 0241 04       		.uleb128 0x4
 953 0242 95180000 		.4byte	.LASF88
 954 0246 4E       		.byte	0x4e
 955 0247 04       		.uleb128 0x4
 956 0248 100E0000 		.4byte	.LASF89
 957 024c 4F       		.byte	0x4f
 958 024d 04       		.uleb128 0x4
 959 024e D4010000 		.4byte	.LASF90
 960 0252 50       		.byte	0x50
 961 0253 04       		.uleb128 0x4
 962 0254 10170000 		.4byte	.LASF91
 963 0258 51       		.byte	0x51
 964 0259 04       		.uleb128 0x4
 965 025a 6F1C0000 		.4byte	.LASF92
 966 025e 52       		.byte	0x52
 967 025f 04       		.uleb128 0x4
 968 0260 0A1F0000 		.4byte	.LASF93
 969 0264 53       		.byte	0x53
 970 0265 04       		.uleb128 0x4
 971 0266 33200000 		.4byte	.LASF94
 972 026a 54       		.byte	0x54
 973 026b 04       		.uleb128 0x4
 974 026c 070F0000 		.4byte	.LASF95
 975 0270 55       		.byte	0x55
 976 0271 04       		.uleb128 0x4
 977 0272 1D130000 		.4byte	.LASF96
 978 0276 56       		.byte	0x56
 979 0277 04       		.uleb128 0x4
 980 0278 4F200000 		.4byte	.LASF97
 981 027c 57       		.byte	0x57
 982 027d 04       		.uleb128 0x4
 983 027e 1C210000 		.4byte	.LASF98
 984 0282 58       		.byte	0x58
 985 0283 04       		.uleb128 0x4
 986 0284 48150000 		.4byte	.LASF99
 987 0288 59       		.byte	0x59
 988 0289 04       		.uleb128 0x4
 989 028a 6F200000 		.4byte	.LASF100
 990 028e 5A       		.byte	0x5a
 991 028f 04       		.uleb128 0x4
 992 0290 60110000 		.4byte	.LASF101
 993 0294 5B       		.byte	0x5b
 994 0295 04       		.uleb128 0x4
 995 0296 2A050000 		.4byte	.LASF102
 996 029a 5C       		.byte	0x5c
 997 029b 04       		.uleb128 0x4
 998 029c 9A1A0000 		.4byte	.LASF103
 999 02a0 5D       		.byte	0x5d
 1000 02a1 04       		.uleb128 0x4
 1001 02a2 4A0B0000 		.4byte	.LASF104
 1002 02a6 5E       		.byte	0x5e
 1003 02a7 04       		.uleb128 0x4
 1004 02a8 F21F0000 		.4byte	.LASF105
 1005 02ac 5F       		.byte	0x5f
 1006 02ad 04       		.uleb128 0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 97


 1007 02ae 26140000 		.4byte	.LASF106
 1008 02b2 60       		.byte	0x60
 1009 02b3 04       		.uleb128 0x4
 1010 02b4 94040000 		.4byte	.LASF107
 1011 02b8 61       		.byte	0x61
 1012 02b9 04       		.uleb128 0x4
 1013 02ba A41B0000 		.4byte	.LASF108
 1014 02be 62       		.byte	0x62
 1015 02bf 04       		.uleb128 0x4
 1016 02c0 040C0000 		.4byte	.LASF109
 1017 02c4 63       		.byte	0x63
 1018 02c5 04       		.uleb128 0x4
 1019 02c6 46210000 		.4byte	.LASF110
 1020 02ca 64       		.byte	0x64
 1021 02cb 04       		.uleb128 0x4
 1022 02cc 84150000 		.4byte	.LASF111
 1023 02d0 65       		.byte	0x65
 1024 02d1 04       		.uleb128 0x4
 1025 02d2 CE090000 		.4byte	.LASF112
 1026 02d6 66       		.byte	0x66
 1027 02d7 04       		.uleb128 0x4
 1028 02d8 A10B0000 		.4byte	.LASF113
 1029 02dc 67       		.byte	0x67
 1030 02dd 04       		.uleb128 0x4
 1031 02de 470F0000 		.4byte	.LASF114
 1032 02e2 68       		.byte	0x68
 1033 02e3 04       		.uleb128 0x4
 1034 02e4 A1020000 		.4byte	.LASF115
 1035 02e8 69       		.byte	0x69
 1036 02e9 04       		.uleb128 0x4
 1037 02ea 9F140000 		.4byte	.LASF116
 1038 02ee 6A       		.byte	0x6a
 1039 02ef 04       		.uleb128 0x4
 1040 02f0 4E090000 		.4byte	.LASF117
 1041 02f4 6B       		.byte	0x6b
 1042 02f5 04       		.uleb128 0x4
 1043 02f6 961E0000 		.4byte	.LASF118
 1044 02fa 6C       		.byte	0x6c
 1045 02fb 04       		.uleb128 0x4
 1046 02fc E3120000 		.4byte	.LASF119
 1047 0300 6D       		.byte	0x6d
 1048 0301 04       		.uleb128 0x4
 1049 0302 640A0000 		.4byte	.LASF120
 1050 0306 6E       		.byte	0x6e
 1051 0307 04       		.uleb128 0x4
 1052 0308 0B1C0000 		.4byte	.LASF121
 1053 030c 6F       		.byte	0x6f
 1054 030d 04       		.uleb128 0x4
 1055 030e A40C0000 		.4byte	.LASF122
 1056 0312 70       		.byte	0x70
 1057 0313 04       		.uleb128 0x4
 1058 0314 88000000 		.4byte	.LASF123
 1059 0318 71       		.byte	0x71
 1060 0319 04       		.uleb128 0x4
 1061 031a 02160000 		.4byte	.LASF124
 1062 031e 72       		.byte	0x72
 1063 031f 04       		.uleb128 0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 98


 1064 0320 E4060000 		.4byte	.LASF125
 1065 0324 73       		.byte	0x73
 1066 0325 04       		.uleb128 0x4
 1067 0326 4B1B0000 		.4byte	.LASF126
 1068 032a 74       		.byte	0x74
 1069 032b 04       		.uleb128 0x4
 1070 032c CA0F0000 		.4byte	.LASF127
 1071 0330 75       		.byte	0x75
 1072 0331 04       		.uleb128 0x4
 1073 0332 891D0000 		.4byte	.LASF128
 1074 0336 76       		.byte	0x76
 1075 0337 04       		.uleb128 0x4
 1076 0338 56040000 		.4byte	.LASF129
 1077 033c 77       		.byte	0x77
 1078 033d 04       		.uleb128 0x4
 1079 033e AD190000 		.4byte	.LASF130
 1080 0342 78       		.byte	0x78
 1081 0343 04       		.uleb128 0x4
 1082 0344 C30A0000 		.4byte	.LASF131
 1083 0348 79       		.byte	0x79
 1084 0349 04       		.uleb128 0x4
 1085 034a E11C0000 		.4byte	.LASF132
 1086 034e 7A       		.byte	0x7a
 1087 034f 04       		.uleb128 0x4
 1088 0350 86120000 		.4byte	.LASF133
 1089 0354 7B       		.byte	0x7b
 1090 0355 04       		.uleb128 0x4
 1091 0356 FF060000 		.4byte	.LASF134
 1092 035a 7C       		.byte	0x7c
 1093 035b 04       		.uleb128 0x4
 1094 035c BE1B0000 		.4byte	.LASF135
 1095 0360 7D       		.byte	0x7d
 1096 0361 04       		.uleb128 0x4
 1097 0362 1E0C0000 		.4byte	.LASF136
 1098 0366 7E       		.byte	0x7e
 1099 0367 04       		.uleb128 0x4
 1100 0368 00000000 		.4byte	.LASF137
 1101 036c 7F       		.byte	0x7f
 1102 036d 04       		.uleb128 0x4
 1103 036e 9E150000 		.4byte	.LASF138
 1104 0372 80       		.byte	0x80
 1105 0373 04       		.uleb128 0x4
 1106 0374 8E060000 		.4byte	.LASF139
 1107 0378 81       		.byte	0x81
 1108 0379 04       		.uleb128 0x4
 1109 037a D1020000 		.4byte	.LASF140
 1110 037e 82       		.byte	0x82
 1111 037f 04       		.uleb128 0x4
 1112 0380 610F0000 		.4byte	.LASF141
 1113 0384 83       		.byte	0x83
 1114 0385 04       		.uleb128 0x4
 1115 0386 D5000000 		.4byte	.LASF142
 1116 038a 84       		.byte	0x84
 1117 038b 04       		.uleb128 0x4
 1118 038c 170B0000 		.4byte	.LASF143
 1119 0390 85       		.byte	0x85
 1120 0391 04       		.uleb128 0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 99


 1121 0392 271A0000 		.4byte	.LASF144
 1122 0396 86       		.byte	0x86
 1123 0397 04       		.uleb128 0x4
 1124 0398 880F0000 		.4byte	.LASF145
 1125 039c 87       		.byte	0x87
 1126 039d 04       		.uleb128 0x4
 1127 039e 25060000 		.4byte	.LASF146
 1128 03a2 88       		.byte	0x88
 1129 03a3 04       		.uleb128 0x4
 1130 03a4 1D160000 		.4byte	.LASF147
 1131 03a8 89       		.byte	0x89
 1132 03a9 04       		.uleb128 0x4
 1133 03aa 171E0000 		.4byte	.LASF148
 1134 03ae 8A       		.byte	0x8a
 1135 03af 04       		.uleb128 0x4
 1136 03b0 30040000 		.4byte	.LASF149
 1137 03b4 8B       		.byte	0x8b
 1138 03b5 04       		.uleb128 0x4
 1139 03b6 500C0000 		.4byte	.LASF150
 1140 03ba 8C       		.byte	0x8c
 1141 03bb 04       		.uleb128 0x4
 1142 03bc 1F0A0000 		.4byte	.LASF151
 1143 03c0 8D       		.byte	0x8d
 1144 03c1 04       		.uleb128 0x4
 1145 03c2 DA170000 		.4byte	.LASF152
 1146 03c6 8E       		.byte	0x8e
 1147 03c7 04       		.uleb128 0x4
 1148 03c8 B8120000 		.4byte	.LASF153
 1149 03cc 8F       		.byte	0x8f
 1150 03cd 04       		.uleb128 0x4
 1151 03ce 82080000 		.4byte	.LASF154
 1152 03d2 90       		.byte	0x90
 1153 03d3 04       		.uleb128 0x4
 1154 03d4 C50E0000 		.4byte	.LASF155
 1155 03d8 91       		.byte	0x91
 1156 03d9 04       		.uleb128 0x4
 1157 03da EB0B0000 		.4byte	.LASF156
 1158 03de 92       		.byte	0x92
 1159 03df 04       		.uleb128 0x4
 1160 03e0 610E0000 		.4byte	.LASF157
 1161 03e4 F0       		.byte	0xf0
 1162 03e5 00       		.byte	0
 1163 03e6 05       		.uleb128 0x5
 1164 03e7 02       		.byte	0x2
 1165 03e8 05       		.byte	0x5
 1166 03e9 13130000 		.4byte	.LASF158
 1167 03ed 06       		.uleb128 0x6
 1168 03ee F20A0000 		.4byte	.LASF160
 1169 03f2 05       		.byte	0x5
 1170 03f3 F4       		.byte	0xf4
 1171 03f4 25000000 		.4byte	0x25
 1172 03f8 05       		.uleb128 0x5
 1173 03f9 01       		.byte	0x1
 1174 03fa 06       		.byte	0x6
 1175 03fb 041E0000 		.4byte	.LASF159
 1176 03ff 06       		.uleb128 0x6
 1177 0400 EB180000 		.4byte	.LASF161
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 100


 1178 0404 06       		.byte	0x6
 1179 0405 1D       		.byte	0x1d
 1180 0406 0A040000 		.4byte	0x40a
 1181 040a 05       		.uleb128 0x5
 1182 040b 01       		.byte	0x1
 1183 040c 08       		.byte	0x8
 1184 040d D41B0000 		.4byte	.LASF162
 1185 0411 06       		.uleb128 0x6
 1186 0412 0D120000 		.4byte	.LASF163
 1187 0416 06       		.byte	0x6
 1188 0417 29       		.byte	0x29
 1189 0418 E6030000 		.4byte	0x3e6
 1190 041c 06       		.uleb128 0x6
 1191 041d 1B0D0000 		.4byte	.LASF164
 1192 0421 06       		.byte	0x6
 1193 0422 2B       		.byte	0x2b
 1194 0423 27040000 		.4byte	0x427
 1195 0427 05       		.uleb128 0x5
 1196 0428 02       		.byte	0x2
 1197 0429 07       		.byte	0x7
 1198 042a B9140000 		.4byte	.LASF165
 1199 042e 06       		.uleb128 0x6
 1200 042f 1E030000 		.4byte	.LASF166
 1201 0433 06       		.byte	0x6
 1202 0434 3F       		.byte	0x3f
 1203 0435 39040000 		.4byte	0x439
 1204 0439 05       		.uleb128 0x5
 1205 043a 04       		.byte	0x4
 1206 043b 05       		.byte	0x5
 1207 043c 07170000 		.4byte	.LASF167
 1208 0440 06       		.uleb128 0x6
 1209 0441 E21B0000 		.4byte	.LASF168
 1210 0445 06       		.byte	0x6
 1211 0446 41       		.byte	0x41
 1212 0447 4B040000 		.4byte	0x44b
 1213 044b 05       		.uleb128 0x5
 1214 044c 04       		.byte	0x4
 1215 044d 07       		.byte	0x7
 1216 044e 741A0000 		.4byte	.LASF169
 1217 0452 05       		.uleb128 0x5
 1218 0453 08       		.byte	0x8
 1219 0454 05       		.byte	0x5
 1220 0455 DB100000 		.4byte	.LASF170
 1221 0459 05       		.uleb128 0x5
 1222 045a 08       		.byte	0x8
 1223 045b 07       		.byte	0x7
 1224 045c 9F070000 		.4byte	.LASF171
 1225 0460 07       		.uleb128 0x7
 1226 0461 04       		.byte	0x4
 1227 0462 05       		.byte	0x5
 1228 0463 696E7400 		.ascii	"int\000"
 1229 0467 05       		.uleb128 0x5
 1230 0468 04       		.byte	0x4
 1231 0469 07       		.byte	0x7
 1232 046a 25020000 		.4byte	.LASF172
 1233 046e 06       		.uleb128 0x6
 1234 046f 9F0F0000 		.4byte	.LASF173
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 101


 1235 0473 07       		.byte	0x7
 1236 0474 18       		.byte	0x18
 1237 0475 FF030000 		.4byte	0x3ff
 1238 0479 06       		.uleb128 0x6
 1239 047a 4A080000 		.4byte	.LASF174
 1240 047e 07       		.byte	0x7
 1241 047f 20       		.byte	0x20
 1242 0480 11040000 		.4byte	0x411
 1243 0484 06       		.uleb128 0x6
 1244 0485 FF140000 		.4byte	.LASF175
 1245 0489 07       		.byte	0x7
 1246 048a 24       		.byte	0x24
 1247 048b 1C040000 		.4byte	0x41c
 1248 048f 06       		.uleb128 0x6
 1249 0490 EC1A0000 		.4byte	.LASF176
 1250 0494 07       		.byte	0x7
 1251 0495 2C       		.byte	0x2c
 1252 0496 2E040000 		.4byte	0x42e
 1253 049a 06       		.uleb128 0x6
 1254 049b 26070000 		.4byte	.LASF177
 1255 049f 07       		.byte	0x7
 1256 04a0 30       		.byte	0x30
 1257 04a1 40040000 		.4byte	0x440
 1258 04a5 08       		.uleb128 0x8
 1259 04a6 040E     		.2byte	0xe04
 1260 04a8 04       		.byte	0x4
 1261 04a9 9601     		.2byte	0x196
 1262 04ab 61050000 		.4byte	0x561
 1263 04af 09       		.uleb128 0x9
 1264 04b0 95070000 		.4byte	.LASF178
 1265 04b4 04       		.byte	0x4
 1266 04b5 9801     		.2byte	0x198
 1267 04b7 7D050000 		.4byte	0x57d
 1268 04bb 00       		.byte	0
 1269 04bc 09       		.uleb128 0x9
 1270 04bd 60160000 		.4byte	.LASF179
 1271 04c1 04       		.byte	0x4
 1272 04c2 9901     		.2byte	0x199
 1273 04c4 82050000 		.4byte	0x582
 1274 04c8 20       		.byte	0x20
 1275 04c9 09       		.uleb128 0x9
 1276 04ca D61C0000 		.4byte	.LASF180
 1277 04ce 04       		.byte	0x4
 1278 04cf 9A01     		.2byte	0x19a
 1279 04d1 92050000 		.4byte	0x592
 1280 04d5 80       		.byte	0x80
 1281 04d6 09       		.uleb128 0x9
 1282 04d7 15080000 		.4byte	.LASF181
 1283 04db 04       		.byte	0x4
 1284 04dc 9B01     		.2byte	0x19b
 1285 04de 82050000 		.4byte	0x582
 1286 04e2 A0       		.byte	0xa0
 1287 04e3 0A       		.uleb128 0xa
 1288 04e4 EA1E0000 		.4byte	.LASF182
 1289 04e8 04       		.byte	0x4
 1290 04e9 9C01     		.2byte	0x19c
 1291 04eb 97050000 		.4byte	0x597
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 102


 1292 04ef 0001     		.2byte	0x100
 1293 04f1 0A       		.uleb128 0xa
 1294 04f2 7C160000 		.4byte	.LASF183
 1295 04f6 04       		.byte	0x4
 1296 04f7 9D01     		.2byte	0x19d
 1297 04f9 82050000 		.4byte	0x582
 1298 04fd 2001     		.2byte	0x120
 1299 04ff 0A       		.uleb128 0xa
 1300 0500 CB130000 		.4byte	.LASF184
 1301 0504 04       		.byte	0x4
 1302 0505 9E01     		.2byte	0x19e
 1303 0507 9C050000 		.4byte	0x59c
 1304 050b 8001     		.2byte	0x180
 1305 050d 0A       		.uleb128 0xa
 1306 050e 86160000 		.4byte	.LASF185
 1307 0512 04       		.byte	0x4
 1308 0513 9F01     		.2byte	0x19f
 1309 0515 82050000 		.4byte	0x582
 1310 0519 A001     		.2byte	0x1a0
 1311 051b 0A       		.uleb128 0xa
 1312 051c 031D0000 		.4byte	.LASF186
 1313 0520 04       		.byte	0x4
 1314 0521 A001     		.2byte	0x1a0
 1315 0523 A1050000 		.4byte	0x5a1
 1316 0527 0002     		.2byte	0x200
 1317 0529 0A       		.uleb128 0xa
 1318 052a 90160000 		.4byte	.LASF187
 1319 052e 04       		.byte	0x4
 1320 052f A101     		.2byte	0x1a1
 1321 0531 A6050000 		.4byte	0x5a6
 1322 0535 2002     		.2byte	0x220
 1323 0537 0B       		.uleb128 0xb
 1324 0538 495000   		.ascii	"IP\000"
 1325 053b 04       		.byte	0x4
 1326 053c A201     		.2byte	0x1a2
 1327 053e CB050000 		.4byte	0x5cb
 1328 0542 0003     		.2byte	0x300
 1329 0544 0A       		.uleb128 0xa
 1330 0545 9A160000 		.4byte	.LASF188
 1331 0549 04       		.byte	0x4
 1332 054a A301     		.2byte	0x1a3
 1333 054c D0050000 		.4byte	0x5d0
 1334 0550 F003     		.2byte	0x3f0
 1335 0552 0A       		.uleb128 0xa
 1336 0553 B4150000 		.4byte	.LASF189
 1337 0557 04       		.byte	0x4
 1338 0558 A401     		.2byte	0x1a4
 1339 055a 78050000 		.4byte	0x578
 1340 055e 000E     		.2byte	0xe00
 1341 0560 00       		.byte	0
 1342 0561 0C       		.uleb128 0xc
 1343 0562 78050000 		.4byte	0x578
 1344 0566 71050000 		.4byte	0x571
 1345 056a 0D       		.uleb128 0xd
 1346 056b 71050000 		.4byte	0x571
 1347 056f 07       		.byte	0x7
 1348 0570 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 103


 1349 0571 05       		.uleb128 0x5
 1350 0572 04       		.byte	0x4
 1351 0573 07       		.byte	0x7
 1352 0574 34160000 		.4byte	.LASF190
 1353 0578 0E       		.uleb128 0xe
 1354 0579 9A040000 		.4byte	0x49a
 1355 057d 0E       		.uleb128 0xe
 1356 057e 61050000 		.4byte	0x561
 1357 0582 0C       		.uleb128 0xc
 1358 0583 9A040000 		.4byte	0x49a
 1359 0587 92050000 		.4byte	0x592
 1360 058b 0D       		.uleb128 0xd
 1361 058c 71050000 		.4byte	0x571
 1362 0590 17       		.byte	0x17
 1363 0591 00       		.byte	0
 1364 0592 0E       		.uleb128 0xe
 1365 0593 61050000 		.4byte	0x561
 1366 0597 0E       		.uleb128 0xe
 1367 0598 61050000 		.4byte	0x561
 1368 059c 0E       		.uleb128 0xe
 1369 059d 61050000 		.4byte	0x561
 1370 05a1 0E       		.uleb128 0xe
 1371 05a2 61050000 		.4byte	0x561
 1372 05a6 0C       		.uleb128 0xc
 1373 05a7 9A040000 		.4byte	0x49a
 1374 05ab B6050000 		.4byte	0x5b6
 1375 05af 0D       		.uleb128 0xd
 1376 05b0 71050000 		.4byte	0x571
 1377 05b4 37       		.byte	0x37
 1378 05b5 00       		.byte	0
 1379 05b6 0C       		.uleb128 0xc
 1380 05b7 C6050000 		.4byte	0x5c6
 1381 05bb C6050000 		.4byte	0x5c6
 1382 05bf 0D       		.uleb128 0xd
 1383 05c0 71050000 		.4byte	0x571
 1384 05c4 EF       		.byte	0xef
 1385 05c5 00       		.byte	0
 1386 05c6 0E       		.uleb128 0xe
 1387 05c7 6E040000 		.4byte	0x46e
 1388 05cb 0E       		.uleb128 0xe
 1389 05cc B6050000 		.4byte	0x5b6
 1390 05d0 0C       		.uleb128 0xc
 1391 05d1 9A040000 		.4byte	0x49a
 1392 05d5 E1050000 		.4byte	0x5e1
 1393 05d9 0F       		.uleb128 0xf
 1394 05da 71050000 		.4byte	0x571
 1395 05de 8302     		.2byte	0x283
 1396 05e0 00       		.byte	0
 1397 05e1 10       		.uleb128 0x10
 1398 05e2 0A190000 		.4byte	.LASF191
 1399 05e6 04       		.byte	0x4
 1400 05e7 A501     		.2byte	0x1a5
 1401 05e9 A5040000 		.4byte	0x4a5
 1402 05ed 11       		.uleb128 0x11
 1403 05ee 78050000 		.4byte	0x578
 1404 05f2 0C       		.uleb128 0xc
 1405 05f3 ED050000 		.4byte	0x5ed
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 104


 1406 05f7 02060000 		.4byte	0x602
 1407 05fb 0D       		.uleb128 0xd
 1408 05fc 71050000 		.4byte	0x571
 1409 0600 0F       		.byte	0xf
 1410 0601 00       		.byte	0
 1411 0602 12       		.uleb128 0x12
 1412 0603 80       		.byte	0x80
 1413 0604 08       		.byte	0x8
 1414 0605 22       		.byte	0x22
 1415 0606 D6060000 		.4byte	0x6d6
 1416 060a 13       		.uleb128 0x13
 1417 060b 4F555400 		.ascii	"OUT\000"
 1418 060f 08       		.byte	0x8
 1419 0610 23       		.byte	0x23
 1420 0611 78050000 		.4byte	0x578
 1421 0615 00       		.byte	0
 1422 0616 14       		.uleb128 0x14
 1423 0617 36080000 		.4byte	.LASF192
 1424 061b 08       		.byte	0x8
 1425 061c 24       		.byte	0x24
 1426 061d 78050000 		.4byte	0x578
 1427 0621 04       		.byte	0x4
 1428 0622 14       		.uleb128 0x14
 1429 0623 B6070000 		.4byte	.LASF193
 1430 0627 08       		.byte	0x8
 1431 0628 25       		.byte	0x25
 1432 0629 78050000 		.4byte	0x578
 1433 062d 08       		.byte	0x8
 1434 062e 14       		.uleb128 0x14
 1435 062f CE180000 		.4byte	.LASF194
 1436 0633 08       		.byte	0x8
 1437 0634 26       		.byte	0x26
 1438 0635 78050000 		.4byte	0x578
 1439 0639 0C       		.byte	0xc
 1440 063a 13       		.uleb128 0x13
 1441 063b 494E00   		.ascii	"IN\000"
 1442 063e 08       		.byte	0x8
 1443 063f 27       		.byte	0x27
 1444 0640 ED050000 		.4byte	0x5ed
 1445 0644 10       		.byte	0x10
 1446 0645 14       		.uleb128 0x14
 1447 0646 9A070000 		.4byte	.LASF195
 1448 064a 08       		.byte	0x8
 1449 064b 28       		.byte	0x28
 1450 064c 78050000 		.4byte	0x578
 1451 0650 14       		.byte	0x14
 1452 0651 14       		.uleb128 0x14
 1453 0652 260D0000 		.4byte	.LASF196
 1454 0656 08       		.byte	0x8
 1455 0657 29       		.byte	0x29
 1456 0658 78050000 		.4byte	0x578
 1457 065c 18       		.byte	0x18
 1458 065d 14       		.uleb128 0x14
 1459 065e C8190000 		.4byte	.LASF197
 1460 0662 08       		.byte	0x8
 1461 0663 2A       		.byte	0x2a
 1462 0664 ED050000 		.4byte	0x5ed
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 105


 1463 0668 1C       		.byte	0x1c
 1464 0669 14       		.uleb128 0x14
 1465 066a 1F0F0000 		.4byte	.LASF198
 1466 066e 08       		.byte	0x8
 1467 066f 2B       		.byte	0x2b
 1468 0670 78050000 		.4byte	0x578
 1469 0674 20       		.byte	0x20
 1470 0675 14       		.uleb128 0x14
 1471 0676 0D180000 		.4byte	.LASF199
 1472 067a 08       		.byte	0x8
 1473 067b 2C       		.byte	0x2c
 1474 067c 78050000 		.4byte	0x578
 1475 0680 24       		.byte	0x24
 1476 0681 13       		.uleb128 0x13
 1477 0682 43464700 		.ascii	"CFG\000"
 1478 0686 08       		.byte	0x8
 1479 0687 2D       		.byte	0x2d
 1480 0688 78050000 		.4byte	0x578
 1481 068c 28       		.byte	0x28
 1482 068d 14       		.uleb128 0x14
 1483 068e A4060000 		.4byte	.LASF200
 1484 0692 08       		.byte	0x8
 1485 0693 2E       		.byte	0x2e
 1486 0694 78050000 		.4byte	0x578
 1487 0698 2C       		.byte	0x2c
 1488 0699 14       		.uleb128 0x14
 1489 069a AC0A0000 		.4byte	.LASF201
 1490 069e 08       		.byte	0x8
 1491 069f 2F       		.byte	0x2f
 1492 06a0 78050000 		.4byte	0x578
 1493 06a4 30       		.byte	0x30
 1494 06a5 14       		.uleb128 0x14
 1495 06a6 BA1F0000 		.4byte	.LASF202
 1496 06aa 08       		.byte	0x8
 1497 06ab 30       		.byte	0x30
 1498 06ac 78050000 		.4byte	0x578
 1499 06b0 34       		.byte	0x34
 1500 06b1 14       		.uleb128 0x14
 1501 06b2 32000000 		.4byte	.LASF203
 1502 06b6 08       		.byte	0x8
 1503 06b7 31       		.byte	0x31
 1504 06b8 ED050000 		.4byte	0x5ed
 1505 06bc 38       		.byte	0x38
 1506 06bd 14       		.uleb128 0x14
 1507 06be 6B180000 		.4byte	.LASF204
 1508 06c2 08       		.byte	0x8
 1509 06c3 32       		.byte	0x32
 1510 06c4 78050000 		.4byte	0x578
 1511 06c8 3C       		.byte	0x3c
 1512 06c9 14       		.uleb128 0x14
 1513 06ca 6E1F0000 		.4byte	.LASF205
 1514 06ce 08       		.byte	0x8
 1515 06cf 33       		.byte	0x33
 1516 06d0 DB060000 		.4byte	0x6db
 1517 06d4 40       		.byte	0x40
 1518 06d5 00       		.byte	0
 1519 06d6 0E       		.uleb128 0xe
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 106


 1520 06d7 F2050000 		.4byte	0x5f2
 1521 06db 11       		.uleb128 0x11
 1522 06dc D6060000 		.4byte	0x6d6
 1523 06e0 06       		.uleb128 0x6
 1524 06e1 B41A0000 		.4byte	.LASF206
 1525 06e5 08       		.byte	0x8
 1526 06e6 34       		.byte	0x34
 1527 06e7 02060000 		.4byte	0x602
 1528 06eb 15       		.uleb128 0x15
 1529 06ec 2440     		.2byte	0x4024
 1530 06ee 08       		.byte	0x8
 1531 06ef 39       		.byte	0x39
 1532 06f0 76070000 		.4byte	0x776
 1533 06f4 13       		.uleb128 0x13
 1534 06f5 50525400 		.ascii	"PRT\000"
 1535 06f9 08       		.byte	0x8
 1536 06fa 3A       		.byte	0x3a
 1537 06fb 76070000 		.4byte	0x776
 1538 06ff 00       		.byte	0
 1539 0700 16       		.uleb128 0x16
 1540 0701 46000000 		.4byte	.LASF207
 1541 0705 08       		.byte	0x8
 1542 0706 3B       		.byte	0x3b
 1543 0707 ED050000 		.4byte	0x5ed
 1544 070b 0040     		.2byte	0x4000
 1545 070d 16       		.uleb128 0x16
 1546 070e 52000000 		.4byte	.LASF208
 1547 0712 08       		.byte	0x8
 1548 0713 3C       		.byte	0x3c
 1549 0714 ED050000 		.4byte	0x5ed
 1550 0718 0440     		.2byte	0x4004
 1551 071a 16       		.uleb128 0x16
 1552 071b 5E000000 		.4byte	.LASF209
 1553 071f 08       		.byte	0x8
 1554 0720 3D       		.byte	0x3d
 1555 0721 ED050000 		.4byte	0x5ed
 1556 0725 0840     		.2byte	0x4008
 1557 0727 16       		.uleb128 0x16
 1558 0728 17100000 		.4byte	.LASF210
 1559 072c 08       		.byte	0x8
 1560 072d 3E       		.byte	0x3e
 1561 072e ED050000 		.4byte	0x5ed
 1562 0732 0C40     		.2byte	0x400c
 1563 0734 16       		.uleb128 0x16
 1564 0735 3B000000 		.4byte	.LASF211
 1565 0739 08       		.byte	0x8
 1566 073a 3F       		.byte	0x3f
 1567 073b ED050000 		.4byte	0x5ed
 1568 073f 1040     		.2byte	0x4010
 1569 0741 16       		.uleb128 0x16
 1570 0742 D90B0000 		.4byte	.LASF212
 1571 0746 08       		.byte	0x8
 1572 0747 40       		.byte	0x40
 1573 0748 78050000 		.4byte	0x578
 1574 074c 1440     		.2byte	0x4014
 1575 074e 16       		.uleb128 0x16
 1576 074f D41D0000 		.4byte	.LASF213
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 107


 1577 0753 08       		.byte	0x8
 1578 0754 41       		.byte	0x41
 1579 0755 78050000 		.4byte	0x578
 1580 0759 1840     		.2byte	0x4018
 1581 075b 16       		.uleb128 0x16
 1582 075c 53140000 		.4byte	.LASF214
 1583 0760 08       		.byte	0x8
 1584 0761 42       		.byte	0x42
 1585 0762 ED050000 		.4byte	0x5ed
 1586 0766 1C40     		.2byte	0x401c
 1587 0768 16       		.uleb128 0x16
 1588 0769 21150000 		.4byte	.LASF215
 1589 076d 08       		.byte	0x8
 1590 076e 43       		.byte	0x43
 1591 076f 78050000 		.4byte	0x578
 1592 0773 2040     		.2byte	0x4020
 1593 0775 00       		.byte	0
 1594 0776 0C       		.uleb128 0xc
 1595 0777 E0060000 		.4byte	0x6e0
 1596 077b 86070000 		.4byte	0x786
 1597 077f 0D       		.uleb128 0xd
 1598 0780 71050000 		.4byte	0x571
 1599 0784 7F       		.byte	0x7f
 1600 0785 00       		.byte	0
 1601 0786 06       		.uleb128 0x6
 1602 0787 74070000 		.4byte	.LASF216
 1603 078b 08       		.byte	0x8
 1604 078c 44       		.byte	0x44
 1605 078d EB060000 		.4byte	0x6eb
 1606 0791 10       		.uleb128 0x10
 1607 0792 FC0C0000 		.4byte	.LASF217
 1608 0796 09       		.byte	0x9
 1609 0797 3106     		.2byte	0x631
 1610 0799 E0060000 		.4byte	0x6e0
 1611 079d 10       		.uleb128 0x10
 1612 079e ED1B0000 		.4byte	.LASF218
 1613 07a2 09       		.byte	0x9
 1614 07a3 3206     		.2byte	0x632
 1615 07a5 86070000 		.4byte	0x786
 1616 07a9 05       		.uleb128 0x5
 1617 07aa 08       		.byte	0x8
 1618 07ab 04       		.byte	0x4
 1619 07ac D6140000 		.4byte	.LASF219
 1620 07b0 12       		.uleb128 0x12
 1621 07b1 B8       		.byte	0xb8
 1622 07b2 0A       		.byte	0xa
 1623 07b3 34       		.byte	0x34
 1624 07b4 C10B0000 		.4byte	0xbc1
 1625 07b8 14       		.uleb128 0x14
 1626 07b9 50030000 		.4byte	.LASF220
 1627 07bd 0A       		.byte	0xa
 1628 07be 37       		.byte	0x37
 1629 07bf 9A040000 		.4byte	0x49a
 1630 07c3 00       		.byte	0
 1631 07c4 14       		.uleb128 0x14
 1632 07c5 C9010000 		.4byte	.LASF221
 1633 07c9 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 108


 1634 07ca 38       		.byte	0x38
 1635 07cb 9A040000 		.4byte	0x49a
 1636 07cf 04       		.byte	0x4
 1637 07d0 14       		.uleb128 0x14
 1638 07d1 A3010000 		.4byte	.LASF222
 1639 07d5 0A       		.byte	0xa
 1640 07d6 39       		.byte	0x39
 1641 07d7 9A040000 		.4byte	0x49a
 1642 07db 08       		.byte	0x8
 1643 07dc 14       		.uleb128 0x14
 1644 07dd 90090000 		.4byte	.LASF223
 1645 07e1 0A       		.byte	0xa
 1646 07e2 3A       		.byte	0x3a
 1647 07e3 9A040000 		.4byte	0x49a
 1648 07e7 0C       		.byte	0xc
 1649 07e8 14       		.uleb128 0x14
 1650 07e9 18150000 		.4byte	.LASF224
 1651 07ed 0A       		.byte	0xa
 1652 07ee 3B       		.byte	0x3b
 1653 07ef 9A040000 		.4byte	0x49a
 1654 07f3 10       		.byte	0x10
 1655 07f4 14       		.uleb128 0x14
 1656 07f5 17120000 		.4byte	.LASF225
 1657 07f9 0A       		.byte	0xa
 1658 07fa 3C       		.byte	0x3c
 1659 07fb 9A040000 		.4byte	0x49a
 1660 07ff 14       		.byte	0x14
 1661 0800 14       		.uleb128 0x14
 1662 0801 E20B0000 		.4byte	.LASF226
 1663 0805 0A       		.byte	0xa
 1664 0806 3D       		.byte	0x3d
 1665 0807 9A040000 		.4byte	0x49a
 1666 080b 18       		.byte	0x18
 1667 080c 14       		.uleb128 0x14
 1668 080d 351F0000 		.4byte	.LASF227
 1669 0811 0A       		.byte	0xa
 1670 0812 3E       		.byte	0x3e
 1671 0813 9A040000 		.4byte	0x49a
 1672 0817 1C       		.byte	0x1c
 1673 0818 14       		.uleb128 0x14
 1674 0819 E9100000 		.4byte	.LASF228
 1675 081d 0A       		.byte	0xa
 1676 081e 3F       		.byte	0x3f
 1677 081f 9A040000 		.4byte	0x49a
 1678 0823 20       		.byte	0x20
 1679 0824 14       		.uleb128 0x14
 1680 0825 7F0A0000 		.4byte	.LASF229
 1681 0829 0A       		.byte	0xa
 1682 082a 40       		.byte	0x40
 1683 082b 9A040000 		.4byte	0x49a
 1684 082f 24       		.byte	0x24
 1685 0830 14       		.uleb128 0x14
 1686 0831 2D170000 		.4byte	.LASF230
 1687 0835 0A       		.byte	0xa
 1688 0836 43       		.byte	0x43
 1689 0837 6E040000 		.4byte	0x46e
 1690 083b 28       		.byte	0x28
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 109


 1691 083c 14       		.uleb128 0x14
 1692 083d F9160000 		.4byte	.LASF231
 1693 0841 0A       		.byte	0xa
 1694 0842 44       		.byte	0x44
 1695 0843 6E040000 		.4byte	0x46e
 1696 0847 29       		.byte	0x29
 1697 0848 14       		.uleb128 0x14
 1698 0849 F8150000 		.4byte	.LASF232
 1699 084d 0A       		.byte	0xa
 1700 084e 45       		.byte	0x45
 1701 084f 6E040000 		.4byte	0x46e
 1702 0853 2A       		.byte	0x2a
 1703 0854 14       		.uleb128 0x14
 1704 0855 9C170000 		.4byte	.LASF233
 1705 0859 0A       		.byte	0xa
 1706 085a 46       		.byte	0x46
 1707 085b 6E040000 		.4byte	0x46e
 1708 085f 2B       		.byte	0x2b
 1709 0860 14       		.uleb128 0x14
 1710 0861 56170000 		.4byte	.LASF234
 1711 0865 0A       		.byte	0xa
 1712 0866 47       		.byte	0x47
 1713 0867 6E040000 		.4byte	0x46e
 1714 086b 2C       		.byte	0x2c
 1715 086c 14       		.uleb128 0x14
 1716 086d 4B1A0000 		.4byte	.LASF235
 1717 0871 0A       		.byte	0xa
 1718 0872 48       		.byte	0x48
 1719 0873 6E040000 		.4byte	0x46e
 1720 0877 2D       		.byte	0x2d
 1721 0878 14       		.uleb128 0x14
 1722 0879 ED150000 		.4byte	.LASF236
 1723 087d 0A       		.byte	0xa
 1724 087e 49       		.byte	0x49
 1725 087f 6E040000 		.4byte	0x46e
 1726 0883 2E       		.byte	0x2e
 1727 0884 14       		.uleb128 0x14
 1728 0885 AE0F0000 		.4byte	.LASF237
 1729 0889 0A       		.byte	0xa
 1730 088a 4A       		.byte	0x4a
 1731 088b 6E040000 		.4byte	0x46e
 1732 088f 2F       		.byte	0x2f
 1733 0890 14       		.uleb128 0x14
 1734 0891 8A190000 		.4byte	.LASF238
 1735 0895 0A       		.byte	0xa
 1736 0896 4B       		.byte	0x4b
 1737 0897 6E040000 		.4byte	0x46e
 1738 089b 30       		.byte	0x30
 1739 089c 14       		.uleb128 0x14
 1740 089d 08130000 		.4byte	.LASF239
 1741 08a1 0A       		.byte	0xa
 1742 08a2 4E       		.byte	0x4e
 1743 08a3 6E040000 		.4byte	0x46e
 1744 08a7 31       		.byte	0x31
 1745 08a8 14       		.uleb128 0x14
 1746 08a9 3A1E0000 		.4byte	.LASF240
 1747 08ad 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 110


 1748 08ae 4F       		.byte	0x4f
 1749 08af 6E040000 		.4byte	0x46e
 1750 08b3 32       		.byte	0x32
 1751 08b4 14       		.uleb128 0x14
 1752 08b5 951F0000 		.4byte	.LASF241
 1753 08b9 0A       		.byte	0xa
 1754 08ba 50       		.byte	0x50
 1755 08bb 6E040000 		.4byte	0x46e
 1756 08bf 33       		.byte	0x33
 1757 08c0 14       		.uleb128 0x14
 1758 08c1 D60D0000 		.4byte	.LASF242
 1759 08c5 0A       		.byte	0xa
 1760 08c6 51       		.byte	0x51
 1761 08c7 6E040000 		.4byte	0x46e
 1762 08cb 34       		.byte	0x34
 1763 08cc 14       		.uleb128 0x14
 1764 08cd 24090000 		.4byte	.LASF243
 1765 08d1 0A       		.byte	0xa
 1766 08d2 52       		.byte	0x52
 1767 08d3 79040000 		.4byte	0x479
 1768 08d7 36       		.byte	0x36
 1769 08d8 14       		.uleb128 0x14
 1770 08d9 1F050000 		.4byte	.LASF244
 1771 08dd 0A       		.byte	0xa
 1772 08de 53       		.byte	0x53
 1773 08df 79040000 		.4byte	0x479
 1774 08e3 38       		.byte	0x38
 1775 08e4 14       		.uleb128 0x14
 1776 08e5 4A120000 		.4byte	.LASF245
 1777 08e9 0A       		.byte	0xa
 1778 08ea 54       		.byte	0x54
 1779 08eb 79040000 		.4byte	0x479
 1780 08ef 3A       		.byte	0x3a
 1781 08f0 14       		.uleb128 0x14
 1782 08f1 41030000 		.4byte	.LASF246
 1783 08f5 0A       		.byte	0xa
 1784 08f6 55       		.byte	0x55
 1785 08f7 6E040000 		.4byte	0x46e
 1786 08fb 3C       		.byte	0x3c
 1787 08fc 14       		.uleb128 0x14
 1788 08fd FC0A0000 		.4byte	.LASF247
 1789 0901 0A       		.byte	0xa
 1790 0902 56       		.byte	0x56
 1791 0903 6E040000 		.4byte	0x46e
 1792 0907 3D       		.byte	0x3d
 1793 0908 14       		.uleb128 0x14
 1794 0909 40090000 		.4byte	.LASF248
 1795 090d 0A       		.byte	0xa
 1796 090e 57       		.byte	0x57
 1797 090f 6E040000 		.4byte	0x46e
 1798 0913 3E       		.byte	0x3e
 1799 0914 14       		.uleb128 0x14
 1800 0915 040A0000 		.4byte	.LASF249
 1801 0919 0A       		.byte	0xa
 1802 091a 58       		.byte	0x58
 1803 091b 6E040000 		.4byte	0x46e
 1804 091f 3F       		.byte	0x3f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 111


 1805 0920 14       		.uleb128 0x14
 1806 0921 7D020000 		.4byte	.LASF250
 1807 0925 0A       		.byte	0xa
 1808 0926 59       		.byte	0x59
 1809 0927 6E040000 		.4byte	0x46e
 1810 092b 40       		.byte	0x40
 1811 092c 14       		.uleb128 0x14
 1812 092d 4D190000 		.4byte	.LASF251
 1813 0931 0A       		.byte	0xa
 1814 0932 5A       		.byte	0x5a
 1815 0933 6E040000 		.4byte	0x46e
 1816 0937 41       		.byte	0x41
 1817 0938 14       		.uleb128 0x14
 1818 0939 F4070000 		.4byte	.LASF252
 1819 093d 0A       		.byte	0xa
 1820 093e 5B       		.byte	0x5b
 1821 093f 6E040000 		.4byte	0x46e
 1822 0943 42       		.byte	0x42
 1823 0944 14       		.uleb128 0x14
 1824 0945 F10C0000 		.4byte	.LASF253
 1825 0949 0A       		.byte	0xa
 1826 094a 5C       		.byte	0x5c
 1827 094b 6E040000 		.4byte	0x46e
 1828 094f 43       		.byte	0x43
 1829 0950 14       		.uleb128 0x14
 1830 0951 980E0000 		.4byte	.LASF254
 1831 0955 0A       		.byte	0xa
 1832 0956 5D       		.byte	0x5d
 1833 0957 6E040000 		.4byte	0x46e
 1834 095b 44       		.byte	0x44
 1835 095c 14       		.uleb128 0x14
 1836 095d AA170000 		.4byte	.LASF255
 1837 0961 0A       		.byte	0xa
 1838 0962 5E       		.byte	0x5e
 1839 0963 9A040000 		.4byte	0x49a
 1840 0967 48       		.byte	0x48
 1841 0968 14       		.uleb128 0x14
 1842 0969 D6040000 		.4byte	.LASF256
 1843 096d 0A       		.byte	0xa
 1844 096e 5F       		.byte	0x5f
 1845 096f 9A040000 		.4byte	0x49a
 1846 0973 4C       		.byte	0x4c
 1847 0974 14       		.uleb128 0x14
 1848 0975 671D0000 		.4byte	.LASF257
 1849 0979 0A       		.byte	0xa
 1850 097a 60       		.byte	0x60
 1851 097b 6E040000 		.4byte	0x46e
 1852 097f 50       		.byte	0x50
 1853 0980 14       		.uleb128 0x14
 1854 0981 640B0000 		.4byte	.LASF258
 1855 0985 0A       		.byte	0xa
 1856 0986 61       		.byte	0x61
 1857 0987 6E040000 		.4byte	0x46e
 1858 098b 51       		.byte	0x51
 1859 098c 14       		.uleb128 0x14
 1860 098d B5080000 		.4byte	.LASF259
 1861 0991 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 112


 1862 0992 62       		.byte	0x62
 1863 0993 6E040000 		.4byte	0x46e
 1864 0997 52       		.byte	0x52
 1865 0998 14       		.uleb128 0x14
 1866 0999 63140000 		.4byte	.LASF260
 1867 099d 0A       		.byte	0xa
 1868 099e 63       		.byte	0x63
 1869 099f 6E040000 		.4byte	0x46e
 1870 09a3 53       		.byte	0x53
 1871 09a4 14       		.uleb128 0x14
 1872 09a5 A51C0000 		.4byte	.LASF261
 1873 09a9 0A       		.byte	0xa
 1874 09aa 64       		.byte	0x64
 1875 09ab 6E040000 		.4byte	0x46e
 1876 09af 54       		.byte	0x54
 1877 09b0 14       		.uleb128 0x14
 1878 09b1 BB0B0000 		.4byte	.LASF262
 1879 09b5 0A       		.byte	0xa
 1880 09b6 65       		.byte	0x65
 1881 09b7 6E040000 		.4byte	0x46e
 1882 09bb 55       		.byte	0x55
 1883 09bc 14       		.uleb128 0x14
 1884 09bd F41A0000 		.4byte	.LASF263
 1885 09c1 0A       		.byte	0xa
 1886 09c2 66       		.byte	0x66
 1887 09c3 6E040000 		.4byte	0x46e
 1888 09c7 56       		.byte	0x56
 1889 09c8 14       		.uleb128 0x14
 1890 09c9 3E1F0000 		.4byte	.LASF264
 1891 09cd 0A       		.byte	0xa
 1892 09ce 67       		.byte	0x67
 1893 09cf 6E040000 		.4byte	0x46e
 1894 09d3 57       		.byte	0x57
 1895 09d4 14       		.uleb128 0x14
 1896 09d5 DE0A0000 		.4byte	.LASF265
 1897 09d9 0A       		.byte	0xa
 1898 09da 68       		.byte	0x68
 1899 09db 6E040000 		.4byte	0x46e
 1900 09df 58       		.byte	0x58
 1901 09e0 14       		.uleb128 0x14
 1902 09e1 C21F0000 		.4byte	.LASF266
 1903 09e5 0A       		.byte	0xa
 1904 09e6 69       		.byte	0x69
 1905 09e7 6E040000 		.4byte	0x46e
 1906 09eb 59       		.byte	0x59
 1907 09ec 14       		.uleb128 0x14
 1908 09ed 2F1E0000 		.4byte	.LASF267
 1909 09f1 0A       		.byte	0xa
 1910 09f2 6E       		.byte	0x6e
 1911 09f3 84040000 		.4byte	0x484
 1912 09f7 5A       		.byte	0x5a
 1913 09f8 14       		.uleb128 0x14
 1914 09f9 F1010000 		.4byte	.LASF268
 1915 09fd 0A       		.byte	0xa
 1916 09fe 6F       		.byte	0x6f
 1917 09ff 84040000 		.4byte	0x484
 1918 0a03 5C       		.byte	0x5c
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 113


 1919 0a04 14       		.uleb128 0x14
 1920 0a05 F1100000 		.4byte	.LASF269
 1921 0a09 0A       		.byte	0xa
 1922 0a0a 70       		.byte	0x70
 1923 0a0b 6E040000 		.4byte	0x46e
 1924 0a0f 5E       		.byte	0x5e
 1925 0a10 14       		.uleb128 0x14
 1926 0a11 641E0000 		.4byte	.LASF270
 1927 0a15 0A       		.byte	0xa
 1928 0a16 71       		.byte	0x71
 1929 0a17 6E040000 		.4byte	0x46e
 1930 0a1b 5F       		.byte	0x5f
 1931 0a1c 14       		.uleb128 0x14
 1932 0a1d 0A0D0000 		.4byte	.LASF271
 1933 0a21 0A       		.byte	0xa
 1934 0a22 72       		.byte	0x72
 1935 0a23 6E040000 		.4byte	0x46e
 1936 0a27 60       		.byte	0x60
 1937 0a28 14       		.uleb128 0x14
 1938 0a29 770F0000 		.4byte	.LASF272
 1939 0a2d 0A       		.byte	0xa
 1940 0a2e 73       		.byte	0x73
 1941 0a2f 9A040000 		.4byte	0x49a
 1942 0a33 64       		.byte	0x64
 1943 0a34 14       		.uleb128 0x14
 1944 0a35 E3200000 		.4byte	.LASF273
 1945 0a39 0A       		.byte	0xa
 1946 0a3a 76       		.byte	0x76
 1947 0a3b 84040000 		.4byte	0x484
 1948 0a3f 68       		.byte	0x68
 1949 0a40 14       		.uleb128 0x14
 1950 0a41 36150000 		.4byte	.LASF274
 1951 0a45 0A       		.byte	0xa
 1952 0a46 77       		.byte	0x77
 1953 0a47 84040000 		.4byte	0x484
 1954 0a4b 6A       		.byte	0x6a
 1955 0a4c 14       		.uleb128 0x14
 1956 0a4d 3B120000 		.4byte	.LASF275
 1957 0a51 0A       		.byte	0xa
 1958 0a52 78       		.byte	0x78
 1959 0a53 84040000 		.4byte	0x484
 1960 0a57 6C       		.byte	0x6c
 1961 0a58 14       		.uleb128 0x14
 1962 0a59 87040000 		.4byte	.LASF276
 1963 0a5d 0A       		.byte	0xa
 1964 0a5e 79       		.byte	0x79
 1965 0a5f 84040000 		.4byte	0x484
 1966 0a63 6E       		.byte	0x6e
 1967 0a64 14       		.uleb128 0x14
 1968 0a65 03100000 		.4byte	.LASF277
 1969 0a69 0A       		.byte	0xa
 1970 0a6a 7B       		.byte	0x7b
 1971 0a6b 6E040000 		.4byte	0x46e
 1972 0a6f 70       		.byte	0x70
 1973 0a70 14       		.uleb128 0x14
 1974 0a71 53060000 		.4byte	.LASF278
 1975 0a75 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 114


 1976 0a76 7C       		.byte	0x7c
 1977 0a77 6E040000 		.4byte	0x46e
 1978 0a7b 71       		.byte	0x71
 1979 0a7c 14       		.uleb128 0x14
 1980 0a7d B4040000 		.4byte	.LASF279
 1981 0a81 0A       		.byte	0xa
 1982 0a82 7D       		.byte	0x7d
 1983 0a83 6E040000 		.4byte	0x46e
 1984 0a87 72       		.byte	0x72
 1985 0a88 14       		.uleb128 0x14
 1986 0a89 8A020000 		.4byte	.LASF280
 1987 0a8d 0A       		.byte	0xa
 1988 0a8e 7E       		.byte	0x7e
 1989 0a8f 6E040000 		.4byte	0x46e
 1990 0a93 73       		.byte	0x73
 1991 0a94 14       		.uleb128 0x14
 1992 0a95 6A160000 		.4byte	.LASF281
 1993 0a99 0A       		.byte	0xa
 1994 0a9a 80       		.byte	0x80
 1995 0a9b 84040000 		.4byte	0x484
 1996 0a9f 74       		.byte	0x74
 1997 0aa0 14       		.uleb128 0x14
 1998 0aa1 75140000 		.4byte	.LASF282
 1999 0aa5 0A       		.byte	0xa
 2000 0aa6 81       		.byte	0x81
 2001 0aa7 84040000 		.4byte	0x484
 2002 0aab 76       		.byte	0x76
 2003 0aac 14       		.uleb128 0x14
 2004 0aad 54100000 		.4byte	.LASF283
 2005 0ab1 0A       		.byte	0xa
 2006 0ab2 82       		.byte	0x82
 2007 0ab3 84040000 		.4byte	0x484
 2008 0ab7 78       		.byte	0x78
 2009 0ab8 14       		.uleb128 0x14
 2010 0ab9 D0080000 		.4byte	.LASF284
 2011 0abd 0A       		.byte	0xa
 2012 0abe 83       		.byte	0x83
 2013 0abf 84040000 		.4byte	0x484
 2014 0ac3 7A       		.byte	0x7a
 2015 0ac4 14       		.uleb128 0x14
 2016 0ac5 3F100000 		.4byte	.LASF285
 2017 0ac9 0A       		.byte	0xa
 2018 0aca 86       		.byte	0x86
 2019 0acb 6E040000 		.4byte	0x46e
 2020 0acf 7C       		.byte	0x7c
 2021 0ad0 14       		.uleb128 0x14
 2022 0ad1 781D0000 		.4byte	.LASF286
 2023 0ad5 0A       		.byte	0xa
 2024 0ad6 87       		.byte	0x87
 2025 0ad7 6E040000 		.4byte	0x46e
 2026 0adb 7D       		.byte	0x7d
 2027 0adc 14       		.uleb128 0x14
 2028 0add 52080000 		.4byte	.LASF287
 2029 0ae1 0A       		.byte	0xa
 2030 0ae2 88       		.byte	0x88
 2031 0ae3 6E040000 		.4byte	0x46e
 2032 0ae7 7E       		.byte	0x7e
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 115


 2033 0ae8 14       		.uleb128 0x14
 2034 0ae9 81070000 		.4byte	.LASF288
 2035 0aed 0A       		.byte	0xa
 2036 0aee 89       		.byte	0x89
 2037 0aef 6E040000 		.4byte	0x46e
 2038 0af3 7F       		.byte	0x7f
 2039 0af4 14       		.uleb128 0x14
 2040 0af5 E5080000 		.4byte	.LASF289
 2041 0af9 0A       		.byte	0xa
 2042 0afa 8A       		.byte	0x8a
 2043 0afb 6E040000 		.4byte	0x46e
 2044 0aff 80       		.byte	0x80
 2045 0b00 14       		.uleb128 0x14
 2046 0b01 FA000000 		.4byte	.LASF290
 2047 0b05 0A       		.byte	0xa
 2048 0b06 8D       		.byte	0x8d
 2049 0b07 9A040000 		.4byte	0x49a
 2050 0b0b 84       		.byte	0x84
 2051 0b0c 14       		.uleb128 0x14
 2052 0b0d 96190000 		.4byte	.LASF291
 2053 0b11 0A       		.byte	0xa
 2054 0b12 8E       		.byte	0x8e
 2055 0b13 9A040000 		.4byte	0x49a
 2056 0b17 88       		.byte	0x88
 2057 0b18 14       		.uleb128 0x14
 2058 0b19 EF090000 		.4byte	.LASF292
 2059 0b1d 0A       		.byte	0xa
 2060 0b1e 8F       		.byte	0x8f
 2061 0b1f 9A040000 		.4byte	0x49a
 2062 0b23 8C       		.byte	0x8c
 2063 0b24 14       		.uleb128 0x14
 2064 0b25 251B0000 		.4byte	.LASF293
 2065 0b29 0A       		.byte	0xa
 2066 0b2a 90       		.byte	0x90
 2067 0b2b 9A040000 		.4byte	0x49a
 2068 0b2f 90       		.byte	0x90
 2069 0b30 14       		.uleb128 0x14
 2070 0b31 D6180000 		.4byte	.LASF294
 2071 0b35 0A       		.byte	0xa
 2072 0b36 91       		.byte	0x91
 2073 0b37 9A040000 		.4byte	0x49a
 2074 0b3b 94       		.byte	0x94
 2075 0b3c 14       		.uleb128 0x14
 2076 0b3d 68060000 		.4byte	.LASF295
 2077 0b41 0A       		.byte	0xa
 2078 0b42 92       		.byte	0x92
 2079 0b43 9A040000 		.4byte	0x49a
 2080 0b47 98       		.byte	0x98
 2081 0b48 14       		.uleb128 0x14
 2082 0b49 041A0000 		.4byte	.LASF296
 2083 0b4d 0A       		.byte	0xa
 2084 0b4e 93       		.byte	0x93
 2085 0b4f 9A040000 		.4byte	0x49a
 2086 0b53 9C       		.byte	0x9c
 2087 0b54 14       		.uleb128 0x14
 2088 0b55 DB0C0000 		.4byte	.LASF297
 2089 0b59 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 116


 2090 0b5a 94       		.byte	0x94
 2091 0b5b 9A040000 		.4byte	0x49a
 2092 0b5f A0       		.byte	0xa0
 2093 0b60 14       		.uleb128 0x14
 2094 0b61 75190000 		.4byte	.LASF298
 2095 0b65 0A       		.byte	0xa
 2096 0b66 95       		.byte	0x95
 2097 0b67 84040000 		.4byte	0x484
 2098 0b6b A4       		.byte	0xa4
 2099 0b6c 14       		.uleb128 0x14
 2100 0b6d 4B160000 		.4byte	.LASF299
 2101 0b71 0A       		.byte	0xa
 2102 0b72 96       		.byte	0x96
 2103 0b73 84040000 		.4byte	0x484
 2104 0b77 A6       		.byte	0xa6
 2105 0b78 14       		.uleb128 0x14
 2106 0b79 C51A0000 		.4byte	.LASF300
 2107 0b7d 0A       		.byte	0xa
 2108 0b7e 97       		.byte	0x97
 2109 0b7f 84040000 		.4byte	0x484
 2110 0b83 A8       		.byte	0xa8
 2111 0b84 14       		.uleb128 0x14
 2112 0b85 B9100000 		.4byte	.LASF301
 2113 0b89 0A       		.byte	0xa
 2114 0b8a 98       		.byte	0x98
 2115 0b8b 84040000 		.4byte	0x484
 2116 0b8f AA       		.byte	0xaa
 2117 0b90 14       		.uleb128 0x14
 2118 0b91 E4040000 		.4byte	.LASF302
 2119 0b95 0A       		.byte	0xa
 2120 0b96 99       		.byte	0x99
 2121 0b97 84040000 		.4byte	0x484
 2122 0b9b AC       		.byte	0xac
 2123 0b9c 14       		.uleb128 0x14
 2124 0b9d A1130000 		.4byte	.LASF303
 2125 0ba1 0A       		.byte	0xa
 2126 0ba2 9A       		.byte	0x9a
 2127 0ba3 84040000 		.4byte	0x484
 2128 0ba7 AE       		.byte	0xae
 2129 0ba8 14       		.uleb128 0x14
 2130 0ba9 02050000 		.4byte	.LASF304
 2131 0bad 0A       		.byte	0xa
 2132 0bae 9D       		.byte	0x9d
 2133 0baf 84040000 		.4byte	0x484
 2134 0bb3 B0       		.byte	0xb0
 2135 0bb4 14       		.uleb128 0x14
 2136 0bb5 F71B0000 		.4byte	.LASF305
 2137 0bb9 0A       		.byte	0xa
 2138 0bba 9E       		.byte	0x9e
 2139 0bbb 9A040000 		.4byte	0x49a
 2140 0bbf B4       		.byte	0xb4
 2141 0bc0 00       		.byte	0
 2142 0bc1 06       		.uleb128 0x6
 2143 0bc2 B11E0000 		.4byte	.LASF306
 2144 0bc6 0A       		.byte	0xa
 2145 0bc7 9F       		.byte	0x9f
 2146 0bc8 B0070000 		.4byte	0x7b0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 117


 2147 0bcc 10       		.uleb128 0x10
 2148 0bcd 601D0000 		.4byte	.LASF307
 2149 0bd1 0B       		.byte	0xb
 2150 0bd2 F601     		.2byte	0x1f6
 2151 0bd4 D80B0000 		.4byte	0xbd8
 2152 0bd8 05       		.uleb128 0x5
 2153 0bd9 01       		.byte	0x1
 2154 0bda 08       		.byte	0x8
 2155 0bdb 2D0E0000 		.4byte	.LASF308
 2156 0bdf 05       		.uleb128 0x5
 2157 0be0 04       		.byte	0x4
 2158 0be1 04       		.byte	0x4
 2159 0be2 D11A0000 		.4byte	.LASF309
 2160 0be6 05       		.uleb128 0x5
 2161 0be7 08       		.byte	0x8
 2162 0be8 04       		.byte	0x4
 2163 0be9 2E1F0000 		.4byte	.LASF310
 2164 0bed 10       		.uleb128 0x10
 2165 0bee 281F0000 		.4byte	.LASF311
 2166 0bf2 0B       		.byte	0xb
 2167 0bf3 EA03     		.2byte	0x3ea
 2168 0bf5 6E040000 		.4byte	0x46e
 2169 0bf9 17       		.uleb128 0x17
 2170 0bfa 08       		.byte	0x8
 2171 0bfb 0C       		.byte	0xc
 2172 0bfc 2D01     		.2byte	0x12d
 2173 0bfe 1D0C0000 		.4byte	0xc1d
 2174 0c02 09       		.uleb128 0x9
 2175 0c03 08210000 		.4byte	.LASF312
 2176 0c07 0C       		.byte	0xc
 2177 0c08 2E01     		.2byte	0x12e
 2178 0c0a ED030000 		.4byte	0x3ed
 2179 0c0e 00       		.byte	0
 2180 0c0f 09       		.uleb128 0x9
 2181 0c10 1A1A0000 		.4byte	.LASF313
 2182 0c14 0C       		.byte	0xc
 2183 0c15 3201     		.2byte	0x132
 2184 0c17 9A040000 		.4byte	0x49a
 2185 0c1b 04       		.byte	0x4
 2186 0c1c 00       		.byte	0
 2187 0c1d 10       		.uleb128 0x10
 2188 0c1e AC010000 		.4byte	.LASF314
 2189 0c22 0C       		.byte	0xc
 2190 0c23 3301     		.2byte	0x133
 2191 0c25 F90B0000 		.4byte	0xbf9
 2192 0c29 18       		.uleb128 0x18
 2193 0c2a 04       		.byte	0x4
 2194 0c2b 05       		.uleb128 0x5
 2195 0c2c 01       		.byte	0x1
 2196 0c2d 02       		.byte	0x2
 2197 0c2e 9B0B0000 		.4byte	.LASF315
 2198 0c32 19       		.uleb128 0x19
 2199 0c33 01       		.byte	0x1
 2200 0c34 0A040000 		.4byte	0x40a
 2201 0c38 0D       		.byte	0xd
 2202 0c39 2402     		.2byte	0x224
 2203 0c3b 4C0C0000 		.4byte	0xc4c
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 118


 2204 0c3f 04       		.uleb128 0x4
 2205 0c40 F0030000 		.4byte	.LASF316
 2206 0c44 00       		.byte	0
 2207 0c45 04       		.uleb128 0x4
 2208 0c46 10050000 		.4byte	.LASF317
 2209 0c4a 01       		.byte	0x1
 2210 0c4b 00       		.byte	0
 2211 0c4c 10       		.uleb128 0x10
 2212 0c4d 8D1C0000 		.4byte	.LASF318
 2213 0c51 0D       		.byte	0xd
 2214 0c52 2702     		.2byte	0x227
 2215 0c54 320C0000 		.4byte	0xc32
 2216 0c58 10       		.uleb128 0x10
 2217 0c59 32020000 		.4byte	.LASF319
 2218 0c5d 0D       		.byte	0xd
 2219 0c5e 3902     		.2byte	0x239
 2220 0c60 640C0000 		.4byte	0xc64
 2221 0c64 1A       		.uleb128 0x1a
 2222 0c65 04       		.byte	0x4
 2223 0c66 6A0C0000 		.4byte	0xc6a
 2224 0c6a 1B       		.uleb128 0x1b
 2225 0c6b 750C0000 		.4byte	0xc75
 2226 0c6f 1C       		.uleb128 0x1c
 2227 0c70 9A040000 		.4byte	0x49a
 2228 0c74 00       		.byte	0
 2229 0c75 10       		.uleb128 0x10
 2230 0c76 44050000 		.4byte	.LASF320
 2231 0c7a 0D       		.byte	0xd
 2232 0c7b 4402     		.2byte	0x244
 2233 0c7d 810C0000 		.4byte	0xc81
 2234 0c81 1A       		.uleb128 0x1a
 2235 0c82 04       		.byte	0x4
 2236 0c83 870C0000 		.4byte	0xc87
 2237 0c87 1D       		.uleb128 0x1d
 2238 0c88 4C0C0000 		.4byte	0xc4c
 2239 0c8c 960C0000 		.4byte	0xc96
 2240 0c90 1C       		.uleb128 0x1c
 2241 0c91 9A040000 		.4byte	0x49a
 2242 0c95 00       		.byte	0
 2243 0c96 1E       		.uleb128 0x1e
 2244 0c97 3C060000 		.4byte	.LASF344
 2245 0c9b 4C       		.byte	0x4c
 2246 0c9c 0D       		.byte	0xd
 2247 0c9d C302     		.2byte	0x2c3
 2248 0c9f B50D0000 		.4byte	0xdb5
 2249 0ca3 09       		.uleb128 0x9
 2250 0ca4 CF0B0000 		.4byte	.LASF321
 2251 0ca8 0D       		.byte	0xd
 2252 0ca9 C602     		.2byte	0x2c6
 2253 0cab 2B0C0000 		.4byte	0xc2b
 2254 0caf 00       		.byte	0
 2255 0cb0 09       		.uleb128 0x9
 2256 0cb1 E6110000 		.4byte	.LASF322
 2257 0cb5 0D       		.byte	0xd
 2258 0cb6 C702     		.2byte	0x2c7
 2259 0cb8 2B0C0000 		.4byte	0xc2b
 2260 0cbc 01       		.byte	0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 119


 2261 0cbd 09       		.uleb128 0x9
 2262 0cbe DB1C0000 		.4byte	.LASF323
 2263 0cc2 0D       		.byte	0xd
 2264 0cc3 C902     		.2byte	0x2c9
 2265 0cc5 78050000 		.4byte	0x578
 2266 0cc9 04       		.byte	0x4
 2267 0cca 09       		.uleb128 0x9
 2268 0ccb 2D010000 		.4byte	.LASF324
 2269 0ccf 0D       		.byte	0xd
 2270 0cd0 CB02     		.2byte	0x2cb
 2271 0cd2 78050000 		.4byte	0x578
 2272 0cd6 08       		.byte	0x8
 2273 0cd7 09       		.uleb128 0x9
 2274 0cd8 AF130000 		.4byte	.LASF325
 2275 0cdc 0D       		.byte	0xd
 2276 0cdd CC02     		.2byte	0x2cc
 2277 0cdf 2B0C0000 		.4byte	0xc2b
 2278 0ce3 0C       		.byte	0xc
 2279 0ce4 09       		.uleb128 0x9
 2280 0ce5 21120000 		.4byte	.LASF326
 2281 0ce9 0D       		.byte	0xd
 2282 0cea CD02     		.2byte	0x2cd
 2283 0cec 2B0C0000 		.4byte	0xc2b
 2284 0cf0 0D       		.byte	0xd
 2285 0cf1 09       		.uleb128 0x9
 2286 0cf2 BB020000 		.4byte	.LASF327
 2287 0cf6 0D       		.byte	0xd
 2288 0cf7 CF02     		.2byte	0x2cf
 2289 0cf9 B50D0000 		.4byte	0xdb5
 2290 0cfd 10       		.byte	0x10
 2291 0cfe 09       		.uleb128 0x9
 2292 0cff A90E0000 		.4byte	.LASF328
 2293 0d03 0D       		.byte	0xd
 2294 0d04 D002     		.2byte	0x2d0
 2295 0d06 9A040000 		.4byte	0x49a
 2296 0d0a 14       		.byte	0x14
 2297 0d0b 09       		.uleb128 0x9
 2298 0d0c 070B0000 		.4byte	.LASF329
 2299 0d10 0D       		.byte	0xd
 2300 0d11 D102     		.2byte	0x2d1
 2301 0d13 78050000 		.4byte	0x578
 2302 0d17 18       		.byte	0x18
 2303 0d18 09       		.uleb128 0x9
 2304 0d19 A10D0000 		.4byte	.LASF330
 2305 0d1d 0D       		.byte	0xd
 2306 0d1e D202     		.2byte	0x2d2
 2307 0d20 78050000 		.4byte	0x578
 2308 0d24 1C       		.byte	0x1c
 2309 0d25 09       		.uleb128 0x9
 2310 0d26 10210000 		.4byte	.LASF331
 2311 0d2a 0D       		.byte	0xd
 2312 0d2b D402     		.2byte	0x2d4
 2313 0d2d 78050000 		.4byte	0x578
 2314 0d31 20       		.byte	0x20
 2315 0d32 09       		.uleb128 0x9
 2316 0d33 D3200000 		.4byte	.LASF332
 2317 0d37 0D       		.byte	0xd
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 120


 2318 0d38 D502     		.2byte	0x2d5
 2319 0d3a BB0D0000 		.4byte	0xdbb
 2320 0d3e 24       		.byte	0x24
 2321 0d3f 09       		.uleb128 0x9
 2322 0d40 D6060000 		.4byte	.LASF333
 2323 0d44 0D       		.byte	0xd
 2324 0d45 D702     		.2byte	0x2d7
 2325 0d47 B50D0000 		.4byte	0xdb5
 2326 0d4b 28       		.byte	0x28
 2327 0d4c 09       		.uleb128 0x9
 2328 0d4d 98090000 		.4byte	.LASF334
 2329 0d51 0D       		.byte	0xd
 2330 0d52 D802     		.2byte	0x2d8
 2331 0d54 9A040000 		.4byte	0x49a
 2332 0d58 2C       		.byte	0x2c
 2333 0d59 09       		.uleb128 0x9
 2334 0d5a 15070000 		.4byte	.LASF335
 2335 0d5e 0D       		.byte	0xd
 2336 0d5f D902     		.2byte	0x2d9
 2337 0d61 78050000 		.4byte	0x578
 2338 0d65 30       		.byte	0x30
 2339 0d66 09       		.uleb128 0x9
 2340 0d67 EB0F0000 		.4byte	.LASF336
 2341 0d6b 0D       		.byte	0xd
 2342 0d6c DA02     		.2byte	0x2da
 2343 0d6e 78050000 		.4byte	0x578
 2344 0d72 34       		.byte	0x34
 2345 0d73 09       		.uleb128 0x9
 2346 0d74 5A030000 		.4byte	.LASF337
 2347 0d78 0D       		.byte	0xd
 2348 0d79 DC02     		.2byte	0x2dc
 2349 0d7b B50D0000 		.4byte	0xdb5
 2350 0d7f 38       		.byte	0x38
 2351 0d80 09       		.uleb128 0x9
 2352 0d81 88140000 		.4byte	.LASF338
 2353 0d85 0D       		.byte	0xd
 2354 0d86 DD02     		.2byte	0x2dd
 2355 0d88 9A040000 		.4byte	0x49a
 2356 0d8c 3C       		.byte	0x3c
 2357 0d8d 09       		.uleb128 0x9
 2358 0d8e 74130000 		.4byte	.LASF339
 2359 0d92 0D       		.byte	0xd
 2360 0d93 DE02     		.2byte	0x2de
 2361 0d95 78050000 		.4byte	0x578
 2362 0d99 40       		.byte	0x40
 2363 0d9a 09       		.uleb128 0x9
 2364 0d9b 760B0000 		.4byte	.LASF340
 2365 0d9f 0D       		.byte	0xd
 2366 0da0 E402     		.2byte	0x2e4
 2367 0da2 580C0000 		.4byte	0xc58
 2368 0da6 44       		.byte	0x44
 2369 0da7 09       		.uleb128 0x9
 2370 0da8 CC030000 		.4byte	.LASF341
 2371 0dac 0D       		.byte	0xd
 2372 0dad EB02     		.2byte	0x2eb
 2373 0daf 750C0000 		.4byte	0xc75
 2374 0db3 48       		.byte	0x48
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 121


 2375 0db4 00       		.byte	0
 2376 0db5 1A       		.uleb128 0x1a
 2377 0db6 04       		.byte	0x4
 2378 0db7 6E040000 		.4byte	0x46e
 2379 0dbb 0E       		.uleb128 0xe
 2380 0dbc 2B0C0000 		.4byte	0xc2b
 2381 0dc0 10       		.uleb128 0x10
 2382 0dc1 A11F0000 		.4byte	.LASF342
 2383 0dc5 0D       		.byte	0xd
 2384 0dc6 EE02     		.2byte	0x2ee
 2385 0dc8 960C0000 		.4byte	0xc96
 2386 0dcc 10       		.uleb128 0x10
 2387 0dcd 6A000000 		.4byte	.LASF343
 2388 0dd1 0E       		.byte	0xe
 2389 0dd2 F201     		.2byte	0x1f2
 2390 0dd4 640C0000 		.4byte	0xc64
 2391 0dd8 1E       		.uleb128 0x1e
 2392 0dd9 68030000 		.4byte	.LASF345
 2393 0ddd 24       		.byte	0x24
 2394 0dde 0E       		.byte	0xe
 2395 0ddf 7402     		.2byte	0x274
 2396 0de1 5B0E0000 		.4byte	0xe5b
 2397 0de5 09       		.uleb128 0x9
 2398 0de6 A70F0000 		.4byte	.LASF346
 2399 0dea 0E       		.byte	0xe
 2400 0deb 7702     		.2byte	0x277
 2401 0ded 78050000 		.4byte	0x578
 2402 0df1 00       		.byte	0
 2403 0df2 09       		.uleb128 0x9
 2404 0df3 BD0A0000 		.4byte	.LASF347
 2405 0df7 0E       		.byte	0xe
 2406 0df8 7902     		.2byte	0x279
 2407 0dfa 290C0000 		.4byte	0xc29
 2408 0dfe 04       		.byte	0x4
 2409 0dff 09       		.uleb128 0x9
 2410 0e00 68090000 		.4byte	.LASF348
 2411 0e04 0E       		.byte	0xe
 2412 0e05 7A02     		.2byte	0x27a
 2413 0e07 9A040000 		.4byte	0x49a
 2414 0e0b 08       		.byte	0x8
 2415 0e0c 09       		.uleb128 0x9
 2416 0e0d 280F0000 		.4byte	.LASF349
 2417 0e11 0E       		.byte	0xe
 2418 0e12 7B02     		.2byte	0x27b
 2419 0e14 78050000 		.4byte	0x578
 2420 0e18 0C       		.byte	0xc
 2421 0e19 09       		.uleb128 0x9
 2422 0e1a 40140000 		.4byte	.LASF350
 2423 0e1e 0E       		.byte	0xe
 2424 0e1f 7D02     		.2byte	0x27d
 2425 0e21 290C0000 		.4byte	0xc29
 2426 0e25 10       		.byte	0x10
 2427 0e26 09       		.uleb128 0x9
 2428 0e27 FE120000 		.4byte	.LASF351
 2429 0e2b 0E       		.byte	0xe
 2430 0e2c 7E02     		.2byte	0x27e
 2431 0e2e 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 122


 2432 0e32 14       		.byte	0x14
 2433 0e33 09       		.uleb128 0x9
 2434 0e34 C8020000 		.4byte	.LASF352
 2435 0e38 0E       		.byte	0xe
 2436 0e39 7F02     		.2byte	0x27f
 2437 0e3b 78050000 		.4byte	0x578
 2438 0e3f 18       		.byte	0x18
 2439 0e40 09       		.uleb128 0x9
 2440 0e41 760B0000 		.4byte	.LASF340
 2441 0e45 0E       		.byte	0xe
 2442 0e46 8502     		.2byte	0x285
 2443 0e48 CC0D0000 		.4byte	0xdcc
 2444 0e4c 1C       		.byte	0x1c
 2445 0e4d 09       		.uleb128 0x9
 2446 0e4e 021F0000 		.4byte	.LASF353
 2447 0e52 0E       		.byte	0xe
 2448 0e53 8802     		.2byte	0x288
 2449 0e55 9A040000 		.4byte	0x49a
 2450 0e59 20       		.byte	0x20
 2451 0e5a 00       		.byte	0
 2452 0e5b 10       		.uleb128 0x10
 2453 0e5c 5F120000 		.4byte	.LASF354
 2454 0e60 0E       		.byte	0xe
 2455 0e61 8B02     		.2byte	0x28b
 2456 0e63 D80D0000 		.4byte	0xdd8
 2457 0e67 10       		.uleb128 0x10
 2458 0e68 85100000 		.4byte	.LASF355
 2459 0e6c 0F       		.byte	0xf
 2460 0e6d D901     		.2byte	0x1d9
 2461 0e6f 640C0000 		.4byte	0xc64
 2462 0e73 1E       		.uleb128 0x1e
 2463 0e74 1E080000 		.4byte	.LASF356
 2464 0e78 38       		.byte	0x38
 2465 0e79 0F       		.byte	0xf
 2466 0e7a 7502     		.2byte	0x275
 2467 0e7c 370F0000 		.4byte	0xf37
 2468 0e80 09       		.uleb128 0x9
 2469 0e81 9A010000 		.4byte	.LASF357
 2470 0e85 0F       		.byte	0xf
 2471 0e86 7802     		.2byte	0x278
 2472 0e88 78050000 		.4byte	0x578
 2473 0e8c 00       		.byte	0
 2474 0e8d 09       		.uleb128 0x9
 2475 0e8e B40A0000 		.4byte	.LASF358
 2476 0e92 0F       		.byte	0xf
 2477 0e93 7902     		.2byte	0x279
 2478 0e95 78050000 		.4byte	0x578
 2479 0e99 04       		.byte	0x4
 2480 0e9a 09       		.uleb128 0x9
 2481 0e9b CC140000 		.4byte	.LASF359
 2482 0e9f 0F       		.byte	0xf
 2483 0ea0 7B02     		.2byte	0x27b
 2484 0ea2 290C0000 		.4byte	0xc29
 2485 0ea6 08       		.byte	0x8
 2486 0ea7 09       		.uleb128 0x9
 2487 0ea8 09040000 		.4byte	.LASF360
 2488 0eac 0F       		.byte	0xf
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 123


 2489 0ead 7C02     		.2byte	0x27c
 2490 0eaf 9A040000 		.4byte	0x49a
 2491 0eb3 0C       		.byte	0xc
 2492 0eb4 09       		.uleb128 0x9
 2493 0eb5 78120000 		.4byte	.LASF361
 2494 0eb9 0F       		.byte	0xf
 2495 0eba 7D02     		.2byte	0x27d
 2496 0ebc 78050000 		.4byte	0x578
 2497 0ec0 10       		.byte	0x10
 2498 0ec1 09       		.uleb128 0x9
 2499 0ec2 370E0000 		.4byte	.LASF362
 2500 0ec6 0F       		.byte	0xf
 2501 0ec7 7E02     		.2byte	0x27e
 2502 0ec9 78050000 		.4byte	0x578
 2503 0ecd 14       		.byte	0x14
 2504 0ece 09       		.uleb128 0x9
 2505 0ecf BD0A0000 		.4byte	.LASF347
 2506 0ed3 0F       		.byte	0xf
 2507 0ed4 8002     		.2byte	0x280
 2508 0ed6 290C0000 		.4byte	0xc29
 2509 0eda 18       		.byte	0x18
 2510 0edb 09       		.uleb128 0x9
 2511 0edc 68090000 		.4byte	.LASF348
 2512 0ee0 0F       		.byte	0xf
 2513 0ee1 8102     		.2byte	0x281
 2514 0ee3 9A040000 		.4byte	0x49a
 2515 0ee7 1C       		.byte	0x1c
 2516 0ee8 09       		.uleb128 0x9
 2517 0ee9 280F0000 		.4byte	.LASF349
 2518 0eed 0F       		.byte	0xf
 2519 0eee 8202     		.2byte	0x282
 2520 0ef0 78050000 		.4byte	0x578
 2521 0ef4 20       		.byte	0x20
 2522 0ef5 09       		.uleb128 0x9
 2523 0ef6 40140000 		.4byte	.LASF350
 2524 0efa 0F       		.byte	0xf
 2525 0efb 8402     		.2byte	0x284
 2526 0efd 290C0000 		.4byte	0xc29
 2527 0f01 24       		.byte	0x24
 2528 0f02 09       		.uleb128 0x9
 2529 0f03 FE120000 		.4byte	.LASF351
 2530 0f07 0F       		.byte	0xf
 2531 0f08 8502     		.2byte	0x285
 2532 0f0a 9A040000 		.4byte	0x49a
 2533 0f0e 28       		.byte	0x28
 2534 0f0f 09       		.uleb128 0x9
 2535 0f10 EE170000 		.4byte	.LASF363
 2536 0f14 0F       		.byte	0xf
 2537 0f15 8602     		.2byte	0x286
 2538 0f17 78050000 		.4byte	0x578
 2539 0f1b 2C       		.byte	0x2c
 2540 0f1c 09       		.uleb128 0x9
 2541 0f1d 760B0000 		.4byte	.LASF340
 2542 0f21 0F       		.byte	0xf
 2543 0f22 8B02     		.2byte	0x28b
 2544 0f24 670E0000 		.4byte	0xe67
 2545 0f28 30       		.byte	0x30
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 124


 2546 0f29 09       		.uleb128 0x9
 2547 0f2a 021F0000 		.4byte	.LASF353
 2548 0f2e 0F       		.byte	0xf
 2549 0f2f 8E02     		.2byte	0x28e
 2550 0f31 9A040000 		.4byte	0x49a
 2551 0f35 34       		.byte	0x34
 2552 0f36 00       		.byte	0
 2553 0f37 10       		.uleb128 0x10
 2554 0f38 DA070000 		.4byte	.LASF364
 2555 0f3c 0F       		.byte	0xf
 2556 0f3d 9102     		.2byte	0x291
 2557 0f3f 730E0000 		.4byte	0xe73
 2558 0f43 1F       		.uleb128 0x1f
 2559 0f44 481E0000 		.4byte	.LASF365
 2560 0f48 4C       		.byte	0x4c
 2561 0f49 10       		.byte	0x10
 2562 0f4a 2F       		.byte	0x2f
 2563 0f4b 34100000 		.4byte	0x1034
 2564 0f4f 14       		.uleb128 0x14
 2565 0f50 101E0000 		.4byte	.LASF366
 2566 0f54 10       		.byte	0x10
 2567 0f55 31       		.byte	0x31
 2568 0f56 9A040000 		.4byte	0x49a
 2569 0f5a 00       		.byte	0
 2570 0f5b 14       		.uleb128 0x14
 2571 0f5c DB0E0000 		.4byte	.LASF367
 2572 0f60 10       		.byte	0x10
 2573 0f61 33       		.byte	0x33
 2574 0f62 9A040000 		.4byte	0x49a
 2575 0f66 04       		.byte	0x4
 2576 0f67 14       		.uleb128 0x14
 2577 0f68 2E150000 		.4byte	.LASF368
 2578 0f6c 10       		.byte	0x10
 2579 0f6d 34       		.byte	0x34
 2580 0f6e 9A040000 		.4byte	0x49a
 2581 0f72 08       		.byte	0x8
 2582 0f73 14       		.uleb128 0x14
 2583 0f74 CB170000 		.4byte	.LASF369
 2584 0f78 10       		.byte	0x10
 2585 0f79 35       		.byte	0x35
 2586 0f7a 9A040000 		.4byte	0x49a
 2587 0f7e 0C       		.byte	0xc
 2588 0f7f 14       		.uleb128 0x14
 2589 0f80 2F070000 		.4byte	.LASF370
 2590 0f84 10       		.byte	0x10
 2591 0f85 37       		.byte	0x37
 2592 0f86 9A040000 		.4byte	0x49a
 2593 0f8a 10       		.byte	0x10
 2594 0f8b 14       		.uleb128 0x14
 2595 0f8c 60050000 		.4byte	.LASF371
 2596 0f90 10       		.byte	0x10
 2597 0f91 38       		.byte	0x38
 2598 0f92 9A040000 		.4byte	0x49a
 2599 0f96 14       		.byte	0x14
 2600 0f97 14       		.uleb128 0x14
 2601 0f98 69050000 		.4byte	.LASF372
 2602 0f9c 10       		.byte	0x10
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 125


 2603 0f9d 39       		.byte	0x39
 2604 0f9e 9A040000 		.4byte	0x49a
 2605 0fa2 18       		.byte	0x18
 2606 0fa3 14       		.uleb128 0x14
 2607 0fa4 E7160000 		.4byte	.LASF373
 2608 0fa8 10       		.byte	0x10
 2609 0fa9 3A       		.byte	0x3a
 2610 0faa 2B0C0000 		.4byte	0xc2b
 2611 0fae 1C       		.byte	0x1c
 2612 0faf 14       		.uleb128 0x14
 2613 0fb0 D6160000 		.4byte	.LASF374
 2614 0fb4 10       		.byte	0x10
 2615 0fb5 3C       		.byte	0x3c
 2616 0fb6 9A040000 		.4byte	0x49a
 2617 0fba 20       		.byte	0x20
 2618 0fbb 14       		.uleb128 0x14
 2619 0fbc 360A0000 		.4byte	.LASF375
 2620 0fc0 10       		.byte	0x10
 2621 0fc1 3D       		.byte	0x3d
 2622 0fc2 9A040000 		.4byte	0x49a
 2623 0fc6 24       		.byte	0x24
 2624 0fc7 14       		.uleb128 0x14
 2625 0fc8 E70D0000 		.4byte	.LASF376
 2626 0fcc 10       		.byte	0x10
 2627 0fcd 3F       		.byte	0x3f
 2628 0fce 9A040000 		.4byte	0x49a
 2629 0fd2 28       		.byte	0x28
 2630 0fd3 14       		.uleb128 0x14
 2631 0fd4 9C120000 		.4byte	.LASF377
 2632 0fd8 10       		.byte	0x10
 2633 0fd9 40       		.byte	0x40
 2634 0fda 9A040000 		.4byte	0x49a
 2635 0fde 2C       		.byte	0x2c
 2636 0fdf 14       		.uleb128 0x14
 2637 0fe0 3E080000 		.4byte	.LASF378
 2638 0fe4 10       		.byte	0x10
 2639 0fe5 42       		.byte	0x42
 2640 0fe6 9A040000 		.4byte	0x49a
 2641 0fea 30       		.byte	0x30
 2642 0feb 14       		.uleb128 0x14
 2643 0fec 100A0000 		.4byte	.LASF379
 2644 0ff0 10       		.byte	0x10
 2645 0ff1 43       		.byte	0x43
 2646 0ff2 9A040000 		.4byte	0x49a
 2647 0ff6 34       		.byte	0x34
 2648 0ff7 14       		.uleb128 0x14
 2649 0ff8 E7020000 		.4byte	.LASF380
 2650 0ffc 10       		.byte	0x10
 2651 0ffd 45       		.byte	0x45
 2652 0ffe 9A040000 		.4byte	0x49a
 2653 1002 38       		.byte	0x38
 2654 1003 14       		.uleb128 0x14
 2655 1004 A3000000 		.4byte	.LASF381
 2656 1008 10       		.byte	0x10
 2657 1009 46       		.byte	0x46
 2658 100a 9A040000 		.4byte	0x49a
 2659 100e 3C       		.byte	0x3c
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 126


 2660 100f 14       		.uleb128 0x14
 2661 1010 FF030000 		.4byte	.LASF382
 2662 1014 10       		.byte	0x10
 2663 1015 48       		.byte	0x48
 2664 1016 9A040000 		.4byte	0x49a
 2665 101a 40       		.byte	0x40
 2666 101b 14       		.uleb128 0x14
 2667 101c 47170000 		.4byte	.LASF383
 2668 1020 10       		.byte	0x10
 2669 1021 49       		.byte	0x49
 2670 1022 9A040000 		.4byte	0x49a
 2671 1026 44       		.byte	0x44
 2672 1027 14       		.uleb128 0x14
 2673 1028 BA0E0000 		.4byte	.LASF384
 2674 102c 10       		.byte	0x10
 2675 102d 4B       		.byte	0x4b
 2676 102e 9A040000 		.4byte	0x49a
 2677 1032 48       		.byte	0x48
 2678 1033 00       		.byte	0
 2679 1034 06       		.uleb128 0x6
 2680 1035 CF150000 		.4byte	.LASF385
 2681 1039 10       		.byte	0x10
 2682 103a 4C       		.byte	0x4c
 2683 103b 430F0000 		.4byte	0xf43
 2684 103f 1A       		.uleb128 0x1a
 2685 1040 04       		.byte	0x4
 2686 1041 91070000 		.4byte	0x791
 2687 1045 02       		.uleb128 0x2
 2688 1046 01       		.byte	0x1
 2689 1047 0A040000 		.4byte	0x40a
 2690 104b 11       		.byte	0x11
 2691 104c 6E       		.byte	0x6e
 2692 104d 64100000 		.4byte	0x1064
 2693 1051 04       		.uleb128 0x4
 2694 1052 BB130000 		.4byte	.LASF386
 2695 1056 00       		.byte	0
 2696 1057 04       		.uleb128 0x4
 2697 1058 D4190000 		.4byte	.LASF387
 2698 105c 01       		.byte	0x1
 2699 105d 04       		.uleb128 0x4
 2700 105e C7100000 		.4byte	.LASF388
 2701 1062 02       		.byte	0x2
 2702 1063 00       		.byte	0
 2703 1064 06       		.uleb128 0x6
 2704 1065 310F0000 		.4byte	.LASF389
 2705 1069 12       		.byte	0x12
 2706 106a 2E       		.byte	0x2e
 2707 106b 290C0000 		.4byte	0xc29
 2708 106f 06       		.uleb128 0x6
 2709 1070 A5200000 		.4byte	.LASF390
 2710 1074 13       		.byte	0x13
 2711 1075 25       		.byte	0x25
 2712 1076 64100000 		.4byte	0x1064
 2713 107a 20       		.uleb128 0x20
 2714 107b AA030000 		.4byte	.LASF391
 2715 107f 03       		.byte	0x3
 2716 1080 6503     		.2byte	0x365
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 127


 2717 1082 03       		.byte	0x3
 2718 1083 20       		.uleb128 0x20
 2719 1084 AE040000 		.4byte	.LASF392
 2720 1088 03       		.byte	0x3
 2721 1089 7003     		.2byte	0x370
 2722 108b 03       		.byte	0x3
 2723 108c 21       		.uleb128 0x21
 2724 108d F9080000 		.4byte	.LASF397
 2725 1091 02       		.byte	0x2
 2726 1092 2503     		.2byte	0x325
 2727 1094 03       		.byte	0x3
 2728 1095 BE100000 		.4byte	0x10be
 2729 1099 22       		.uleb128 0x22
 2730 109a 00080000 		.4byte	.LASF393
 2731 109e 02       		.byte	0x2
 2732 109f 2503     		.2byte	0x325
 2733 10a1 3F100000 		.4byte	0x103f
 2734 10a5 22       		.uleb128 0x22
 2735 10a6 A41D0000 		.4byte	.LASF394
 2736 10aa 02       		.byte	0x2
 2737 10ab 2503     		.2byte	0x325
 2738 10ad 9A040000 		.4byte	0x49a
 2739 10b1 22       		.uleb128 0x22
 2740 10b2 A60A0000 		.4byte	.LASF395
 2741 10b6 02       		.byte	0x2
 2742 10b7 2503     		.2byte	0x325
 2743 10b9 9A040000 		.4byte	0x49a
 2744 10bd 00       		.byte	0
 2745 10be 23       		.uleb128 0x23
 2746 10bf DD1E0000 		.4byte	.LASF396
 2747 10c3 03       		.byte	0x3
 2748 10c4 81       		.byte	0x81
 2749 10c5 03       		.byte	0x3
 2750 10c6 21       		.uleb128 0x21
 2751 10c7 3A1B0000 		.4byte	.LASF398
 2752 10cb 04       		.byte	0x4
 2753 10cc 8D06     		.2byte	0x68d
 2754 10ce 03       		.byte	0x3
 2755 10cf E0100000 		.4byte	0x10e0
 2756 10d3 22       		.uleb128 0x22
 2757 10d4 D11C0000 		.4byte	.LASF399
 2758 10d8 04       		.byte	0x4
 2759 10d9 8D06     		.2byte	0x68d
 2760 10db ED030000 		.4byte	0x3ed
 2761 10df 00       		.byte	0
 2762 10e0 21       		.uleb128 0x21
 2763 10e1 7A1E0000 		.4byte	.LASF400
 2764 10e5 04       		.byte	0x4
 2765 10e6 E606     		.2byte	0x6e6
 2766 10e8 03       		.byte	0x3
 2767 10e9 FA100000 		.4byte	0x10fa
 2768 10ed 22       		.uleb128 0x22
 2769 10ee D11C0000 		.4byte	.LASF399
 2770 10f2 04       		.byte	0x4
 2771 10f3 E606     		.2byte	0x6e6
 2772 10f5 ED030000 		.4byte	0x3ed
 2773 10f9 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 128


 2774 10fa 21       		.uleb128 0x21
 2775 10fb 40070000 		.4byte	.LASF401
 2776 10ff 02       		.byte	0x2
 2777 1100 3E06     		.2byte	0x63e
 2778 1102 03       		.byte	0x3
 2779 1103 20110000 		.4byte	0x1120
 2780 1107 22       		.uleb128 0x22
 2781 1108 00080000 		.4byte	.LASF393
 2782 110c 02       		.byte	0x2
 2783 110d 3E06     		.2byte	0x63e
 2784 110f 3F100000 		.4byte	0x103f
 2785 1113 22       		.uleb128 0x22
 2786 1114 A41D0000 		.4byte	.LASF394
 2787 1118 02       		.byte	0x2
 2788 1119 3E06     		.2byte	0x63e
 2789 111b 9A040000 		.4byte	0x49a
 2790 111f 00       		.byte	0
 2791 1120 21       		.uleb128 0x21
 2792 1121 B00D0000 		.4byte	.LASF402
 2793 1125 04       		.byte	0x4
 2794 1126 B106     		.2byte	0x6b1
 2795 1128 03       		.byte	0x3
 2796 1129 3A110000 		.4byte	0x113a
 2797 112d 22       		.uleb128 0x22
 2798 112e D11C0000 		.4byte	.LASF399
 2799 1132 04       		.byte	0x4
 2800 1133 B106     		.2byte	0x6b1
 2801 1135 ED030000 		.4byte	0x3ed
 2802 1139 00       		.byte	0
 2803 113a 24       		.uleb128 0x24
 2804 113b BC170000 		.4byte	.LASF466
 2805 113f 01       		.byte	0x1
 2806 1140 2D       		.byte	0x2d
 2807 1141 00000000 		.4byte	.LFB660
 2808 1145 B8010000 		.4byte	.LFE660-.LFB660
 2809 1149 01       		.uleb128 0x1
 2810 114a 9C       		.byte	0x9c
 2811 114b 0D140000 		.4byte	0x140d
 2812 114f 25       		.uleb128 0x25
 2813 1150 8C100000 		.4byte	0x108c
 2814 1154 4C000000 		.4byte	.LBB39
 2815 1158 06000000 		.4byte	.LBE39-.LBB39
 2816 115c 01       		.byte	0x1
 2817 115d 46       		.byte	0x46
 2818 115e 7E110000 		.4byte	0x117e
 2819 1162 26       		.uleb128 0x26
 2820 1163 B1100000 		.4byte	0x10b1
 2821 1167 00000000 		.4byte	.LLST0
 2822 116b 26       		.uleb128 0x26
 2823 116c A5100000 		.4byte	0x10a5
 2824 1170 00000000 		.4byte	.LLST0
 2825 1174 26       		.uleb128 0x26
 2826 1175 99100000 		.4byte	0x1099
 2827 1179 14000000 		.4byte	.LLST2
 2828 117d 00       		.byte	0
 2829 117e 25       		.uleb128 0x25
 2830 117f 8C100000 		.4byte	0x108c
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 129


 2831 1183 52000000 		.4byte	.LBB41
 2832 1187 08000000 		.4byte	.LBE41-.LBB41
 2833 118b 01       		.byte	0x1
 2834 118c 47       		.byte	0x47
 2835 118d AD110000 		.4byte	0x11ad
 2836 1191 26       		.uleb128 0x26
 2837 1192 B1100000 		.4byte	0x10b1
 2838 1196 2C000000 		.4byte	.LLST3
 2839 119a 26       		.uleb128 0x26
 2840 119b A5100000 		.4byte	0x10a5
 2841 119f 40000000 		.4byte	.LLST4
 2842 11a3 26       		.uleb128 0x26
 2843 11a4 99100000 		.4byte	0x1099
 2844 11a8 54000000 		.4byte	.LLST5
 2845 11ac 00       		.byte	0
 2846 11ad 25       		.uleb128 0x25
 2847 11ae 8C100000 		.4byte	0x108c
 2848 11b2 E2000000 		.4byte	.LBB43
 2849 11b6 08000000 		.4byte	.LBE43-.LBB43
 2850 11ba 01       		.byte	0x1
 2851 11bb 5B       		.byte	0x5b
 2852 11bc DC110000 		.4byte	0x11dc
 2853 11c0 26       		.uleb128 0x26
 2854 11c1 B1100000 		.4byte	0x10b1
 2855 11c5 6C000000 		.4byte	.LLST6
 2856 11c9 26       		.uleb128 0x26
 2857 11ca A5100000 		.4byte	0x10a5
 2858 11ce 80000000 		.4byte	.LLST7
 2859 11d2 26       		.uleb128 0x26
 2860 11d3 99100000 		.4byte	0x1099
 2861 11d7 94000000 		.4byte	.LLST8
 2862 11db 00       		.byte	0
 2863 11dc 25       		.uleb128 0x25
 2864 11dd 8C100000 		.4byte	0x108c
 2865 11e1 EA000000 		.4byte	.LBB45
 2866 11e5 08000000 		.4byte	.LBE45-.LBB45
 2867 11e9 01       		.byte	0x1
 2868 11ea 5F       		.byte	0x5f
 2869 11eb 0B120000 		.4byte	0x120b
 2870 11ef 26       		.uleb128 0x26
 2871 11f0 B1100000 		.4byte	0x10b1
 2872 11f4 AC000000 		.4byte	.LLST9
 2873 11f8 26       		.uleb128 0x26
 2874 11f9 A5100000 		.4byte	0x10a5
 2875 11fd C0000000 		.4byte	.LLST10
 2876 1201 26       		.uleb128 0x26
 2877 1202 99100000 		.4byte	0x1099
 2878 1206 D4000000 		.4byte	.LLST11
 2879 120a 00       		.byte	0
 2880 120b 25       		.uleb128 0x25
 2881 120c 8C100000 		.4byte	0x108c
 2882 1210 F2000000 		.4byte	.LBB47
 2883 1214 06000000 		.4byte	.LBE47-.LBB47
 2884 1218 01       		.byte	0x1
 2885 1219 69       		.byte	0x69
 2886 121a 3A120000 		.4byte	0x123a
 2887 121e 26       		.uleb128 0x26
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 130


 2888 121f B1100000 		.4byte	0x10b1
 2889 1223 EC000000 		.4byte	.LLST12
 2890 1227 26       		.uleb128 0x26
 2891 1228 A5100000 		.4byte	0x10a5
 2892 122c 00010000 		.4byte	.LLST13
 2893 1230 26       		.uleb128 0x26
 2894 1231 99100000 		.4byte	0x1099
 2895 1235 14010000 		.4byte	.LLST14
 2896 1239 00       		.byte	0
 2897 123a 25       		.uleb128 0x25
 2898 123b 8C100000 		.4byte	0x108c
 2899 123f F8000000 		.4byte	.LBB49
 2900 1243 08000000 		.4byte	.LBE49-.LBB49
 2901 1247 01       		.byte	0x1
 2902 1248 6A       		.byte	0x6a
 2903 1249 69120000 		.4byte	0x1269
 2904 124d 26       		.uleb128 0x26
 2905 124e B1100000 		.4byte	0x10b1
 2906 1252 2C010000 		.4byte	.LLST15
 2907 1256 26       		.uleb128 0x26
 2908 1257 A5100000 		.4byte	0x10a5
 2909 125b 2C010000 		.4byte	.LLST15
 2910 125f 26       		.uleb128 0x26
 2911 1260 99100000 		.4byte	0x1099
 2912 1264 40010000 		.4byte	.LLST17
 2913 1268 00       		.byte	0
 2914 1269 27       		.uleb128 0x27
 2915 126a 08010000 		.4byte	.LBB51
 2916 126e 68000000 		.4byte	.LBE51-.LBB51
 2917 1272 DB120000 		.4byte	0x12db
 2918 1276 28       		.uleb128 0x28
 2919 1277 7E060000 		.4byte	.LASF403
 2920 127b 01       		.byte	0x1
 2921 127c 6F       		.byte	0x6f
 2922 127d 60040000 		.4byte	0x460
 2923 1281 58010000 		.4byte	.LLST18
 2924 1285 28       		.uleb128 0x28
 2925 1286 BA0F0000 		.4byte	.LASF404
 2926 128a 01       		.byte	0x1
 2927 128b 70       		.byte	0x70
 2928 128c 60040000 		.4byte	0x460
 2929 1290 8D010000 		.4byte	.LLST19
 2930 1294 29       		.uleb128 0x29
 2931 1295 0C010000 		.4byte	.LVL20
 2932 1299 FC170000 		.4byte	0x17fc
 2933 129d 29       		.uleb128 0x29
 2934 129e 16010000 		.4byte	.LVL22
 2935 12a2 07180000 		.4byte	0x1807
 2936 12a6 29       		.uleb128 0x29
 2937 12a7 1A010000 		.4byte	.LVL23
 2938 12ab 12180000 		.4byte	0x1812
 2939 12af 29       		.uleb128 0x29
 2940 12b0 20010000 		.4byte	.LVL24
 2941 12b4 1D180000 		.4byte	0x181d
 2942 12b8 2A       		.uleb128 0x2a
 2943 12b9 26010000 		.4byte	.LVL25
 2944 12bd 28180000 		.4byte	0x1828
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 131


 2945 12c1 CB120000 		.4byte	0x12cb
 2946 12c5 2B       		.uleb128 0x2b
 2947 12c6 01       		.uleb128 0x1
 2948 12c7 50       		.byte	0x50
 2949 12c8 01       		.uleb128 0x1
 2950 12c9 32       		.byte	0x32
 2951 12ca 00       		.byte	0
 2952 12cb 2C       		.uleb128 0x2c
 2953 12cc 2E010000 		.4byte	.LVL28
 2954 12d0 28180000 		.4byte	0x1828
 2955 12d4 2B       		.uleb128 0x2b
 2956 12d5 01       		.uleb128 0x1
 2957 12d6 50       		.byte	0x50
 2958 12d7 01       		.uleb128 0x1
 2959 12d8 31       		.byte	0x31
 2960 12d9 00       		.byte	0
 2961 12da 00       		.byte	0
 2962 12db 29       		.uleb128 0x29
 2963 12dc 08000000 		.4byte	.LVL0
 2964 12e0 34180000 		.4byte	0x1834
 2965 12e4 29       		.uleb128 0x29
 2966 12e5 0C000000 		.4byte	.LVL1
 2967 12e9 3F180000 		.4byte	0x183f
 2968 12ed 2A       		.uleb128 0x2a
 2969 12ee 14000000 		.4byte	.LVL2
 2970 12f2 4A180000 		.4byte	0x184a
 2971 12f6 02130000 		.4byte	0x1302
 2972 12fa 2B       		.uleb128 0x2b
 2973 12fb 01       		.uleb128 0x1
 2974 12fc 50       		.byte	0x50
 2975 12fd 03       		.uleb128 0x3
 2976 12fe 0A       		.byte	0xa
 2977 12ff D007     		.2byte	0x7d0
 2978 1301 00       		.byte	0
 2979 1302 29       		.uleb128 0x29
 2980 1303 26000000 		.4byte	.LVL3
 2981 1307 3F180000 		.4byte	0x183f
 2982 130b 2A       		.uleb128 0x2a
 2983 130c 2E000000 		.4byte	.LVL4
 2984 1310 4A180000 		.4byte	0x184a
 2985 1314 20130000 		.4byte	0x1320
 2986 1318 2B       		.uleb128 0x2b
 2987 1319 01       		.uleb128 0x1
 2988 131a 50       		.byte	0x50
 2989 131b 03       		.uleb128 0x3
 2990 131c 0A       		.byte	0xa
 2991 131d D007     		.2byte	0x7d0
 2992 131f 00       		.byte	0
 2993 1320 29       		.uleb128 0x29
 2994 1321 3E000000 		.4byte	.LVL5
 2995 1325 56180000 		.4byte	0x1856
 2996 1329 2A       		.uleb128 0x2a
 2997 132a 4C000000 		.4byte	.LVL6
 2998 132e 61180000 		.4byte	0x1861
 2999 1332 49130000 		.4byte	0x1349
 3000 1336 2B       		.uleb128 0x2b
 3001 1337 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 132


 3002 1338 50       		.byte	0x50
 3003 1339 05       		.uleb128 0x5
 3004 133a 03       		.byte	0x3
 3005 133b 00000000 		.4byte	IR_data
 3006 133f 2B       		.uleb128 0x2b
 3007 1340 01       		.uleb128 0x1
 3008 1341 51       		.byte	0x51
 3009 1342 05       		.uleb128 0x5
 3010 1343 03       		.byte	0x3
 3011 1344 00000000 		.4byte	RED_data
 3012 1348 00       		.byte	0
 3013 1349 2A       		.uleb128 0x2a
 3014 134a 76000000 		.4byte	.LVL9
 3015 134e 6C180000 		.4byte	0x186c
 3016 1352 72130000 		.4byte	0x1372
 3017 1356 2B       		.uleb128 0x2b
 3018 1357 01       		.uleb128 0x1
 3019 1358 50       		.byte	0x50
 3020 1359 05       		.uleb128 0x5
 3021 135a 03       		.byte	0x3
 3022 135b 00000000 		.4byte	RED_data
 3023 135f 2B       		.uleb128 0x2b
 3024 1360 01       		.uleb128 0x1
 3025 1361 51       		.byte	0x51
 3026 1362 02       		.uleb128 0x2
 3027 1363 74       		.byte	0x74
 3028 1364 10       		.sleb128 16
 3029 1365 2B       		.uleb128 0x2b
 3030 1366 01       		.uleb128 0x1
 3031 1367 52       		.byte	0x52
 3032 1368 02       		.uleb128 0x2
 3033 1369 74       		.byte	0x74
 3034 136a 0C       		.sleb128 12
 3035 136b 2B       		.uleb128 0x2b
 3036 136c 01       		.uleb128 0x1
 3037 136d 53       		.byte	0x53
 3038 136e 02       		.uleb128 0x2
 3039 136f 74       		.byte	0x74
 3040 1370 08       		.sleb128 8
 3041 1371 00       		.byte	0
 3042 1372 2A       		.uleb128 0x2a
 3043 1373 84000000 		.4byte	.LVL10
 3044 1377 77180000 		.4byte	0x1877
 3045 137b 86130000 		.4byte	0x1386
 3046 137f 2B       		.uleb128 0x2b
 3047 1380 01       		.uleb128 0x1
 3048 1381 50       		.byte	0x50
 3049 1382 02       		.uleb128 0x2
 3050 1383 75       		.byte	0x75
 3051 1384 00       		.sleb128 0
 3052 1385 00       		.byte	0
 3053 1386 2A       		.uleb128 0x2a
 3054 1387 96000000 		.4byte	.LVL11
 3055 138b 6C180000 		.4byte	0x186c
 3056 138f AF130000 		.4byte	0x13af
 3057 1393 2B       		.uleb128 0x2b
 3058 1394 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 133


 3059 1395 50       		.byte	0x50
 3060 1396 05       		.uleb128 0x5
 3061 1397 03       		.byte	0x3
 3062 1398 00000000 		.4byte	IR_data
 3063 139c 2B       		.uleb128 0x2b
 3064 139d 01       		.uleb128 0x1
 3065 139e 51       		.byte	0x51
 3066 139f 02       		.uleb128 0x2
 3067 13a0 74       		.byte	0x74
 3068 13a1 1C       		.sleb128 28
 3069 13a2 2B       		.uleb128 0x2b
 3070 13a3 01       		.uleb128 0x1
 3071 13a4 52       		.byte	0x52
 3072 13a5 02       		.uleb128 0x2
 3073 13a6 74       		.byte	0x74
 3074 13a7 18       		.sleb128 24
 3075 13a8 2B       		.uleb128 0x2b
 3076 13a9 01       		.uleb128 0x1
 3077 13aa 53       		.byte	0x53
 3078 13ab 02       		.uleb128 0x2
 3079 13ac 74       		.byte	0x74
 3080 13ad 14       		.sleb128 20
 3081 13ae 00       		.byte	0
 3082 13af 2A       		.uleb128 0x2a
 3083 13b0 A2000000 		.4byte	.LVL12
 3084 13b4 77180000 		.4byte	0x1877
 3085 13b8 C3130000 		.4byte	0x13c3
 3086 13bc 2B       		.uleb128 0x2b
 3087 13bd 01       		.uleb128 0x1
 3088 13be 50       		.byte	0x50
 3089 13bf 02       		.uleb128 0x2
 3090 13c0 75       		.byte	0x75
 3091 13c1 00       		.sleb128 0
 3092 13c2 00       		.byte	0
 3093 13c3 2A       		.uleb128 0x2a
 3094 13c4 BE000000 		.4byte	.LVL13
 3095 13c8 82180000 		.4byte	0x1882
 3096 13cc E6130000 		.4byte	0x13e6
 3097 13d0 2B       		.uleb128 0x2b
 3098 13d1 02       		.uleb128 0x2
 3099 13d2 7D       		.byte	0x7d
 3100 13d3 00       		.sleb128 0
 3101 13d4 02       		.uleb128 0x2
 3102 13d5 75       		.byte	0x75
 3103 13d6 00       		.sleb128 0
 3104 13d7 2B       		.uleb128 0x2b
 3105 13d8 02       		.uleb128 0x2
 3106 13d9 7D       		.byte	0x7d
 3107 13da 04       		.sleb128 4
 3108 13db 02       		.uleb128 0x2
 3109 13dc 76       		.byte	0x76
 3110 13dd 00       		.sleb128 0
 3111 13de 2B       		.uleb128 0x2b
 3112 13df 02       		.uleb128 0x2
 3113 13e0 7D       		.byte	0x7d
 3114 13e1 08       		.sleb128 8
 3115 13e2 02       		.uleb128 0x2
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 134


 3116 13e3 74       		.byte	0x74
 3117 13e4 00       		.sleb128 0
 3118 13e5 00       		.byte	0
 3119 13e6 29       		.uleb128 0x29
 3120 13e7 C2000000 		.4byte	.LVL14
 3121 13eb 8D180000 		.4byte	0x188d
 3122 13ef 29       		.uleb128 0x29
 3123 13f0 74010000 		.4byte	.LVL31
 3124 13f4 98180000 		.4byte	0x1898
 3125 13f8 2C       		.uleb128 0x2c
 3126 13f9 7C010000 		.4byte	.LVL32
 3127 13fd A3180000 		.4byte	0x18a3
 3128 1401 2B       		.uleb128 0x2b
 3129 1402 01       		.uleb128 0x1
 3130 1403 50       		.byte	0x50
 3131 1404 01       		.uleb128 0x1
 3132 1405 31       		.byte	0x31
 3133 1406 2B       		.uleb128 0x2b
 3134 1407 01       		.uleb128 0x1
 3135 1408 51       		.byte	0x51
 3136 1409 01       		.uleb128 0x1
 3137 140a 31       		.byte	0x31
 3138 140b 00       		.byte	0
 3139 140c 00       		.byte	0
 3140 140d 2D       		.uleb128 0x2d
 3141 140e 911E0000 		.4byte	.LASF467
 3142 1412 01       		.byte	0x1
 3143 1413 9E       		.byte	0x9e
 3144 1414 60040000 		.4byte	0x460
 3145 1418 00000000 		.4byte	.LFB661
 3146 141c 08010000 		.4byte	.LFE661-.LFB661
 3147 1420 01       		.uleb128 0x1
 3148 1421 9C       		.byte	0x9c
 3149 1422 13160000 		.4byte	0x1613
 3150 1426 2E       		.uleb128 0x2e
 3151 1427 BE100000 		.4byte	0x10be
 3152 142b 04000000 		.4byte	.LBB52
 3153 142f 02000000 		.4byte	.LBE52-.LBB52
 3154 1433 01       		.byte	0x1
 3155 1434 A1       		.byte	0xa1
 3156 1435 25       		.uleb128 0x25
 3157 1436 8C100000 		.4byte	0x108c
 3158 143a 0A000000 		.4byte	.LBB54
 3159 143e 06000000 		.4byte	.LBE54-.LBB54
 3160 1442 01       		.byte	0x1
 3161 1443 A4       		.byte	0xa4
 3162 1444 64140000 		.4byte	0x1464
 3163 1448 26       		.uleb128 0x26
 3164 1449 B1100000 		.4byte	0x10b1
 3165 144d AC010000 		.4byte	.LLST20
 3166 1451 26       		.uleb128 0x26
 3167 1452 A5100000 		.4byte	0x10a5
 3168 1456 C0010000 		.4byte	.LLST21
 3169 145a 26       		.uleb128 0x26
 3170 145b 99100000 		.4byte	0x1099
 3171 145f D4010000 		.4byte	.LLST22
 3172 1463 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 135


 3173 1464 25       		.uleb128 0x25
 3174 1465 20110000 		.4byte	0x1120
 3175 1469 16000000 		.4byte	.LBB56
 3176 146d 20000000 		.4byte	.LBE56-.LBB56
 3177 1471 01       		.byte	0x1
 3178 1472 A7       		.byte	0xa7
 3179 1473 A1140000 		.4byte	0x14a1
 3180 1477 26       		.uleb128 0x26
 3181 1478 2D110000 		.4byte	0x112d
 3182 147c EC010000 		.4byte	.LLST23
 3183 1480 2F       		.uleb128 0x2f
 3184 1481 83100000 		.4byte	0x1083
 3185 1485 2E000000 		.4byte	.LBB58
 3186 1489 04000000 		.4byte	.LBE58-.LBB58
 3187 148d 04       		.byte	0x4
 3188 148e B606     		.2byte	0x6b6
 3189 1490 2F       		.uleb128 0x2f
 3190 1491 7A100000 		.4byte	0x107a
 3191 1495 32000000 		.4byte	.LBB60
 3192 1499 04000000 		.4byte	.LBE60-.LBB60
 3193 149d 04       		.byte	0x4
 3194 149e B706     		.2byte	0x6b7
 3195 14a0 00       		.byte	0
 3196 14a1 25       		.uleb128 0x25
 3197 14a2 FA100000 		.4byte	0x10fa
 3198 14a6 36000000 		.4byte	.LBB62
 3199 14aa 0A000000 		.4byte	.LBE62-.LBB62
 3200 14ae 01       		.byte	0x1
 3201 14af A8       		.byte	0xa8
 3202 14b0 C7140000 		.4byte	0x14c7
 3203 14b4 26       		.uleb128 0x26
 3204 14b5 13110000 		.4byte	0x1113
 3205 14b9 FF010000 		.4byte	.LLST24
 3206 14bd 26       		.uleb128 0x26
 3207 14be 07110000 		.4byte	0x1107
 3208 14c2 13020000 		.4byte	.LLST25
 3209 14c6 00       		.byte	0
 3210 14c7 25       		.uleb128 0x25
 3211 14c8 E0100000 		.4byte	0x10e0
 3212 14cc 46000000 		.4byte	.LBB64
 3213 14d0 18000000 		.4byte	.LBE64-.LBB64
 3214 14d4 01       		.byte	0x1
 3215 14d5 A9       		.byte	0xa9
 3216 14d6 E4140000 		.4byte	0x14e4
 3217 14da 26       		.uleb128 0x26
 3218 14db ED100000 		.4byte	0x10ed
 3219 14df 2B020000 		.4byte	.LLST26
 3220 14e3 00       		.byte	0
 3221 14e4 25       		.uleb128 0x25
 3222 14e5 E0100000 		.4byte	0x10e0
 3223 14e9 6C000000 		.4byte	.LBB66
 3224 14ed 16000000 		.4byte	.LBE66-.LBB66
 3225 14f1 01       		.byte	0x1
 3226 14f2 AD       		.byte	0xad
 3227 14f3 01150000 		.4byte	0x1501
 3228 14f7 26       		.uleb128 0x26
 3229 14f8 ED100000 		.4byte	0x10ed
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 136


 3230 14fc 3E020000 		.4byte	.LLST27
 3231 1500 00       		.byte	0
 3232 1501 25       		.uleb128 0x25
 3233 1502 C6100000 		.4byte	0x10c6
 3234 1506 82000000 		.4byte	.LBB68
 3235 150a 16000000 		.4byte	.LBE68-.LBB68
 3236 150e 01       		.byte	0x1
 3237 150f AE       		.byte	0xae
 3238 1510 1E150000 		.4byte	0x151e
 3239 1514 26       		.uleb128 0x26
 3240 1515 D3100000 		.4byte	0x10d3
 3241 1519 51020000 		.4byte	.LLST28
 3242 151d 00       		.byte	0
 3243 151e 29       		.uleb128 0x29
 3244 151f 0A000000 		.4byte	.LVL33
 3245 1523 AE180000 		.4byte	0x18ae
 3246 1527 2A       		.uleb128 0x2a
 3247 1528 68000000 		.4byte	.LVL42
 3248 152c B9180000 		.4byte	0x18b9
 3249 1530 3B150000 		.4byte	0x153b
 3250 1534 2B       		.uleb128 0x2b
 3251 1535 01       		.uleb128 0x1
 3252 1536 50       		.byte	0x50
 3253 1537 02       		.uleb128 0x2
 3254 1538 74       		.byte	0x74
 3255 1539 00       		.sleb128 0
 3256 153a 00       		.byte	0
 3257 153b 29       		.uleb128 0x29
 3258 153c 9C000000 		.4byte	.LVL47
 3259 1540 C5180000 		.4byte	0x18c5
 3260 1544 29       		.uleb128 0x29
 3261 1545 A0000000 		.4byte	.LVL48
 3262 1549 D0180000 		.4byte	0x18d0
 3263 154d 2A       		.uleb128 0x2a
 3264 154e A6000000 		.4byte	.LVL49
 3265 1552 DC180000 		.4byte	0x18dc
 3266 1556 60150000 		.4byte	0x1560
 3267 155a 2B       		.uleb128 0x2b
 3268 155b 01       		.uleb128 0x1
 3269 155c 50       		.byte	0x50
 3270 155d 01       		.uleb128 0x1
 3271 155e 44       		.byte	0x44
 3272 155f 00       		.byte	0
 3273 1560 2A       		.uleb128 0x2a
 3274 1561 AC000000 		.4byte	.LVL50
 3275 1565 E7180000 		.4byte	0x18e7
 3276 1569 73150000 		.4byte	0x1573
 3277 156d 2B       		.uleb128 0x2b
 3278 156e 01       		.uleb128 0x1
 3279 156f 50       		.byte	0x50
 3280 1570 01       		.uleb128 0x1
 3281 1571 31       		.byte	0x31
 3282 1572 00       		.byte	0
 3283 1573 2A       		.uleb128 0x2a
 3284 1574 B2000000 		.4byte	.LVL51
 3285 1578 F2180000 		.4byte	0x18f2
 3286 157c 86150000 		.4byte	0x1586
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 137


 3287 1580 2B       		.uleb128 0x2b
 3288 1581 01       		.uleb128 0x1
 3289 1582 50       		.byte	0x50
 3290 1583 01       		.uleb128 0x1
 3291 1584 31       		.byte	0x31
 3292 1585 00       		.byte	0
 3293 1586 2A       		.uleb128 0x2a
 3294 1587 B8000000 		.4byte	.LVL52
 3295 158b FE180000 		.4byte	0x18fe
 3296 158f 99150000 		.4byte	0x1599
 3297 1593 2B       		.uleb128 0x2b
 3298 1594 01       		.uleb128 0x1
 3299 1595 50       		.byte	0x50
 3300 1596 01       		.uleb128 0x1
 3301 1597 30       		.byte	0x30
 3302 1598 00       		.byte	0
 3303 1599 2A       		.uleb128 0x2a
 3304 159a C0000000 		.4byte	.LVL53
 3305 159e 0A190000 		.4byte	0x190a
 3306 15a2 B0150000 		.4byte	0x15b0
 3307 15a6 2B       		.uleb128 0x2b
 3308 15a7 01       		.uleb128 0x1
 3309 15a8 50       		.byte	0x50
 3310 15a9 05       		.uleb128 0x5
 3311 15aa 0C       		.byte	0xc
 3312 15ab FFFFFF00 		.4byte	0xffffff
 3313 15af 00       		.byte	0
 3314 15b0 29       		.uleb128 0x29
 3315 15b1 C4000000 		.4byte	.LVL54
 3316 15b5 16190000 		.4byte	0x1916
 3317 15b9 2A       		.uleb128 0x2a
 3318 15ba CC000000 		.4byte	.LVL55
 3319 15be A3180000 		.4byte	0x18a3
 3320 15c2 D1150000 		.4byte	0x15d1
 3321 15c6 2B       		.uleb128 0x2b
 3322 15c7 01       		.uleb128 0x1
 3323 15c8 50       		.byte	0x50
 3324 15c9 01       		.uleb128 0x1
 3325 15ca 31       		.byte	0x31
 3326 15cb 2B       		.uleb128 0x2b
 3327 15cc 01       		.uleb128 0x1
 3328 15cd 51       		.byte	0x51
 3329 15ce 01       		.uleb128 0x1
 3330 15cf 31       		.byte	0x31
 3331 15d0 00       		.byte	0
 3332 15d1 2A       		.uleb128 0x2a
 3333 15d2 E0000000 		.4byte	.LVL56
 3334 15d6 22190000 		.4byte	0x1922
 3335 15da 09160000 		.4byte	0x1609
 3336 15de 2B       		.uleb128 0x2b
 3337 15df 01       		.uleb128 0x1
 3338 15e0 50       		.byte	0x50
 3339 15e1 05       		.uleb128 0x5
 3340 15e2 03       		.byte	0x3
 3341 15e3 00000000 		.4byte	Task_principal
 3342 15e7 2B       		.uleb128 0x2b
 3343 15e8 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 138


 3344 15e9 51       		.byte	0x51
 3345 15ea 05       		.uleb128 0x5
 3346 15eb 03       		.byte	0x3
 3347 15ec 1C000000 		.4byte	.LC1
 3348 15f0 2B       		.uleb128 0x2b
 3349 15f1 01       		.uleb128 0x1
 3350 15f2 52       		.byte	0x52
 3351 15f3 03       		.uleb128 0x3
 3352 15f4 0A       		.byte	0xa
 3353 15f5 401F     		.2byte	0x1f40
 3354 15f7 2B       		.uleb128 0x2b
 3355 15f8 01       		.uleb128 0x1
 3356 15f9 53       		.byte	0x53
 3357 15fa 01       		.uleb128 0x1
 3358 15fb 30       		.byte	0x30
 3359 15fc 2B       		.uleb128 0x2b
 3360 15fd 02       		.uleb128 0x2
 3361 15fe 7D       		.byte	0x7d
 3362 15ff 00       		.sleb128 0
 3363 1600 01       		.uleb128 0x1
 3364 1601 36       		.byte	0x36
 3365 1602 2B       		.uleb128 0x2b
 3366 1603 02       		.uleb128 0x2
 3367 1604 7D       		.byte	0x7d
 3368 1605 04       		.sleb128 4
 3369 1606 01       		.uleb128 0x1
 3370 1607 30       		.byte	0x30
 3371 1608 00       		.byte	0
 3372 1609 29       		.uleb128 0x29
 3373 160a E4000000 		.4byte	.LVL57
 3374 160e 2E190000 		.4byte	0x192e
 3375 1612 00       		.byte	0
 3376 1613 30       		.uleb128 0x30
 3377 1614 3A170000 		.4byte	.LASF405
 3378 1618 04       		.byte	0x4
 3379 1619 F907     		.2byte	0x7f9
 3380 161b 1F160000 		.4byte	0x161f
 3381 161f 0E       		.uleb128 0xe
 3382 1620 8F040000 		.4byte	0x48f
 3383 1624 31       		.uleb128 0x31
 3384 1625 CB000000 		.4byte	.LASF406
 3385 1629 0A       		.byte	0xa
 3386 162a A7       		.byte	0xa7
 3387 162b 2F160000 		.4byte	0x162f
 3388 162f 1A       		.uleb128 0x1a
 3389 1630 04       		.byte	0x4
 3390 1631 35160000 		.4byte	0x1635
 3391 1635 11       		.uleb128 0x11
 3392 1636 C10B0000 		.4byte	0xbc1
 3393 163a 31       		.uleb128 0x31
 3394 163b 27200000 		.4byte	.LASF407
 3395 163f 14       		.byte	0x14
 3396 1640 19       		.byte	0x19
 3397 1641 45160000 		.4byte	0x1645
 3398 1645 11       		.uleb128 0x11
 3399 1646 1D0C0000 		.4byte	0xc1d
 3400 164a 31       		.uleb128 0x31
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 139


 3401 164b 5D190000 		.4byte	.LASF408
 3402 164f 14       		.byte	0x14
 3403 1650 2B       		.byte	0x2b
 3404 1651 45160000 		.4byte	0x1645
 3405 1655 31       		.uleb128 0x31
 3406 1656 3A010000 		.4byte	.LASF409
 3407 165a 15       		.byte	0x15
 3408 165b 5E       		.byte	0x5e
 3409 165c 5B0E0000 		.4byte	0xe5b
 3410 1660 31       		.uleb128 0x31
 3411 1661 A4100000 		.4byte	.LASF410
 3412 1665 16       		.byte	0x16
 3413 1666 1F       		.byte	0x1f
 3414 1667 6B160000 		.4byte	0x166b
 3415 166b 11       		.uleb128 0x11
 3416 166c 34100000 		.4byte	0x1034
 3417 1670 31       		.uleb128 0x31
 3418 1671 C71D0000 		.4byte	.LASF411
 3419 1675 17       		.byte	0x17
 3420 1676 87       		.byte	0x87
 3421 1677 370F0000 		.4byte	0xf37
 3422 167b 31       		.uleb128 0x31
 3423 167c 08150000 		.4byte	.LASF412
 3424 1680 18       		.byte	0x18
 3425 1681 7F       		.byte	0x7f
 3426 1682 C00D0000 		.4byte	0xdc0
 3427 1686 31       		.uleb128 0x31
 3428 1687 0E030000 		.4byte	.LASF413
 3429 168b 19       		.byte	0x19
 3430 168c 7F       		.byte	0x7f
 3431 168d C00D0000 		.4byte	0xdc0
 3432 1691 32       		.uleb128 0x32
 3433 1692 5D1C0000 		.4byte	.LASF414
 3434 1696 1A       		.byte	0x1a
 3435 1697 14       		.byte	0x14
 3436 1698 6F100000 		.4byte	0x106f
 3437 169c 05       		.uleb128 0x5
 3438 169d 03       		.byte	0x3
 3439 169e 00000000 		.4byte	xSemaphoreI2C_MAX
 3440 16a2 32       		.uleb128 0x32
 3441 16a3 72090000 		.4byte	.LASF415
 3442 16a7 1A       		.byte	0x1a
 3443 16a8 15       		.byte	0x15
 3444 16a9 6F100000 		.4byte	0x106f
 3445 16ad 05       		.uleb128 0x5
 3446 16ae 03       		.byte	0x3
 3447 16af 00000000 		.4byte	xSemaphoreI2C_BMI
 3448 16b3 0C       		.uleb128 0xc
 3449 16b4 78050000 		.4byte	0x578
 3450 16b8 C4160000 		.4byte	0x16c4
 3451 16bc 0F       		.uleb128 0xf
 3452 16bd 71050000 		.4byte	0x571
 3453 16c1 CF07     		.2byte	0x7cf
 3454 16c3 00       		.byte	0
 3455 16c4 32       		.uleb128 0x32
 3456 16c5 3F0F0000 		.4byte	.LASF416
 3457 16c9 1A       		.byte	0x1a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 140


 3458 16ca 17       		.byte	0x17
 3459 16cb D5160000 		.4byte	0x16d5
 3460 16cf 05       		.uleb128 0x5
 3461 16d0 03       		.byte	0x3
 3462 16d1 00000000 		.4byte	IR_data
 3463 16d5 0E       		.uleb128 0xe
 3464 16d6 B3160000 		.4byte	0x16b3
 3465 16da 32       		.uleb128 0x32
 3466 16db C6150000 		.4byte	.LASF417
 3467 16df 1A       		.byte	0x1a
 3468 16e0 18       		.byte	0x18
 3469 16e1 EB160000 		.4byte	0x16eb
 3470 16e5 05       		.uleb128 0x5
 3471 16e6 03       		.byte	0x3
 3472 16e7 00000000 		.4byte	RED_data
 3473 16eb 0E       		.uleb128 0xe
 3474 16ec B3160000 		.4byte	0x16b3
 3475 16f0 32       		.uleb128 0x32
 3476 16f1 081B0000 		.4byte	.LASF418
 3477 16f5 01       		.byte	0x1
 3478 16f6 1F       		.byte	0x1f
 3479 16f7 01170000 		.4byte	0x1701
 3480 16fb 05       		.uleb128 0x5
 3481 16fc 03       		.byte	0x3
 3482 16fd 00000000 		.4byte	FLAG_RED
 3483 1701 0E       		.uleb128 0xe
 3484 1702 60040000 		.4byte	0x460
 3485 1706 32       		.uleb128 0x32
 3486 1707 84090000 		.4byte	.LASF419
 3487 170b 01       		.byte	0x1
 3488 170c 20       		.byte	0x20
 3489 170d 01170000 		.4byte	0x1701
 3490 1711 05       		.uleb128 0x5
 3491 1712 03       		.byte	0x3
 3492 1713 00000000 		.4byte	FLAG_option
 3493 1717 32       		.uleb128 0x32
 3494 1718 8E0E0000 		.4byte	.LASF420
 3495 171c 01       		.byte	0x1
 3496 171d 21       		.byte	0x21
 3497 171e 01170000 		.4byte	0x1701
 3498 1722 05       		.uleb128 0x5
 3499 1723 03       		.byte	0x3
 3500 1724 00000000 		.4byte	FLAG_menu
 3501 1728 32       		.uleb128 0x32
 3502 1729 4B040000 		.4byte	.LASF421
 3503 172d 01       		.byte	0x1
 3504 172e 22       		.byte	0x22
 3505 172f 01170000 		.4byte	0x1701
 3506 1733 05       		.uleb128 0x5
 3507 1734 03       		.byte	0x3
 3508 1735 00000000 		.4byte	FLAG_modif
 3509 1739 31       		.uleb128 0x31
 3510 173a 320E0000 		.4byte	.LASF422
 3511 173e 1B       		.byte	0x1b
 3512 173f 18       		.byte	0x18
 3513 1740 01170000 		.4byte	0x1701
 3514 1744 33       		.uleb128 0x33
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 141


 3515 1745 485200   		.ascii	"HR\000"
 3516 1748 1B       		.byte	0x1b
 3517 1749 19       		.byte	0x19
 3518 174a 01170000 		.4byte	0x1701
 3519 174e 31       		.uleb128 0x31
 3520 174f 80010000 		.4byte	.LASF423
 3521 1753 1B       		.byte	0x1b
 3522 1754 1C       		.byte	0x1c
 3523 1755 01170000 		.4byte	0x1701
 3524 1759 31       		.uleb128 0x31
 3525 175a 8D010000 		.4byte	.LASF424
 3526 175e 1B       		.byte	0x1b
 3527 175f 1D       		.byte	0x1d
 3528 1760 01170000 		.4byte	0x1701
 3529 1764 31       		.uleb128 0x31
 3530 1765 46140000 		.4byte	.LASF425
 3531 1769 1B       		.byte	0x1b
 3532 176a 1E       		.byte	0x1e
 3533 176b 01170000 		.4byte	0x1701
 3534 176f 31       		.uleb128 0x31
 3535 1770 4F010000 		.4byte	.LASF426
 3536 1774 1B       		.byte	0x1b
 3537 1775 1F       		.byte	0x1f
 3538 1776 01170000 		.4byte	0x1701
 3539 177a 31       		.uleb128 0x31
 3540 177b 4E1C0000 		.4byte	.LASF427
 3541 177f 1B       		.byte	0x1b
 3542 1780 20       		.byte	0x20
 3543 1781 01170000 		.4byte	0x1701
 3544 1785 32       		.uleb128 0x32
 3545 1786 9A140000 		.4byte	.LASF428
 3546 178a 01       		.byte	0x1
 3547 178b 1B       		.byte	0x1b
 3548 178c C6050000 		.4byte	0x5c6
 3549 1790 05       		.uleb128 0x5
 3550 1791 03       		.byte	0x3
 3551 1792 00000000 		.4byte	data
 3552 1796 32       		.uleb128 0x32
 3553 1797 FC0F0000 		.4byte	.LASF429
 3554 179b 01       		.byte	0x1
 3555 179c 24       		.byte	0x24
 3556 179d 78050000 		.4byte	0x578
 3557 17a1 05       		.uleb128 0x5
 3558 17a2 03       		.byte	0x3
 3559 17a3 00000000 		.4byte	AC_RED
 3560 17a7 32       		.uleb128 0x32
 3561 17a8 E8090000 		.4byte	.LASF430
 3562 17ac 01       		.byte	0x1
 3563 17ad 25       		.byte	0x25
 3564 17ae 78050000 		.4byte	0x578
 3565 17b2 05       		.uleb128 0x5
 3566 17b3 03       		.byte	0x3
 3567 17b4 00000000 		.4byte	DC_RED
 3568 17b8 32       		.uleb128 0x32
 3569 17b9 00110000 		.4byte	.LASF431
 3570 17bd 01       		.byte	0x1
 3571 17be 26       		.byte	0x26
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 142


 3572 17bf 01170000 		.4byte	0x1701
 3573 17c3 05       		.uleb128 0x5
 3574 17c4 03       		.byte	0x3
 3575 17c5 00000000 		.4byte	HR_RED
 3576 17c9 32       		.uleb128 0x32
 3577 17ca 5A110000 		.4byte	.LASF432
 3578 17ce 01       		.byte	0x1
 3579 17cf 27       		.byte	0x27
 3580 17d0 78050000 		.4byte	0x578
 3581 17d4 05       		.uleb128 0x5
 3582 17d5 03       		.byte	0x3
 3583 17d6 00000000 		.4byte	AC_IR
 3584 17da 32       		.uleb128 0x32
 3585 17db E50F0000 		.4byte	.LASF433
 3586 17df 01       		.byte	0x1
 3587 17e0 28       		.byte	0x28
 3588 17e1 78050000 		.4byte	0x578
 3589 17e5 05       		.uleb128 0x5
 3590 17e6 03       		.byte	0x3
 3591 17e7 00000000 		.4byte	DC_IR
 3592 17eb 32       		.uleb128 0x32
 3593 17ec 65180000 		.4byte	.LASF434
 3594 17f0 01       		.byte	0x1
 3595 17f1 29       		.byte	0x29
 3596 17f2 01170000 		.4byte	0x1701
 3597 17f6 05       		.uleb128 0x5
 3598 17f7 03       		.byte	0x3
 3599 17f8 00000000 		.4byte	HR_IR
 3600 17fc 34       		.uleb128 0x34
 3601 17fd F11D0000 		.4byte	.LASF435
 3602 1801 F11D0000 		.4byte	.LASF435
 3603 1805 1B       		.byte	0x1b
 3604 1806 2A       		.byte	0x2a
 3605 1807 34       		.uleb128 0x34
 3606 1808 081D0000 		.4byte	.LASF436
 3607 180c 081D0000 		.4byte	.LASF436
 3608 1810 1C       		.byte	0x1c
 3609 1811 55       		.byte	0x55
 3610 1812 34       		.uleb128 0x34
 3611 1813 F2040000 		.4byte	.LASF437
 3612 1817 F2040000 		.4byte	.LASF437
 3613 181b 1C       		.byte	0x1c
 3614 181c 56       		.byte	0x56
 3615 181d 34       		.uleb128 0x34
 3616 181e 59130000 		.4byte	.LASF438
 3617 1822 59130000 		.4byte	.LASF438
 3618 1826 1D       		.byte	0x1d
 3619 1827 3E       		.byte	0x3e
 3620 1828 35       		.uleb128 0x35
 3621 1829 76170000 		.4byte	.LASF439
 3622 182d 76170000 		.4byte	.LASF439
 3623 1831 1E       		.byte	0x1e
 3624 1832 9904     		.2byte	0x499
 3625 1834 34       		.uleb128 0x34
 3626 1835 B1000000 		.4byte	.LASF440
 3627 1839 B1000000 		.4byte	.LASF440
 3628 183d 1A       		.byte	0x1a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 143


 3629 183e 27       		.byte	0x27
 3630 183f 34       		.uleb128 0x34
 3631 1840 CA040000 		.4byte	.LASF441
 3632 1844 CA040000 		.4byte	.LASF441
 3633 1848 1B       		.byte	0x1b
 3634 1849 27       		.byte	0x27
 3635 184a 35       		.uleb128 0x35
 3636 184b 05080000 		.4byte	.LASF442
 3637 184f 05080000 		.4byte	.LASF442
 3638 1853 0B       		.byte	0xb
 3639 1854 8903     		.2byte	0x389
 3640 1856 34       		.uleb128 0x34
 3641 1857 6D020000 		.4byte	.LASF443
 3642 185b 6D020000 		.4byte	.LASF443
 3643 185f 1A       		.byte	0x1a
 3644 1860 26       		.byte	0x26
 3645 1861 34       		.uleb128 0x34
 3646 1862 BC010000 		.4byte	.LASF444
 3647 1866 BC010000 		.4byte	.LASF444
 3648 186a 1A       		.byte	0x1a
 3649 186b 25       		.byte	0x25
 3650 186c 34       		.uleb128 0x34
 3651 186d 46110000 		.4byte	.LASF445
 3652 1871 46110000 		.4byte	.LASF445
 3653 1875 1F       		.byte	0x1f
 3654 1876 0F       		.byte	0xf
 3655 1877 34       		.uleb128 0x34
 3656 1878 23110000 		.4byte	.LASF446
 3657 187c 23110000 		.4byte	.LASF446
 3658 1880 20       		.byte	0x20
 3659 1881 BB       		.byte	0xbb
 3660 1882 34       		.uleb128 0x34
 3661 1883 BF090000 		.4byte	.LASF447
 3662 1887 BF090000 		.4byte	.LASF447
 3663 188b 1F       		.byte	0x1f
 3664 188c 10       		.byte	0x10
 3665 188d 34       		.uleb128 0x34
 3666 188e 861A0000 		.4byte	.LASF448
 3667 1892 861A0000 		.4byte	.LASF448
 3668 1896 1B       		.byte	0x1b
 3669 1897 26       		.byte	0x26
 3670 1898 34       		.uleb128 0x34
 3671 1899 EC000000 		.4byte	.LASF449
 3672 189d EC000000 		.4byte	.LASF449
 3673 18a1 1B       		.byte	0x1b
 3674 18a2 29       		.byte	0x29
 3675 18a3 34       		.uleb128 0x34
 3676 18a4 FF170000 		.4byte	.LASF450
 3677 18a8 FF170000 		.4byte	.LASF450
 3678 18ac 1B       		.byte	0x1b
 3679 18ad 2B       		.byte	0x2b
 3680 18ae 34       		.uleb128 0x34
 3681 18af C5080000 		.4byte	.LASF451
 3682 18b3 C5080000 		.4byte	.LASF451
 3683 18b7 17       		.byte	0x17
 3684 18b8 31       		.byte	0x31
 3685 18b9 35       		.uleb128 0x35
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 144


 3686 18ba 31090000 		.4byte	.LASF452
 3687 18be 31090000 		.4byte	.LASF452
 3688 18c2 0C       		.byte	0xc
 3689 18c3 6601     		.2byte	0x166
 3690 18c5 34       		.uleb128 0x34
 3691 18c6 7F030000 		.4byte	.LASF453
 3692 18ca 7F030000 		.4byte	.LASF453
 3693 18ce 1D       		.byte	0x1d
 3694 18cf 3A       		.byte	0x3a
 3695 18d0 35       		.uleb128 0x35
 3696 18d1 51110000 		.4byte	.LASF454
 3697 18d5 51110000 		.4byte	.LASF454
 3698 18d9 21       		.byte	0x21
 3699 18da 6D01     		.2byte	0x16d
 3700 18dc 34       		.uleb128 0x34
 3701 18dd 3D160000 		.4byte	.LASF455
 3702 18e1 3D160000 		.4byte	.LASF455
 3703 18e5 11       		.byte	0x11
 3704 18e6 79       		.byte	0x79
 3705 18e7 34       		.uleb128 0x34
 3706 18e8 8E170000 		.4byte	.LASF456
 3707 18ec 8E170000 		.4byte	.LASF456
 3708 18f0 11       		.byte	0x11
 3709 18f1 7A       		.byte	0x7a
 3710 18f2 35       		.uleb128 0x35
 3711 18f3 71010000 		.4byte	.LASF457
 3712 18f7 71010000 		.4byte	.LASF457
 3713 18fb 21       		.byte	0x21
 3714 18fc C501     		.2byte	0x1c5
 3715 18fe 35       		.uleb128 0x35
 3716 18ff B9150000 		.4byte	.LASF458
 3717 1903 B9150000 		.4byte	.LASF458
 3718 1907 21       		.byte	0x21
 3719 1908 C101     		.2byte	0x1c1
 3720 190a 35       		.uleb128 0x35
 3721 190b FA010000 		.4byte	.LASF459
 3722 190f FA010000 		.4byte	.LASF459
 3723 1913 21       		.byte	0x21
 3724 1914 C001     		.2byte	0x1c0
 3725 1916 35       		.uleb128 0x35
 3726 1917 3C210000 		.4byte	.LASF460
 3727 191b 3C210000 		.4byte	.LASF460
 3728 191f 21       		.byte	0x21
 3729 1920 F601     		.2byte	0x1f6
 3730 1922 35       		.uleb128 0x35
 3731 1923 F71C0000 		.4byte	.LASF461
 3732 1927 F71C0000 		.4byte	.LASF461
 3733 192b 22       		.byte	0x22
 3734 192c 4101     		.2byte	0x141
 3735 192e 35       		.uleb128 0x35
 3736 192f 111B0000 		.4byte	.LASF462
 3737 1933 111B0000 		.4byte	.LASF462
 3738 1937 22       		.byte	0x22
 3739 1938 8E04     		.2byte	0x48e
 3740 193a 00       		.byte	0
 3741              		.section	.debug_abbrev,"",%progbits
 3742              	.Ldebug_abbrev0:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 145


 3743 0000 01       		.uleb128 0x1
 3744 0001 11       		.uleb128 0x11
 3745 0002 01       		.byte	0x1
 3746 0003 25       		.uleb128 0x25
 3747 0004 0E       		.uleb128 0xe
 3748 0005 13       		.uleb128 0x13
 3749 0006 0B       		.uleb128 0xb
 3750 0007 03       		.uleb128 0x3
 3751 0008 0E       		.uleb128 0xe
 3752 0009 1B       		.uleb128 0x1b
 3753 000a 0E       		.uleb128 0xe
 3754 000b 55       		.uleb128 0x55
 3755 000c 17       		.uleb128 0x17
 3756 000d 11       		.uleb128 0x11
 3757 000e 01       		.uleb128 0x1
 3758 000f 10       		.uleb128 0x10
 3759 0010 17       		.uleb128 0x17
 3760 0011 00       		.byte	0
 3761 0012 00       		.byte	0
 3762 0013 02       		.uleb128 0x2
 3763 0014 04       		.uleb128 0x4
 3764 0015 01       		.byte	0x1
 3765 0016 0B       		.uleb128 0xb
 3766 0017 0B       		.uleb128 0xb
 3767 0018 49       		.uleb128 0x49
 3768 0019 13       		.uleb128 0x13
 3769 001a 3A       		.uleb128 0x3a
 3770 001b 0B       		.uleb128 0xb
 3771 001c 3B       		.uleb128 0x3b
 3772 001d 0B       		.uleb128 0xb
 3773 001e 01       		.uleb128 0x1
 3774 001f 13       		.uleb128 0x13
 3775 0020 00       		.byte	0
 3776 0021 00       		.byte	0
 3777 0022 03       		.uleb128 0x3
 3778 0023 28       		.uleb128 0x28
 3779 0024 00       		.byte	0
 3780 0025 03       		.uleb128 0x3
 3781 0026 0E       		.uleb128 0xe
 3782 0027 1C       		.uleb128 0x1c
 3783 0028 0D       		.uleb128 0xd
 3784 0029 00       		.byte	0
 3785 002a 00       		.byte	0
 3786 002b 04       		.uleb128 0x4
 3787 002c 28       		.uleb128 0x28
 3788 002d 00       		.byte	0
 3789 002e 03       		.uleb128 0x3
 3790 002f 0E       		.uleb128 0xe
 3791 0030 1C       		.uleb128 0x1c
 3792 0031 0B       		.uleb128 0xb
 3793 0032 00       		.byte	0
 3794 0033 00       		.byte	0
 3795 0034 05       		.uleb128 0x5
 3796 0035 24       		.uleb128 0x24
 3797 0036 00       		.byte	0
 3798 0037 0B       		.uleb128 0xb
 3799 0038 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 146


 3800 0039 3E       		.uleb128 0x3e
 3801 003a 0B       		.uleb128 0xb
 3802 003b 03       		.uleb128 0x3
 3803 003c 0E       		.uleb128 0xe
 3804 003d 00       		.byte	0
 3805 003e 00       		.byte	0
 3806 003f 06       		.uleb128 0x6
 3807 0040 16       		.uleb128 0x16
 3808 0041 00       		.byte	0
 3809 0042 03       		.uleb128 0x3
 3810 0043 0E       		.uleb128 0xe
 3811 0044 3A       		.uleb128 0x3a
 3812 0045 0B       		.uleb128 0xb
 3813 0046 3B       		.uleb128 0x3b
 3814 0047 0B       		.uleb128 0xb
 3815 0048 49       		.uleb128 0x49
 3816 0049 13       		.uleb128 0x13
 3817 004a 00       		.byte	0
 3818 004b 00       		.byte	0
 3819 004c 07       		.uleb128 0x7
 3820 004d 24       		.uleb128 0x24
 3821 004e 00       		.byte	0
 3822 004f 0B       		.uleb128 0xb
 3823 0050 0B       		.uleb128 0xb
 3824 0051 3E       		.uleb128 0x3e
 3825 0052 0B       		.uleb128 0xb
 3826 0053 03       		.uleb128 0x3
 3827 0054 08       		.uleb128 0x8
 3828 0055 00       		.byte	0
 3829 0056 00       		.byte	0
 3830 0057 08       		.uleb128 0x8
 3831 0058 13       		.uleb128 0x13
 3832 0059 01       		.byte	0x1
 3833 005a 0B       		.uleb128 0xb
 3834 005b 05       		.uleb128 0x5
 3835 005c 3A       		.uleb128 0x3a
 3836 005d 0B       		.uleb128 0xb
 3837 005e 3B       		.uleb128 0x3b
 3838 005f 05       		.uleb128 0x5
 3839 0060 01       		.uleb128 0x1
 3840 0061 13       		.uleb128 0x13
 3841 0062 00       		.byte	0
 3842 0063 00       		.byte	0
 3843 0064 09       		.uleb128 0x9
 3844 0065 0D       		.uleb128 0xd
 3845 0066 00       		.byte	0
 3846 0067 03       		.uleb128 0x3
 3847 0068 0E       		.uleb128 0xe
 3848 0069 3A       		.uleb128 0x3a
 3849 006a 0B       		.uleb128 0xb
 3850 006b 3B       		.uleb128 0x3b
 3851 006c 05       		.uleb128 0x5
 3852 006d 49       		.uleb128 0x49
 3853 006e 13       		.uleb128 0x13
 3854 006f 38       		.uleb128 0x38
 3855 0070 0B       		.uleb128 0xb
 3856 0071 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 147


 3857 0072 00       		.byte	0
 3858 0073 0A       		.uleb128 0xa
 3859 0074 0D       		.uleb128 0xd
 3860 0075 00       		.byte	0
 3861 0076 03       		.uleb128 0x3
 3862 0077 0E       		.uleb128 0xe
 3863 0078 3A       		.uleb128 0x3a
 3864 0079 0B       		.uleb128 0xb
 3865 007a 3B       		.uleb128 0x3b
 3866 007b 05       		.uleb128 0x5
 3867 007c 49       		.uleb128 0x49
 3868 007d 13       		.uleb128 0x13
 3869 007e 38       		.uleb128 0x38
 3870 007f 05       		.uleb128 0x5
 3871 0080 00       		.byte	0
 3872 0081 00       		.byte	0
 3873 0082 0B       		.uleb128 0xb
 3874 0083 0D       		.uleb128 0xd
 3875 0084 00       		.byte	0
 3876 0085 03       		.uleb128 0x3
 3877 0086 08       		.uleb128 0x8
 3878 0087 3A       		.uleb128 0x3a
 3879 0088 0B       		.uleb128 0xb
 3880 0089 3B       		.uleb128 0x3b
 3881 008a 05       		.uleb128 0x5
 3882 008b 49       		.uleb128 0x49
 3883 008c 13       		.uleb128 0x13
 3884 008d 38       		.uleb128 0x38
 3885 008e 05       		.uleb128 0x5
 3886 008f 00       		.byte	0
 3887 0090 00       		.byte	0
 3888 0091 0C       		.uleb128 0xc
 3889 0092 01       		.uleb128 0x1
 3890 0093 01       		.byte	0x1
 3891 0094 49       		.uleb128 0x49
 3892 0095 13       		.uleb128 0x13
 3893 0096 01       		.uleb128 0x1
 3894 0097 13       		.uleb128 0x13
 3895 0098 00       		.byte	0
 3896 0099 00       		.byte	0
 3897 009a 0D       		.uleb128 0xd
 3898 009b 21       		.uleb128 0x21
 3899 009c 00       		.byte	0
 3900 009d 49       		.uleb128 0x49
 3901 009e 13       		.uleb128 0x13
 3902 009f 2F       		.uleb128 0x2f
 3903 00a0 0B       		.uleb128 0xb
 3904 00a1 00       		.byte	0
 3905 00a2 00       		.byte	0
 3906 00a3 0E       		.uleb128 0xe
 3907 00a4 35       		.uleb128 0x35
 3908 00a5 00       		.byte	0
 3909 00a6 49       		.uleb128 0x49
 3910 00a7 13       		.uleb128 0x13
 3911 00a8 00       		.byte	0
 3912 00a9 00       		.byte	0
 3913 00aa 0F       		.uleb128 0xf
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 148


 3914 00ab 21       		.uleb128 0x21
 3915 00ac 00       		.byte	0
 3916 00ad 49       		.uleb128 0x49
 3917 00ae 13       		.uleb128 0x13
 3918 00af 2F       		.uleb128 0x2f
 3919 00b0 05       		.uleb128 0x5
 3920 00b1 00       		.byte	0
 3921 00b2 00       		.byte	0
 3922 00b3 10       		.uleb128 0x10
 3923 00b4 16       		.uleb128 0x16
 3924 00b5 00       		.byte	0
 3925 00b6 03       		.uleb128 0x3
 3926 00b7 0E       		.uleb128 0xe
 3927 00b8 3A       		.uleb128 0x3a
 3928 00b9 0B       		.uleb128 0xb
 3929 00ba 3B       		.uleb128 0x3b
 3930 00bb 05       		.uleb128 0x5
 3931 00bc 49       		.uleb128 0x49
 3932 00bd 13       		.uleb128 0x13
 3933 00be 00       		.byte	0
 3934 00bf 00       		.byte	0
 3935 00c0 11       		.uleb128 0x11
 3936 00c1 26       		.uleb128 0x26
 3937 00c2 00       		.byte	0
 3938 00c3 49       		.uleb128 0x49
 3939 00c4 13       		.uleb128 0x13
 3940 00c5 00       		.byte	0
 3941 00c6 00       		.byte	0
 3942 00c7 12       		.uleb128 0x12
 3943 00c8 13       		.uleb128 0x13
 3944 00c9 01       		.byte	0x1
 3945 00ca 0B       		.uleb128 0xb
 3946 00cb 0B       		.uleb128 0xb
 3947 00cc 3A       		.uleb128 0x3a
 3948 00cd 0B       		.uleb128 0xb
 3949 00ce 3B       		.uleb128 0x3b
 3950 00cf 0B       		.uleb128 0xb
 3951 00d0 01       		.uleb128 0x1
 3952 00d1 13       		.uleb128 0x13
 3953 00d2 00       		.byte	0
 3954 00d3 00       		.byte	0
 3955 00d4 13       		.uleb128 0x13
 3956 00d5 0D       		.uleb128 0xd
 3957 00d6 00       		.byte	0
 3958 00d7 03       		.uleb128 0x3
 3959 00d8 08       		.uleb128 0x8
 3960 00d9 3A       		.uleb128 0x3a
 3961 00da 0B       		.uleb128 0xb
 3962 00db 3B       		.uleb128 0x3b
 3963 00dc 0B       		.uleb128 0xb
 3964 00dd 49       		.uleb128 0x49
 3965 00de 13       		.uleb128 0x13
 3966 00df 38       		.uleb128 0x38
 3967 00e0 0B       		.uleb128 0xb
 3968 00e1 00       		.byte	0
 3969 00e2 00       		.byte	0
 3970 00e3 14       		.uleb128 0x14
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 149


 3971 00e4 0D       		.uleb128 0xd
 3972 00e5 00       		.byte	0
 3973 00e6 03       		.uleb128 0x3
 3974 00e7 0E       		.uleb128 0xe
 3975 00e8 3A       		.uleb128 0x3a
 3976 00e9 0B       		.uleb128 0xb
 3977 00ea 3B       		.uleb128 0x3b
 3978 00eb 0B       		.uleb128 0xb
 3979 00ec 49       		.uleb128 0x49
 3980 00ed 13       		.uleb128 0x13
 3981 00ee 38       		.uleb128 0x38
 3982 00ef 0B       		.uleb128 0xb
 3983 00f0 00       		.byte	0
 3984 00f1 00       		.byte	0
 3985 00f2 15       		.uleb128 0x15
 3986 00f3 13       		.uleb128 0x13
 3987 00f4 01       		.byte	0x1
 3988 00f5 0B       		.uleb128 0xb
 3989 00f6 05       		.uleb128 0x5
 3990 00f7 3A       		.uleb128 0x3a
 3991 00f8 0B       		.uleb128 0xb
 3992 00f9 3B       		.uleb128 0x3b
 3993 00fa 0B       		.uleb128 0xb
 3994 00fb 01       		.uleb128 0x1
 3995 00fc 13       		.uleb128 0x13
 3996 00fd 00       		.byte	0
 3997 00fe 00       		.byte	0
 3998 00ff 16       		.uleb128 0x16
 3999 0100 0D       		.uleb128 0xd
 4000 0101 00       		.byte	0
 4001 0102 03       		.uleb128 0x3
 4002 0103 0E       		.uleb128 0xe
 4003 0104 3A       		.uleb128 0x3a
 4004 0105 0B       		.uleb128 0xb
 4005 0106 3B       		.uleb128 0x3b
 4006 0107 0B       		.uleb128 0xb
 4007 0108 49       		.uleb128 0x49
 4008 0109 13       		.uleb128 0x13
 4009 010a 38       		.uleb128 0x38
 4010 010b 05       		.uleb128 0x5
 4011 010c 00       		.byte	0
 4012 010d 00       		.byte	0
 4013 010e 17       		.uleb128 0x17
 4014 010f 13       		.uleb128 0x13
 4015 0110 01       		.byte	0x1
 4016 0111 0B       		.uleb128 0xb
 4017 0112 0B       		.uleb128 0xb
 4018 0113 3A       		.uleb128 0x3a
 4019 0114 0B       		.uleb128 0xb
 4020 0115 3B       		.uleb128 0x3b
 4021 0116 05       		.uleb128 0x5
 4022 0117 01       		.uleb128 0x1
 4023 0118 13       		.uleb128 0x13
 4024 0119 00       		.byte	0
 4025 011a 00       		.byte	0
 4026 011b 18       		.uleb128 0x18
 4027 011c 0F       		.uleb128 0xf
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 150


 4028 011d 00       		.byte	0
 4029 011e 0B       		.uleb128 0xb
 4030 011f 0B       		.uleb128 0xb
 4031 0120 00       		.byte	0
 4032 0121 00       		.byte	0
 4033 0122 19       		.uleb128 0x19
 4034 0123 04       		.uleb128 0x4
 4035 0124 01       		.byte	0x1
 4036 0125 0B       		.uleb128 0xb
 4037 0126 0B       		.uleb128 0xb
 4038 0127 49       		.uleb128 0x49
 4039 0128 13       		.uleb128 0x13
 4040 0129 3A       		.uleb128 0x3a
 4041 012a 0B       		.uleb128 0xb
 4042 012b 3B       		.uleb128 0x3b
 4043 012c 05       		.uleb128 0x5
 4044 012d 01       		.uleb128 0x1
 4045 012e 13       		.uleb128 0x13
 4046 012f 00       		.byte	0
 4047 0130 00       		.byte	0
 4048 0131 1A       		.uleb128 0x1a
 4049 0132 0F       		.uleb128 0xf
 4050 0133 00       		.byte	0
 4051 0134 0B       		.uleb128 0xb
 4052 0135 0B       		.uleb128 0xb
 4053 0136 49       		.uleb128 0x49
 4054 0137 13       		.uleb128 0x13
 4055 0138 00       		.byte	0
 4056 0139 00       		.byte	0
 4057 013a 1B       		.uleb128 0x1b
 4058 013b 15       		.uleb128 0x15
 4059 013c 01       		.byte	0x1
 4060 013d 27       		.uleb128 0x27
 4061 013e 19       		.uleb128 0x19
 4062 013f 01       		.uleb128 0x1
 4063 0140 13       		.uleb128 0x13
 4064 0141 00       		.byte	0
 4065 0142 00       		.byte	0
 4066 0143 1C       		.uleb128 0x1c
 4067 0144 05       		.uleb128 0x5
 4068 0145 00       		.byte	0
 4069 0146 49       		.uleb128 0x49
 4070 0147 13       		.uleb128 0x13
 4071 0148 00       		.byte	0
 4072 0149 00       		.byte	0
 4073 014a 1D       		.uleb128 0x1d
 4074 014b 15       		.uleb128 0x15
 4075 014c 01       		.byte	0x1
 4076 014d 27       		.uleb128 0x27
 4077 014e 19       		.uleb128 0x19
 4078 014f 49       		.uleb128 0x49
 4079 0150 13       		.uleb128 0x13
 4080 0151 01       		.uleb128 0x1
 4081 0152 13       		.uleb128 0x13
 4082 0153 00       		.byte	0
 4083 0154 00       		.byte	0
 4084 0155 1E       		.uleb128 0x1e
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 151


 4085 0156 13       		.uleb128 0x13
 4086 0157 01       		.byte	0x1
 4087 0158 03       		.uleb128 0x3
 4088 0159 0E       		.uleb128 0xe
 4089 015a 0B       		.uleb128 0xb
 4090 015b 0B       		.uleb128 0xb
 4091 015c 3A       		.uleb128 0x3a
 4092 015d 0B       		.uleb128 0xb
 4093 015e 3B       		.uleb128 0x3b
 4094 015f 05       		.uleb128 0x5
 4095 0160 01       		.uleb128 0x1
 4096 0161 13       		.uleb128 0x13
 4097 0162 00       		.byte	0
 4098 0163 00       		.byte	0
 4099 0164 1F       		.uleb128 0x1f
 4100 0165 13       		.uleb128 0x13
 4101 0166 01       		.byte	0x1
 4102 0167 03       		.uleb128 0x3
 4103 0168 0E       		.uleb128 0xe
 4104 0169 0B       		.uleb128 0xb
 4105 016a 0B       		.uleb128 0xb
 4106 016b 3A       		.uleb128 0x3a
 4107 016c 0B       		.uleb128 0xb
 4108 016d 3B       		.uleb128 0x3b
 4109 016e 0B       		.uleb128 0xb
 4110 016f 01       		.uleb128 0x1
 4111 0170 13       		.uleb128 0x13
 4112 0171 00       		.byte	0
 4113 0172 00       		.byte	0
 4114 0173 20       		.uleb128 0x20
 4115 0174 2E       		.uleb128 0x2e
 4116 0175 00       		.byte	0
 4117 0176 03       		.uleb128 0x3
 4118 0177 0E       		.uleb128 0xe
 4119 0178 3A       		.uleb128 0x3a
 4120 0179 0B       		.uleb128 0xb
 4121 017a 3B       		.uleb128 0x3b
 4122 017b 05       		.uleb128 0x5
 4123 017c 27       		.uleb128 0x27
 4124 017d 19       		.uleb128 0x19
 4125 017e 20       		.uleb128 0x20
 4126 017f 0B       		.uleb128 0xb
 4127 0180 00       		.byte	0
 4128 0181 00       		.byte	0
 4129 0182 21       		.uleb128 0x21
 4130 0183 2E       		.uleb128 0x2e
 4131 0184 01       		.byte	0x1
 4132 0185 03       		.uleb128 0x3
 4133 0186 0E       		.uleb128 0xe
 4134 0187 3A       		.uleb128 0x3a
 4135 0188 0B       		.uleb128 0xb
 4136 0189 3B       		.uleb128 0x3b
 4137 018a 05       		.uleb128 0x5
 4138 018b 27       		.uleb128 0x27
 4139 018c 19       		.uleb128 0x19
 4140 018d 20       		.uleb128 0x20
 4141 018e 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 152


 4142 018f 01       		.uleb128 0x1
 4143 0190 13       		.uleb128 0x13
 4144 0191 00       		.byte	0
 4145 0192 00       		.byte	0
 4146 0193 22       		.uleb128 0x22
 4147 0194 05       		.uleb128 0x5
 4148 0195 00       		.byte	0
 4149 0196 03       		.uleb128 0x3
 4150 0197 0E       		.uleb128 0xe
 4151 0198 3A       		.uleb128 0x3a
 4152 0199 0B       		.uleb128 0xb
 4153 019a 3B       		.uleb128 0x3b
 4154 019b 05       		.uleb128 0x5
 4155 019c 49       		.uleb128 0x49
 4156 019d 13       		.uleb128 0x13
 4157 019e 00       		.byte	0
 4158 019f 00       		.byte	0
 4159 01a0 23       		.uleb128 0x23
 4160 01a1 2E       		.uleb128 0x2e
 4161 01a2 00       		.byte	0
 4162 01a3 03       		.uleb128 0x3
 4163 01a4 0E       		.uleb128 0xe
 4164 01a5 3A       		.uleb128 0x3a
 4165 01a6 0B       		.uleb128 0xb
 4166 01a7 3B       		.uleb128 0x3b
 4167 01a8 0B       		.uleb128 0xb
 4168 01a9 27       		.uleb128 0x27
 4169 01aa 19       		.uleb128 0x19
 4170 01ab 20       		.uleb128 0x20
 4171 01ac 0B       		.uleb128 0xb
 4172 01ad 00       		.byte	0
 4173 01ae 00       		.byte	0
 4174 01af 24       		.uleb128 0x24
 4175 01b0 2E       		.uleb128 0x2e
 4176 01b1 01       		.byte	0x1
 4177 01b2 3F       		.uleb128 0x3f
 4178 01b3 19       		.uleb128 0x19
 4179 01b4 03       		.uleb128 0x3
 4180 01b5 0E       		.uleb128 0xe
 4181 01b6 3A       		.uleb128 0x3a
 4182 01b7 0B       		.uleb128 0xb
 4183 01b8 3B       		.uleb128 0x3b
 4184 01b9 0B       		.uleb128 0xb
 4185 01ba 27       		.uleb128 0x27
 4186 01bb 19       		.uleb128 0x19
 4187 01bc 8701     		.uleb128 0x87
 4188 01be 19       		.uleb128 0x19
 4189 01bf 11       		.uleb128 0x11
 4190 01c0 01       		.uleb128 0x1
 4191 01c1 12       		.uleb128 0x12
 4192 01c2 06       		.uleb128 0x6
 4193 01c3 40       		.uleb128 0x40
 4194 01c4 18       		.uleb128 0x18
 4195 01c5 9742     		.uleb128 0x2117
 4196 01c7 19       		.uleb128 0x19
 4197 01c8 01       		.uleb128 0x1
 4198 01c9 13       		.uleb128 0x13
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 153


 4199 01ca 00       		.byte	0
 4200 01cb 00       		.byte	0
 4201 01cc 25       		.uleb128 0x25
 4202 01cd 1D       		.uleb128 0x1d
 4203 01ce 01       		.byte	0x1
 4204 01cf 31       		.uleb128 0x31
 4205 01d0 13       		.uleb128 0x13
 4206 01d1 11       		.uleb128 0x11
 4207 01d2 01       		.uleb128 0x1
 4208 01d3 12       		.uleb128 0x12
 4209 01d4 06       		.uleb128 0x6
 4210 01d5 58       		.uleb128 0x58
 4211 01d6 0B       		.uleb128 0xb
 4212 01d7 59       		.uleb128 0x59
 4213 01d8 0B       		.uleb128 0xb
 4214 01d9 01       		.uleb128 0x1
 4215 01da 13       		.uleb128 0x13
 4216 01db 00       		.byte	0
 4217 01dc 00       		.byte	0
 4218 01dd 26       		.uleb128 0x26
 4219 01de 05       		.uleb128 0x5
 4220 01df 00       		.byte	0
 4221 01e0 31       		.uleb128 0x31
 4222 01e1 13       		.uleb128 0x13
 4223 01e2 02       		.uleb128 0x2
 4224 01e3 17       		.uleb128 0x17
 4225 01e4 00       		.byte	0
 4226 01e5 00       		.byte	0
 4227 01e6 27       		.uleb128 0x27
 4228 01e7 0B       		.uleb128 0xb
 4229 01e8 01       		.byte	0x1
 4230 01e9 11       		.uleb128 0x11
 4231 01ea 01       		.uleb128 0x1
 4232 01eb 12       		.uleb128 0x12
 4233 01ec 06       		.uleb128 0x6
 4234 01ed 01       		.uleb128 0x1
 4235 01ee 13       		.uleb128 0x13
 4236 01ef 00       		.byte	0
 4237 01f0 00       		.byte	0
 4238 01f1 28       		.uleb128 0x28
 4239 01f2 34       		.uleb128 0x34
 4240 01f3 00       		.byte	0
 4241 01f4 03       		.uleb128 0x3
 4242 01f5 0E       		.uleb128 0xe
 4243 01f6 3A       		.uleb128 0x3a
 4244 01f7 0B       		.uleb128 0xb
 4245 01f8 3B       		.uleb128 0x3b
 4246 01f9 0B       		.uleb128 0xb
 4247 01fa 49       		.uleb128 0x49
 4248 01fb 13       		.uleb128 0x13
 4249 01fc 02       		.uleb128 0x2
 4250 01fd 17       		.uleb128 0x17
 4251 01fe 00       		.byte	0
 4252 01ff 00       		.byte	0
 4253 0200 29       		.uleb128 0x29
 4254 0201 898201   		.uleb128 0x4109
 4255 0204 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 154


 4256 0205 11       		.uleb128 0x11
 4257 0206 01       		.uleb128 0x1
 4258 0207 31       		.uleb128 0x31
 4259 0208 13       		.uleb128 0x13
 4260 0209 00       		.byte	0
 4261 020a 00       		.byte	0
 4262 020b 2A       		.uleb128 0x2a
 4263 020c 898201   		.uleb128 0x4109
 4264 020f 01       		.byte	0x1
 4265 0210 11       		.uleb128 0x11
 4266 0211 01       		.uleb128 0x1
 4267 0212 31       		.uleb128 0x31
 4268 0213 13       		.uleb128 0x13
 4269 0214 01       		.uleb128 0x1
 4270 0215 13       		.uleb128 0x13
 4271 0216 00       		.byte	0
 4272 0217 00       		.byte	0
 4273 0218 2B       		.uleb128 0x2b
 4274 0219 8A8201   		.uleb128 0x410a
 4275 021c 00       		.byte	0
 4276 021d 02       		.uleb128 0x2
 4277 021e 18       		.uleb128 0x18
 4278 021f 9142     		.uleb128 0x2111
 4279 0221 18       		.uleb128 0x18
 4280 0222 00       		.byte	0
 4281 0223 00       		.byte	0
 4282 0224 2C       		.uleb128 0x2c
 4283 0225 898201   		.uleb128 0x4109
 4284 0228 01       		.byte	0x1
 4285 0229 11       		.uleb128 0x11
 4286 022a 01       		.uleb128 0x1
 4287 022b 31       		.uleb128 0x31
 4288 022c 13       		.uleb128 0x13
 4289 022d 00       		.byte	0
 4290 022e 00       		.byte	0
 4291 022f 2D       		.uleb128 0x2d
 4292 0230 2E       		.uleb128 0x2e
 4293 0231 01       		.byte	0x1
 4294 0232 3F       		.uleb128 0x3f
 4295 0233 19       		.uleb128 0x19
 4296 0234 03       		.uleb128 0x3
 4297 0235 0E       		.uleb128 0xe
 4298 0236 3A       		.uleb128 0x3a
 4299 0237 0B       		.uleb128 0xb
 4300 0238 3B       		.uleb128 0x3b
 4301 0239 0B       		.uleb128 0xb
 4302 023a 27       		.uleb128 0x27
 4303 023b 19       		.uleb128 0x19
 4304 023c 49       		.uleb128 0x49
 4305 023d 13       		.uleb128 0x13
 4306 023e 8701     		.uleb128 0x87
 4307 0240 19       		.uleb128 0x19
 4308 0241 11       		.uleb128 0x11
 4309 0242 01       		.uleb128 0x1
 4310 0243 12       		.uleb128 0x12
 4311 0244 06       		.uleb128 0x6
 4312 0245 40       		.uleb128 0x40
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 155


 4313 0246 18       		.uleb128 0x18
 4314 0247 9742     		.uleb128 0x2117
 4315 0249 19       		.uleb128 0x19
 4316 024a 01       		.uleb128 0x1
 4317 024b 13       		.uleb128 0x13
 4318 024c 00       		.byte	0
 4319 024d 00       		.byte	0
 4320 024e 2E       		.uleb128 0x2e
 4321 024f 1D       		.uleb128 0x1d
 4322 0250 00       		.byte	0
 4323 0251 31       		.uleb128 0x31
 4324 0252 13       		.uleb128 0x13
 4325 0253 11       		.uleb128 0x11
 4326 0254 01       		.uleb128 0x1
 4327 0255 12       		.uleb128 0x12
 4328 0256 06       		.uleb128 0x6
 4329 0257 58       		.uleb128 0x58
 4330 0258 0B       		.uleb128 0xb
 4331 0259 59       		.uleb128 0x59
 4332 025a 0B       		.uleb128 0xb
 4333 025b 00       		.byte	0
 4334 025c 00       		.byte	0
 4335 025d 2F       		.uleb128 0x2f
 4336 025e 1D       		.uleb128 0x1d
 4337 025f 00       		.byte	0
 4338 0260 31       		.uleb128 0x31
 4339 0261 13       		.uleb128 0x13
 4340 0262 11       		.uleb128 0x11
 4341 0263 01       		.uleb128 0x1
 4342 0264 12       		.uleb128 0x12
 4343 0265 06       		.uleb128 0x6
 4344 0266 58       		.uleb128 0x58
 4345 0267 0B       		.uleb128 0xb
 4346 0268 59       		.uleb128 0x59
 4347 0269 05       		.uleb128 0x5
 4348 026a 00       		.byte	0
 4349 026b 00       		.byte	0
 4350 026c 30       		.uleb128 0x30
 4351 026d 34       		.uleb128 0x34
 4352 026e 00       		.byte	0
 4353 026f 03       		.uleb128 0x3
 4354 0270 0E       		.uleb128 0xe
 4355 0271 3A       		.uleb128 0x3a
 4356 0272 0B       		.uleb128 0xb
 4357 0273 3B       		.uleb128 0x3b
 4358 0274 05       		.uleb128 0x5
 4359 0275 49       		.uleb128 0x49
 4360 0276 13       		.uleb128 0x13
 4361 0277 3F       		.uleb128 0x3f
 4362 0278 19       		.uleb128 0x19
 4363 0279 3C       		.uleb128 0x3c
 4364 027a 19       		.uleb128 0x19
 4365 027b 00       		.byte	0
 4366 027c 00       		.byte	0
 4367 027d 31       		.uleb128 0x31
 4368 027e 34       		.uleb128 0x34
 4369 027f 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 156


 4370 0280 03       		.uleb128 0x3
 4371 0281 0E       		.uleb128 0xe
 4372 0282 3A       		.uleb128 0x3a
 4373 0283 0B       		.uleb128 0xb
 4374 0284 3B       		.uleb128 0x3b
 4375 0285 0B       		.uleb128 0xb
 4376 0286 49       		.uleb128 0x49
 4377 0287 13       		.uleb128 0x13
 4378 0288 3F       		.uleb128 0x3f
 4379 0289 19       		.uleb128 0x19
 4380 028a 3C       		.uleb128 0x3c
 4381 028b 19       		.uleb128 0x19
 4382 028c 00       		.byte	0
 4383 028d 00       		.byte	0
 4384 028e 32       		.uleb128 0x32
 4385 028f 34       		.uleb128 0x34
 4386 0290 00       		.byte	0
 4387 0291 03       		.uleb128 0x3
 4388 0292 0E       		.uleb128 0xe
 4389 0293 3A       		.uleb128 0x3a
 4390 0294 0B       		.uleb128 0xb
 4391 0295 3B       		.uleb128 0x3b
 4392 0296 0B       		.uleb128 0xb
 4393 0297 49       		.uleb128 0x49
 4394 0298 13       		.uleb128 0x13
 4395 0299 3F       		.uleb128 0x3f
 4396 029a 19       		.uleb128 0x19
 4397 029b 02       		.uleb128 0x2
 4398 029c 18       		.uleb128 0x18
 4399 029d 00       		.byte	0
 4400 029e 00       		.byte	0
 4401 029f 33       		.uleb128 0x33
 4402 02a0 34       		.uleb128 0x34
 4403 02a1 00       		.byte	0
 4404 02a2 03       		.uleb128 0x3
 4405 02a3 08       		.uleb128 0x8
 4406 02a4 3A       		.uleb128 0x3a
 4407 02a5 0B       		.uleb128 0xb
 4408 02a6 3B       		.uleb128 0x3b
 4409 02a7 0B       		.uleb128 0xb
 4410 02a8 49       		.uleb128 0x49
 4411 02a9 13       		.uleb128 0x13
 4412 02aa 3F       		.uleb128 0x3f
 4413 02ab 19       		.uleb128 0x19
 4414 02ac 3C       		.uleb128 0x3c
 4415 02ad 19       		.uleb128 0x19
 4416 02ae 00       		.byte	0
 4417 02af 00       		.byte	0
 4418 02b0 34       		.uleb128 0x34
 4419 02b1 2E       		.uleb128 0x2e
 4420 02b2 00       		.byte	0
 4421 02b3 3F       		.uleb128 0x3f
 4422 02b4 19       		.uleb128 0x19
 4423 02b5 3C       		.uleb128 0x3c
 4424 02b6 19       		.uleb128 0x19
 4425 02b7 6E       		.uleb128 0x6e
 4426 02b8 0E       		.uleb128 0xe
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 157


 4427 02b9 03       		.uleb128 0x3
 4428 02ba 0E       		.uleb128 0xe
 4429 02bb 3A       		.uleb128 0x3a
 4430 02bc 0B       		.uleb128 0xb
 4431 02bd 3B       		.uleb128 0x3b
 4432 02be 0B       		.uleb128 0xb
 4433 02bf 00       		.byte	0
 4434 02c0 00       		.byte	0
 4435 02c1 35       		.uleb128 0x35
 4436 02c2 2E       		.uleb128 0x2e
 4437 02c3 00       		.byte	0
 4438 02c4 3F       		.uleb128 0x3f
 4439 02c5 19       		.uleb128 0x19
 4440 02c6 3C       		.uleb128 0x3c
 4441 02c7 19       		.uleb128 0x19
 4442 02c8 6E       		.uleb128 0x6e
 4443 02c9 0E       		.uleb128 0xe
 4444 02ca 03       		.uleb128 0x3
 4445 02cb 0E       		.uleb128 0xe
 4446 02cc 3A       		.uleb128 0x3a
 4447 02cd 0B       		.uleb128 0xb
 4448 02ce 3B       		.uleb128 0x3b
 4449 02cf 05       		.uleb128 0x5
 4450 02d0 00       		.byte	0
 4451 02d1 00       		.byte	0
 4452 02d2 00       		.byte	0
 4453              		.section	.debug_loc,"",%progbits
 4454              	.Ldebug_loc0:
 4455              	.LLST0:
 4456 0000 4C000000 		.4byte	.LVL6
 4457 0004 52000000 		.4byte	.LVL7
 4458 0008 0200     		.2byte	0x2
 4459 000a 31       		.byte	0x31
 4460 000b 9F       		.byte	0x9f
 4461 000c 00000000 		.4byte	0
 4462 0010 00000000 		.4byte	0
 4463              	.LLST2:
 4464 0014 4C000000 		.4byte	.LVL6
 4465 0018 52000000 		.4byte	.LVL7
 4466 001c 0600     		.2byte	0x6
 4467 001e 0C       		.byte	0xc
 4468 001f 80053240 		.4byte	0x40320580
 4469 0023 9F       		.byte	0x9f
 4470 0024 00000000 		.4byte	0
 4471 0028 00000000 		.4byte	0
 4472              	.LLST3:
 4473 002c 52000000 		.4byte	.LVL7
 4474 0030 5A000000 		.4byte	.LVL8
 4475 0034 0200     		.2byte	0x2
 4476 0036 31       		.byte	0x31
 4477 0037 9F       		.byte	0x9f
 4478 0038 00000000 		.4byte	0
 4479 003c 00000000 		.4byte	0
 4480              	.LLST4:
 4481 0040 52000000 		.4byte	.LVL7
 4482 0044 5A000000 		.4byte	.LVL8
 4483 0048 0200     		.2byte	0x2
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 158


 4484 004a 33       		.byte	0x33
 4485 004b 9F       		.byte	0x9f
 4486 004c 00000000 		.4byte	0
 4487 0050 00000000 		.4byte	0
 4488              	.LLST5:
 4489 0054 52000000 		.4byte	.LVL7
 4490 0058 5A000000 		.4byte	.LVL8
 4491 005c 0600     		.2byte	0x6
 4492 005e 0C       		.byte	0xc
 4493 005f 00003240 		.4byte	0x40320000
 4494 0063 9F       		.byte	0x9f
 4495 0064 00000000 		.4byte	0
 4496 0068 00000000 		.4byte	0
 4497              	.LLST6:
 4498 006c E2000000 		.4byte	.LVL15
 4499 0070 EA000000 		.4byte	.LVL16
 4500 0074 0200     		.2byte	0x2
 4501 0076 30       		.byte	0x30
 4502 0077 9F       		.byte	0x9f
 4503 0078 00000000 		.4byte	0
 4504 007c 00000000 		.4byte	0
 4505              	.LLST7:
 4506 0080 E2000000 		.4byte	.LVL15
 4507 0084 EA000000 		.4byte	.LVL16
 4508 0088 0200     		.2byte	0x2
 4509 008a 33       		.byte	0x33
 4510 008b 9F       		.byte	0x9f
 4511 008c 00000000 		.4byte	0
 4512 0090 00000000 		.4byte	0
 4513              	.LLST8:
 4514 0094 E2000000 		.4byte	.LVL15
 4515 0098 EA000000 		.4byte	.LVL16
 4516 009c 0600     		.2byte	0x6
 4517 009e 0C       		.byte	0xc
 4518 009f 00003240 		.4byte	0x40320000
 4519 00a3 9F       		.byte	0x9f
 4520 00a4 00000000 		.4byte	0
 4521 00a8 00000000 		.4byte	0
 4522              	.LLST9:
 4523 00ac EA000000 		.4byte	.LVL16
 4524 00b0 F2000000 		.4byte	.LVL17
 4525 00b4 0200     		.2byte	0x2
 4526 00b6 31       		.byte	0x31
 4527 00b7 9F       		.byte	0x9f
 4528 00b8 00000000 		.4byte	0
 4529 00bc 00000000 		.4byte	0
 4530              	.LLST10:
 4531 00c0 EA000000 		.4byte	.LVL16
 4532 00c4 F2000000 		.4byte	.LVL17
 4533 00c8 0200     		.2byte	0x2
 4534 00ca 33       		.byte	0x33
 4535 00cb 9F       		.byte	0x9f
 4536 00cc 00000000 		.4byte	0
 4537 00d0 00000000 		.4byte	0
 4538              	.LLST11:
 4539 00d4 EA000000 		.4byte	.LVL16
 4540 00d8 F2000000 		.4byte	.LVL17
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 159


 4541 00dc 0600     		.2byte	0x6
 4542 00de 0C       		.byte	0xc
 4543 00df 00003240 		.4byte	0x40320000
 4544 00e3 9F       		.byte	0x9f
 4545 00e4 00000000 		.4byte	0
 4546 00e8 00000000 		.4byte	0
 4547              	.LLST12:
 4548 00ec F2000000 		.4byte	.LVL17
 4549 00f0 F8000000 		.4byte	.LVL18
 4550 00f4 0200     		.2byte	0x2
 4551 00f6 31       		.byte	0x31
 4552 00f7 9F       		.byte	0x9f
 4553 00f8 00000000 		.4byte	0
 4554 00fc 00000000 		.4byte	0
 4555              	.LLST13:
 4556 0100 F2000000 		.4byte	.LVL17
 4557 0104 F8000000 		.4byte	.LVL18
 4558 0108 0200     		.2byte	0x2
 4559 010a 33       		.byte	0x33
 4560 010b 9F       		.byte	0x9f
 4561 010c 00000000 		.4byte	0
 4562 0110 00000000 		.4byte	0
 4563              	.LLST14:
 4564 0114 F2000000 		.4byte	.LVL17
 4565 0118 F8000000 		.4byte	.LVL18
 4566 011c 0600     		.2byte	0x6
 4567 011e 0C       		.byte	0xc
 4568 011f 00003240 		.4byte	0x40320000
 4569 0123 9F       		.byte	0x9f
 4570 0124 00000000 		.4byte	0
 4571 0128 00000000 		.4byte	0
 4572              	.LLST15:
 4573 012c F8000000 		.4byte	.LVL18
 4574 0130 00010000 		.4byte	.LVL19
 4575 0134 0200     		.2byte	0x2
 4576 0136 31       		.byte	0x31
 4577 0137 9F       		.byte	0x9f
 4578 0138 00000000 		.4byte	0
 4579 013c 00000000 		.4byte	0
 4580              	.LLST17:
 4581 0140 F8000000 		.4byte	.LVL18
 4582 0144 00010000 		.4byte	.LVL19
 4583 0148 0600     		.2byte	0x6
 4584 014a 0C       		.byte	0xc
 4585 014b 80053240 		.4byte	0x40320580
 4586 014f 9F       		.byte	0x9f
 4587 0150 00000000 		.4byte	0
 4588 0154 00000000 		.4byte	0
 4589              	.LLST18:
 4590 0158 0C010000 		.4byte	.LVL20
 4591 015c 12010000 		.4byte	.LVL21
 4592 0160 0200     		.2byte	0x2
 4593 0162 30       		.byte	0x30
 4594 0163 9F       		.byte	0x9f
 4595 0164 12010000 		.4byte	.LVL21
 4596 0168 28010000 		.4byte	.LVL26
 4597 016c 0100     		.2byte	0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 160


 4598 016e 55       		.byte	0x55
 4599 016f 28010000 		.4byte	.LVL26
 4600 0173 2A010000 		.4byte	.LVL27
 4601 0177 0100     		.2byte	0x1
 4602 0179 50       		.byte	0x50
 4603 017a 2A010000 		.4byte	.LVL27
 4604 017e 70010000 		.4byte	.LVL30
 4605 0182 0100     		.2byte	0x1
 4606 0184 55       		.byte	0x55
 4607 0185 00000000 		.4byte	0
 4608 0189 00000000 		.4byte	0
 4609              	.LLST19:
 4610 018d 0C010000 		.4byte	.LVL20
 4611 0191 12010000 		.4byte	.LVL21
 4612 0195 0200     		.2byte	0x2
 4613 0197 30       		.byte	0x30
 4614 0198 9F       		.byte	0x9f
 4615 0199 12010000 		.4byte	.LVL21
 4616 019d 70010000 		.4byte	.LVL30
 4617 01a1 0100     		.2byte	0x1
 4618 01a3 54       		.byte	0x54
 4619 01a4 00000000 		.4byte	0
 4620 01a8 00000000 		.4byte	0
 4621              	.LLST20:
 4622 01ac 0A000000 		.4byte	.LVL33
 4623 01b0 10000000 		.4byte	.LVL34
 4624 01b4 0200     		.2byte	0x2
 4625 01b6 31       		.byte	0x31
 4626 01b7 9F       		.byte	0x9f
 4627 01b8 00000000 		.4byte	0
 4628 01bc 00000000 		.4byte	0
 4629              	.LLST21:
 4630 01c0 0A000000 		.4byte	.LVL33
 4631 01c4 10000000 		.4byte	.LVL34
 4632 01c8 0200     		.2byte	0x2
 4633 01ca 32       		.byte	0x32
 4634 01cb 9F       		.byte	0x9f
 4635 01cc 00000000 		.4byte	0
 4636 01d0 00000000 		.4byte	0
 4637              	.LLST22:
 4638 01d4 0A000000 		.4byte	.LVL33
 4639 01d8 10000000 		.4byte	.LVL34
 4640 01dc 0600     		.2byte	0x6
 4641 01de 0C       		.byte	0xc
 4642 01df 80043240 		.4byte	0x40320480
 4643 01e3 9F       		.byte	0x9f
 4644 01e4 00000000 		.4byte	0
 4645 01e8 00000000 		.4byte	0
 4646              	.LLST23:
 4647 01ec 16000000 		.4byte	.LVL35
 4648 01f0 20000000 		.4byte	.LVL36
 4649 01f4 0100     		.2byte	0x1
 4650 01f6 53       		.byte	0x53
 4651 01f7 00000000 		.4byte	0
 4652 01fb 00000000 		.4byte	0
 4653              	.LLST24:
 4654 01ff 36000000 		.4byte	.LVL37
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 161


 4655 0203 40000000 		.4byte	.LVL38
 4656 0207 0200     		.2byte	0x2
 4657 0209 30       		.byte	0x30
 4658 020a 9F       		.byte	0x9f
 4659 020b 00000000 		.4byte	0
 4660 020f 00000000 		.4byte	0
 4661              	.LLST25:
 4662 0213 36000000 		.4byte	.LVL37
 4663 0217 40000000 		.4byte	.LVL38
 4664 021b 0600     		.2byte	0x6
 4665 021d 0C       		.byte	0xc
 4666 021e 80063240 		.4byte	0x40320680
 4667 0222 9F       		.byte	0x9f
 4668 0223 00000000 		.4byte	0
 4669 0227 00000000 		.4byte	0
 4670              	.LLST26:
 4671 022b 46000000 		.4byte	.LVL39
 4672 022f 50000000 		.4byte	.LVL40
 4673 0233 0100     		.2byte	0x1
 4674 0235 53       		.byte	0x53
 4675 0236 00000000 		.4byte	0
 4676 023a 00000000 		.4byte	0
 4677              	.LLST27:
 4678 023e 6C000000 		.4byte	.LVL43
 4679 0242 82000000 		.4byte	.LVL44
 4680 0246 0100     		.2byte	0x1
 4681 0248 53       		.byte	0x53
 4682 0249 00000000 		.4byte	0
 4683 024d 00000000 		.4byte	0
 4684              	.LLST28:
 4685 0251 82000000 		.4byte	.LVL44
 4686 0255 8C000000 		.4byte	.LVL45
 4687 0259 0100     		.2byte	0x1
 4688 025b 53       		.byte	0x53
 4689 025c 8C000000 		.4byte	.LVL45
 4690 0260 98000000 		.4byte	.LVL46
 4691 0264 0200     		.2byte	0x2
 4692 0266 74       		.byte	0x74
 4693 0267 00       		.sleb128 0
 4694 0268 00000000 		.4byte	0
 4695 026c 00000000 		.4byte	0
 4696              		.section	.debug_aranges,"",%progbits
 4697 0000 24000000 		.4byte	0x24
 4698 0004 0200     		.2byte	0x2
 4699 0006 00000000 		.4byte	.Ldebug_info0
 4700 000a 04       		.byte	0x4
 4701 000b 00       		.byte	0
 4702 000c 0000     		.2byte	0
 4703 000e 0000     		.2byte	0
 4704 0010 00000000 		.4byte	.LFB660
 4705 0014 B8010000 		.4byte	.LFE660-.LFB660
 4706 0018 00000000 		.4byte	.LFB661
 4707 001c 08010000 		.4byte	.LFE661-.LFB661
 4708 0020 00000000 		.4byte	0
 4709 0024 00000000 		.4byte	0
 4710              		.section	.debug_ranges,"",%progbits
 4711              	.Ldebug_ranges0:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 162


 4712 0000 00000000 		.4byte	.LFB660
 4713 0004 B8010000 		.4byte	.LFE660
 4714 0008 00000000 		.4byte	.LFB661
 4715 000c 08010000 		.4byte	.LFE661
 4716 0010 00000000 		.4byte	0
 4717 0014 00000000 		.4byte	0
 4718              		.section	.debug_line,"",%progbits
 4719              	.Ldebug_line0:
 4720 0000 C3060000 		.section	.debug_str,"MS",%progbits,1
 4720      0200E505 
 4720      00000201 
 4720      FB0E0D00 
 4720      01010101 
 4721              	.LASF137:
 4722 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4722      696E7465 
 4722      72727570 
 4722      74735F35 
 4722      5F495251 
 4723              	.LASF62:
 4724 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4724      735F696E 
 4724      74657272 
 4724      75707473 
 4724      5F647730 
 4725              	.LASF203:
 4726 0032 52455345 		.ascii	"RESERVED\000"
 4726      52564544 
 4726      00
 4727              	.LASF211:
 4728 003b 5644445F 		.ascii	"VDD_ACTIVE\000"
 4728      41435449 
 4728      564500
 4729              	.LASF207:
 4730 0046 494E5452 		.ascii	"INTR_CAUSE0\000"
 4730      5F434155 
 4730      53453000 
 4731              	.LASF208:
 4732 0052 494E5452 		.ascii	"INTR_CAUSE1\000"
 4732      5F434155 
 4732      53453100 
 4733              	.LASF209:
 4734 005e 494E5452 		.ascii	"INTR_CAUSE2\000"
 4734      5F434155 
 4734      53453200 
 4735              	.LASF343:
 4736 006a 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4736      625F7363 
 4736      625F7370 
 4736      695F6861 
 4736      6E646C65 
 4737              	.LASF123:
 4738 0088 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4738      6D5F315F 
 4738      696E7465 
 4738      72727570 
 4738      74735F31 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 163


 4739              	.LASF381:
 4740 00a3 73746F70 		.ascii	"stopInputMode\000"
 4740      496E7075 
 4740      744D6F64 
 4740      6500
 4741              	.LASF440:
 4742 00b1 53746172 		.ascii	"Start_Oxymeter\000"
 4742      745F4F78 
 4742      796D6574 
 4742      657200
 4743              	.LASF464:
 4744 00c0 6D61696E 		.ascii	"main_cm4.c\000"
 4744      5F636D34 
 4744      2E6300
 4745              	.LASF406:
 4746 00cb 63795F64 		.ascii	"cy_device\000"
 4746      65766963 
 4746      6500
 4747              	.LASF142:
 4748 00d5 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4748      696E7465 
 4748      72727570 
 4748      74735F31 
 4748      305F4952 
 4749              	.LASF449:
 4750 00ec 64726177 		.ascii	"draw_SousMenu\000"
 4750      5F536F75 
 4750      734D656E 
 4750      7500
 4751              	.LASF290:
 4752 00fa 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4752      73436D30 
 4752      436C6F63 
 4752      6B43746C 
 4752      4F666673 
 4753              	.LASF67:
 4754 0111 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4754      735F696E 
 4754      74657272 
 4754      75707473 
 4754      5F647730 
 4755              	.LASF324:
 4756 012d 6D617374 		.ascii	"masterStatus\000"
 4756      65725374 
 4756      61747573 
 4756      00
 4757              	.LASF409:
 4758 013a 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 4758      494E4B5F 
 4758      5350494D 
 4758      5F636F6E 
 4758      74657874 
 4759              	.LASF426:
 4760 014f 48525F6D 		.ascii	"HR_max_alarm\000"
 4760      61785F61 
 4760      6C61726D 
 4760      00
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 164


 4761              	.LASF54:
 4762 015c 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4762      335F696E 
 4762      74657272 
 4762      7570745F 
 4762      4952516E 
 4763              	.LASF457:
 4764 0171 4755495F 		.ascii	"GUI_SetPenSize\000"
 4764      53657450 
 4764      656E5369 
 4764      7A6500
 4765              	.LASF423:
 4766 0180 43757272 		.ascii	"Current_LED1\000"
 4766      656E745F 
 4766      4C454431 
 4766      00
 4767              	.LASF424:
 4768 018d 43757272 		.ascii	"Current_LED2\000"
 4768      656E745F 
 4768      4C454432 
 4768      00
 4769              	.LASF357:
 4770 019a 74785374 		.ascii	"txStatus\000"
 4770      61747573 
 4770      00
 4771              	.LASF222:
 4772 01a3 70657269 		.ascii	"periBase\000"
 4772      42617365 
 4772      00
 4773              	.LASF314:
 4774 01ac 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4774      74635F73 
 4774      7973696E 
 4774      745F7400 
 4775              	.LASF444:
 4776 01bc 4D41585F 		.ascii	"MAX_ReadFIFO\000"
 4776      52656164 
 4776      4649464F 
 4776      00
 4777              	.LASF221:
 4778 01c9 666C6173 		.ascii	"flashcBase\000"
 4778      68634261 
 4778      736500
 4779              	.LASF90:
 4780 01d4 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4780      735F696E 
 4780      74657272 
 4780      75707473 
 4780      5F647731 
 4781              	.LASF268:
 4782 01f1 64774368 		.ascii	"dwChSize\000"
 4782      53697A65 
 4782      00
 4783              	.LASF459:
 4784 01fa 4755495F 		.ascii	"GUI_SetBkColor\000"
 4784      53657442 
 4784      6B436F6C 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 165


 4784      6F7200
 4785              	.LASF39:
 4786 0209 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4786      735F696E 
 4786      74657272 
 4786      75707473 
 4786      5F697063 
 4787              	.LASF172:
 4788 0225 756E7369 		.ascii	"unsigned int\000"
 4788      676E6564 
 4788      20696E74 
 4788      00
 4789              	.LASF319:
 4790 0232 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 4790      625F7363 
 4790      625F6932 
 4790      635F6861 
 4790      6E646C65 
 4791              	.LASF46:
 4792 0250 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4792      735F696E 
 4792      74657272 
 4792      75707473 
 4792      5F697063 
 4793              	.LASF443:
 4794 026d 7365745F 		.ascii	"set_LED_current\000"
 4794      4C45445F 
 4794      63757272 
 4794      656E7400 
 4795              	.LASF250:
 4796 027d 736D6966 		.ascii	"smifDeviceNr\000"
 4796      44657669 
 4796      63654E72 
 4796      00
 4797              	.LASF280:
 4798 028a 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4798      44697643 
 4798      6D645061 
 4798      54797065 
 4798      53656C50 
 4799              	.LASF115:
 4800 02a1 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4800      6D5F315F 
 4800      696E7465 
 4800      72727570 
 4800      74735F37 
 4801              	.LASF327:
 4802 02bb 6D617374 		.ascii	"masterBuffer\000"
 4802      65724275 
 4802      66666572 
 4802      00
 4803              	.LASF352:
 4804 02c8 74784275 		.ascii	"txBufIdx\000"
 4804      66496478 
 4804      00
 4805              	.LASF140:
 4806 02d1 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 166


 4806      696E7465 
 4806      72727570 
 4806      74735F38 
 4806      5F495251 
 4807              	.LASF380:
 4808 02e7 73746172 		.ascii	"startInput\000"
 4808      74496E70 
 4808      757400
 4809              	.LASF76:
 4810 02f2 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4810      735F696E 
 4810      74657272 
 4810      75707473 
 4810      5F647731 
 4811              	.LASF413:
 4812 030e 424D495F 		.ascii	"BMI_I2C_context\000"
 4812      4932435F 
 4812      636F6E74 
 4812      65787400 
 4813              	.LASF166:
 4814 031e 5F5F696E 		.ascii	"__int32_t\000"
 4814      7433325F 
 4814      7400
 4815              	.LASF33:
 4816 0328 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4816      5F696E74 
 4816      65727275 
 4816      70745F63 
 4816      7462735F 
 4817              	.LASF246:
 4818 0341 73727373 		.ascii	"srssNumClkpath\000"
 4818      4E756D43 
 4818      6C6B7061 
 4818      746800
 4819              	.LASF220:
 4820 0350 63707573 		.ascii	"cpussBase\000"
 4820      73426173 
 4820      6500
 4821              	.LASF337:
 4822 035a 736C6176 		.ascii	"slaveRxBuffer\000"
 4822      65527842 
 4822      75666665 
 4822      7200
 4823              	.LASF345:
 4824 0368 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 4824      74635F73 
 4824      63625F73 
 4824      70695F63 
 4824      6F6E7465 
 4825              	.LASF453:
 4826 037f 43617053 		.ascii	"CapSense_Start\000"
 4826      656E7365 
 4826      5F537461 
 4826      727400
 4827              	.LASF30:
 4828 038e 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4828      5F696E74 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 167


 4828      65727275 
 4828      70745F6D 
 4828      63776474 
 4829              	.LASF391:
 4830 03aa 5F5F4953 		.ascii	"__ISB\000"
 4830      4200
 4831              	.LASF12:
 4832 03b0 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4832      5F696E74 
 4832      65727275 
 4832      7074735F 
 4832      6770696F 
 4833              	.LASF341:
 4834 03cc 63624164 		.ascii	"cbAddr\000"
 4834      647200
 4835              	.LASF73:
 4836 03d3 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4836      735F696E 
 4836      74657272 
 4836      75707473 
 4836      5F647730 
 4837              	.LASF316:
 4838 03f0 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4838      43425F49 
 4838      32435F41 
 4838      434B00
 4839              	.LASF382:
 4840 03ff 73746F70 		.ascii	"stopInput\000"
 4840      496E7075 
 4840      7400
 4841              	.LASF360:
 4842 0409 72785269 		.ascii	"rxRingBufSize\000"
 4842      6E674275 
 4842      6653697A 
 4842      6500
 4843              	.LASF25:
 4844 0417 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4844      5F696E74 
 4844      65727275 
 4844      70745F67 
 4844      70696F5F 
 4845              	.LASF149:
 4846 0430 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4846      6F73735F 
 4846      696E7465 
 4846      72727570 
 4846      745F6932 
 4847              	.LASF421:
 4848 044b 464C4147 		.ascii	"FLAG_modif\000"
 4848      5F6D6F64 
 4848      696600
 4849              	.LASF129:
 4850 0456 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4850      6D5F315F 
 4850      696E7465 
 4850      72727570 
 4850      74735F32 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 168


 4851              	.LASF27:
 4852 0471 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4852      6D705F69 
 4852      6E746572 
 4852      72757074 
 4852      5F495251 
 4853              	.LASF276:
 4854 0487 70657269 		.ascii	"periTrGrSize\000"
 4854      54724772 
 4854      53697A65 
 4854      00
 4855              	.LASF107:
 4856 0494 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4856      6D5F305F 
 4856      696E7465 
 4856      72727570 
 4856      74735F37 
 4857              	.LASF392:
 4858 04ae 5F5F4453 		.ascii	"__DSB\000"
 4858      4200
 4859              	.LASF279:
 4860 04b4 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4860      44697643 
 4860      6D645061 
 4860      44697653 
 4860      656C506F 
 4861              	.LASF441:
 4862 04ca 64726177 		.ascii	"drawWaiting\000"
 4862      57616974 
 4862      696E6700 
 4863              	.LASF256:
 4864 04d6 63727970 		.ascii	"cryptoMemSize\000"
 4864      746F4D65 
 4864      6D53697A 
 4864      6500
 4865              	.LASF302:
 4866 04e4 63707573 		.ascii	"cpussRam1Ctl0\000"
 4866      7352616D 
 4866      3143746C 
 4866      3000
 4867              	.LASF437:
 4868 04f2 43617053 		.ascii	"CapSense_IsBusy\000"
 4868      656E7365 
 4868      5F497342 
 4868      75737900 
 4869              	.LASF304:
 4870 0502 69706353 		.ascii	"ipcStructSize\000"
 4870      74727563 
 4870      7453697A 
 4870      6500
 4871              	.LASF317:
 4872 0510 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 4872      43425F49 
 4872      32435F4E 
 4872      414B00
 4873              	.LASF244:
 4874 051f 63707573 		.ascii	"cpussFmIrq\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 169


 4874      73466D49 
 4874      727100
 4875              	.LASF102:
 4876 052a 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4876      6D5F305F 
 4876      696E7465 
 4876      72727570 
 4876      74735F32 
 4877              	.LASF320:
 4878 0544 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 4878      625F7363 
 4878      625F6932 
 4878      635F6861 
 4878      6E646C65 
 4879              	.LASF371:
 4880 0560 636F6D70 		.ascii	"compare0\000"
 4880      61726530 
 4880      00
 4881              	.LASF372:
 4882 0569 636F6D70 		.ascii	"compare1\000"
 4882      61726531 
 4882      00
 4883              	.LASF463:
 4884 0572 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4884      43313120 
 4884      352E342E 
 4884      31203230 
 4884      31363036 
 4885 05a5 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4885      20726576 
 4885      6973696F 
 4885      6E203233 
 4885      37373135 
 4886 05d8 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4886      70202D6D 
 4886      6670753D 
 4886      66707634 
 4886      2D73702D 
 4887 060b 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4887      6F6E7320 
 4887      2D666661 
 4887      742D6C74 
 4887      6F2D6F62 
 4888              	.LASF146:
 4889 0625 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4889      696E7465 
 4889      72727570 
 4889      74735F31 
 4889      345F4952 
 4890              	.LASF344:
 4891 063c 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 4891      74635F73 
 4891      63625F69 
 4891      32635F63 
 4891      6F6E7465 
 4892              	.LASF278:
 4893 0653 70657269 		.ascii	"periDivCmdTypeSelPos\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 170


 4893      44697643 
 4893      6D645479 
 4893      70655365 
 4893      6C506F73 
 4894              	.LASF295:
 4895 0668 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4895      73547269 
 4895      6D52616D 
 4895      43746C4F 
 4895      66667365 
 4896              	.LASF403:
 4897 067e 62757474 		.ascii	"button0_pressed\000"
 4897      6F6E305F 
 4897      70726573 
 4897      73656400 
 4898              	.LASF139:
 4899 068e 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4899      696E7465 
 4899      72727570 
 4899      74735F37 
 4899      5F495251 
 4900              	.LASF200:
 4901 06a4 4346475F 		.ascii	"CFG_IN\000"
 4901      494E00
 4902              	.LASF28:
 4903 06ab 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4903      385F696E 
 4903      74657272 
 4903      7570745F 
 4903      4952516E 
 4904              	.LASF3:
 4905 06c0 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4905      72794D61 
 4905      6E616765 
 4905      6D656E74 
 4905      5F495251 
 4906              	.LASF333:
 4907 06d6 736C6176 		.ascii	"slaveTxBuffer\000"
 4907      65547842 
 4907      75666665 
 4907      7200
 4908              	.LASF125:
 4909 06e4 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4909      6D5F315F 
 4909      696E7465 
 4909      72727570 
 4909      74735F31 
 4910              	.LASF134:
 4911 06ff 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4911      696E7465 
 4911      72727570 
 4911      74735F32 
 4911      5F495251 
 4912              	.LASF335:
 4913 0715 736C6176 		.ascii	"slaveTxBufferIdx\000"
 4913      65547842 
 4913      75666665 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 171


 4913      72496478 
 4913      00
 4914              	.LASF177:
 4915 0726 75696E74 		.ascii	"uint32_t\000"
 4915      33325F74 
 4915      00
 4916              	.LASF370:
 4917 072f 636F6D70 		.ascii	"compareOrCapture\000"
 4917      6172654F 
 4917      72436170 
 4917      74757265 
 4917      00
 4918              	.LASF401:
 4919 0740 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 4919      50494F5F 
 4919      436C6561 
 4919      72496E74 
 4919      65727275 
 4920              	.LASF23:
 4921 0757 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4921      5F696E74 
 4921      65727275 
 4921      7074735F 
 4921      6770696F 
 4922              	.LASF216:
 4923 0774 4750494F 		.ascii	"GPIO_V1_Type\000"
 4923      5F56315F 
 4923      54797065 
 4923      00
 4924              	.LASF288:
 4925 0781 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4925      50727443 
 4925      66674F75 
 4925      744F6666 
 4925      73657400 
 4926              	.LASF178:
 4927 0795 49534552 		.ascii	"ISER\000"
 4927      00
 4928              	.LASF195:
 4929 079a 494E5452 		.ascii	"INTR\000"
 4929      00
 4930              	.LASF171:
 4931 079f 6C6F6E67 		.ascii	"long long unsigned int\000"
 4931      206C6F6E 
 4931      6720756E 
 4931      7369676E 
 4931      65642069 
 4932              	.LASF193:
 4933 07b6 4F55545F 		.ascii	"OUT_SET\000"
 4933      53455400 
 4934              	.LASF64:
 4935 07be 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4935      735F696E 
 4935      74657272 
 4935      75707473 
 4935      5F647730 
 4936              	.LASF364:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 172


 4937 07da 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 4937      74635F73 
 4937      63625F75 
 4937      6172745F 
 4937      636F6E74 
 4938              	.LASF252:
 4939 07f4 65704D6F 		.ascii	"epMonitorNr\000"
 4939      6E69746F 
 4939      724E7200 
 4940              	.LASF393:
 4941 0800 62617365 		.ascii	"base\000"
 4941      00
 4942              	.LASF442:
 4943 0805 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 4943      79734C69 
 4943      625F4465 
 4943      6C617900 
 4944              	.LASF181:
 4945 0815 52534552 		.ascii	"RSERVED1\000"
 4945      56454431 
 4945      00
 4946              	.LASF356:
 4947 081e 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4947      74635F73 
 4947      63625F75 
 4947      6172745F 
 4947      636F6E74 
 4948              	.LASF192:
 4949 0836 4F55545F 		.ascii	"OUT_CLR\000"
 4949      434C5200 
 4950              	.LASF378:
 4951 083e 72656C6F 		.ascii	"reloadInput\000"
 4951      6164496E 
 4951      70757400 
 4952              	.LASF174:
 4953 084a 696E7431 		.ascii	"int16_t\000"
 4953      365F7400 
 4954              	.LASF287:
 4955 0852 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4955      50727443 
 4955      6667496E 
 4955      4F666673 
 4955      657400
 4956              	.LASF87:
 4957 0865 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4957      735F696E 
 4957      74657272 
 4957      75707473 
 4957      5F647731 
 4958              	.LASF154:
 4959 0882 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4959      696E7465 
 4959      72727570 
 4959      745F6D65 
 4959      645F4952 
 4960              	.LASF16:
 4961 0899 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 173


 4961      5F696E74 
 4961      65727275 
 4961      7074735F 
 4961      6770696F 
 4962              	.LASF259:
 4963 08b5 666C6173 		.ascii	"flashWriteDelay\000"
 4963      68577269 
 4963      74654465 
 4963      6C617900 
 4964              	.LASF451:
 4965 08c5 55415254 		.ascii	"UART_Start\000"
 4965      5F537461 
 4965      727400
 4966              	.LASF284:
 4967 08d0 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4967      44697632 
 4967      345F3543 
 4967      746C4F66 
 4967      66736574 
 4968              	.LASF289:
 4969 08e5 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4969      50727443 
 4969      66675369 
 4969      6F4F6666 
 4969      73657400 
 4970              	.LASF397:
 4971 08f9 43795F47 		.ascii	"Cy_GPIO_Write\000"
 4971      50494F5F 
 4971      57726974 
 4971      6500
 4972              	.LASF48:
 4973 0907 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4973      735F696E 
 4973      74657272 
 4973      75707473 
 4973      5F697063 
 4974              	.LASF243:
 4975 0924 63707573 		.ascii	"cpussIpc0Irq\000"
 4975      73497063 
 4975      30497271 
 4975      00
 4976              	.LASF452:
 4977 0931 43795F53 		.ascii	"Cy_SysInt_Init\000"
 4977      7973496E 
 4977      745F496E 
 4977      697400
 4978              	.LASF248:
 4979 0940 73727373 		.ascii	"srssNumHfroot\000"
 4979      4E756D48 
 4979      66726F6F 
 4979      7400
 4980              	.LASF117:
 4981 094e 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4981      6D5F315F 
 4981      696E7465 
 4981      72727570 
 4981      74735F39 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 174


 4982              	.LASF348:
 4983 0968 72784275 		.ascii	"rxBufSize\000"
 4983      6653697A 
 4983      6500
 4984              	.LASF415:
 4985 0972 7853656D 		.ascii	"xSemaphoreI2C_BMI\000"
 4985      6170686F 
 4985      72654932 
 4985      435F424D 
 4985      4900
 4986              	.LASF419:
 4987 0984 464C4147 		.ascii	"FLAG_option\000"
 4987      5F6F7074 
 4987      696F6E00 
 4988              	.LASF223:
 4989 0990 75646242 		.ascii	"udbBase\000"
 4989      61736500 
 4990              	.LASF334:
 4991 0998 736C6176 		.ascii	"slaveTxBufferSize\000"
 4991      65547842 
 4991      75666665 
 4991      7253697A 
 4991      6500
 4992              	.LASF51:
 4993 09aa 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4993      305F696E 
 4993      74657272 
 4993      7570745F 
 4993      4952516E 
 4994              	.LASF447:
 4995 09bf 696E7465 		.ascii	"interpretation\000"
 4995      72707265 
 4995      74617469 
 4995      6F6E00
 4996              	.LASF112:
 4997 09ce 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4997      6D5F315F 
 4997      696E7465 
 4997      72727570 
 4997      74735F34 
 4998              	.LASF430:
 4999 09e8 44435F52 		.ascii	"DC_RED\000"
 4999      454400
 5000              	.LASF292:
 5001 09ef 63707573 		.ascii	"cpussCm4StatusOffset\000"
 5001      73436D34 
 5001      53746174 
 5001      75734F66 
 5001      66736574 
 5002              	.LASF249:
 5003 0a04 70657269 		.ascii	"periClockNr\000"
 5003      436C6F63 
 5003      6B4E7200 
 5004              	.LASF379:
 5005 0a10 73746172 		.ascii	"startInputMode\000"
 5005      74496E70 
 5005      75744D6F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 175


 5005      646500
 5006              	.LASF151:
 5007 0a1f 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 5007      696C655F 
 5007      696E7465 
 5007      72727570 
 5007      745F4952 
 5008              	.LASF375:
 5009 0a36 63617074 		.ascii	"captureInputMode\000"
 5009      75726549 
 5009      6E707574 
 5009      4D6F6465 
 5009      00
 5010              	.LASF21:
 5011 0a47 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 5011      5F696E74 
 5011      65727275 
 5011      7074735F 
 5011      6770696F 
 5012              	.LASF120:
 5013 0a64 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 5013      6D5F315F 
 5013      696E7465 
 5013      72727570 
 5013      74735F31 
 5014              	.LASF229:
 5015 0a7f 63727970 		.ascii	"cryptoBase\000"
 5015      746F4261 
 5015      736500
 5016              	.LASF43:
 5017 0a8a 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 5017      735F696E 
 5017      74657272 
 5017      75707473 
 5017      5F697063 
 5018              	.LASF395:
 5019 0aa6 76616C75 		.ascii	"value\000"
 5019      6500
 5020              	.LASF201:
 5021 0aac 4346475F 		.ascii	"CFG_OUT\000"
 5021      4F555400 
 5022              	.LASF358:
 5023 0ab4 72785374 		.ascii	"rxStatus\000"
 5023      61747573 
 5023      00
 5024              	.LASF347:
 5025 0abd 72784275 		.ascii	"rxBuf\000"
 5025      6600
 5026              	.LASF131:
 5027 0ac3 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 5027      6D5F315F 
 5027      696E7465 
 5027      72727570 
 5027      74735F32 
 5028              	.LASF265:
 5029 0ade 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 5029      6843746C 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 176


 5029      4D61696E 
 5029      57733346 
 5029      72657100 
 5030              	.LASF160:
 5031 0af2 4952516E 		.ascii	"IRQn_Type\000"
 5031      5F547970 
 5031      6500
 5032              	.LASF247:
 5033 0afc 73727373 		.ascii	"srssNumPll\000"
 5033      4E756D50 
 5033      6C6C00
 5034              	.LASF329:
 5035 0b07 6D617374 		.ascii	"masterBufferIdx\000"
 5035      65724275 
 5035      66666572 
 5035      49647800 
 5036              	.LASF143:
 5037 0b17 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 5037      696E7465 
 5037      72727570 
 5037      74735F31 
 5037      315F4952 
 5038              	.LASF37:
 5039 0b2e 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 5039      735F696E 
 5039      74657272 
 5039      75707473 
 5039      5F697063 
 5040              	.LASF104:
 5041 0b4a 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 5041      6D5F305F 
 5041      696E7465 
 5041      72727570 
 5041      74735F34 
 5042              	.LASF258:
 5043 0b64 666C6173 		.ascii	"flashPipeRequired\000"
 5043      68506970 
 5043      65526571 
 5043      75697265 
 5043      6400
 5044              	.LASF340:
 5045 0b76 63624576 		.ascii	"cbEvents\000"
 5045      656E7473 
 5045      00
 5046              	.LASF84:
 5047 0b7f 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 5047      735F696E 
 5047      74657272 
 5047      75707473 
 5047      5F647731 
 5048              	.LASF315:
 5049 0b9b 5F426F6F 		.ascii	"_Bool\000"
 5049      6C00
 5050              	.LASF113:
 5051 0ba1 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 5051      6D5F315F 
 5051      696E7465 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 177


 5051      72727570 
 5051      74735F35 
 5052              	.LASF262:
 5053 0bbb 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 5053      6843746C 
 5053      4D61696E 
 5053      57733046 
 5053      72657100 
 5054              	.LASF321:
 5055 0bcf 75736552 		.ascii	"useRxFifo\000"
 5055      78466966 
 5055      6F00
 5056              	.LASF212:
 5057 0bd9 5644445F 		.ascii	"VDD_INTR\000"
 5057      494E5452 
 5057      00
 5058              	.LASF226:
 5059 0be2 6770696F 		.ascii	"gpioBase\000"
 5059      42617365 
 5059      00
 5060              	.LASF156:
 5061 0beb 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 5061      5F696E74 
 5061      65727275 
 5061      70745F64 
 5061      6163735F 
 5062              	.LASF109:
 5063 0c04 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 5063      6D5F315F 
 5063      696E7465 
 5063      72727570 
 5063      74735F31 
 5064              	.LASF136:
 5065 0c1e 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 5065      696E7465 
 5065      72727570 
 5065      74735F34 
 5065      5F495251 
 5066              	.LASF61:
 5067 0c34 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 5067      735F696E 
 5067      74657272 
 5067      75707473 
 5067      5F647730 
 5068              	.LASF150:
 5069 0c50 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 5069      6F73735F 
 5069      696E7465 
 5069      72727570 
 5069      745F7064 
 5070              	.LASF70:
 5071 0c6b 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 5071      735F696E 
 5071      74657272 
 5071      75707473 
 5071      5F647730 
 5072              	.LASF68:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 178


 5073 0c88 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5073      735F696E 
 5073      74657272 
 5073      75707473 
 5073      5F647730 
 5074              	.LASF122:
 5075 0ca4 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 5075      6D5F315F 
 5075      696E7465 
 5075      72727570 
 5075      74735F31 
 5076              	.LASF19:
 5077 0cbf 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 5077      5F696E74 
 5077      65727275 
 5077      7074735F 
 5077      6770696F 
 5078              	.LASF297:
 5079 0cdb 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 5079      73537973 
 5079      5469636B 
 5079      43746C4F 
 5079      66667365 
 5080              	.LASF253:
 5081 0cf1 75646250 		.ascii	"udbPresent\000"
 5081      72657365 
 5081      6E7400
 5082              	.LASF217:
 5083 0cfc 4750494F 		.ascii	"GPIO_PRT_Type\000"
 5083      5F505254 
 5083      5F547970 
 5083      6500
 5084              	.LASF271:
 5085 0d0a 64775374 		.ascii	"dwStatusChIdxPos\000"
 5085      61747573 
 5085      43684964 
 5085      78506F73 
 5085      00
 5086              	.LASF164:
 5087 0d1b 5F5F7569 		.ascii	"__uint16_t\000"
 5087      6E743136 
 5087      5F7400
 5088              	.LASF196:
 5089 0d26 494E5452 		.ascii	"INTR_MASK\000"
 5089      5F4D4153 
 5089      4B00
 5090              	.LASF66:
 5091 0d30 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 5091      735F696E 
 5091      74657272 
 5091      75707473 
 5091      5F647730 
 5092              	.LASF14:
 5093 0d4c 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 5093      5F696E74 
 5093      65727275 
 5093      7074735F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 179


 5093      6770696F 
 5094              	.LASF20:
 5095 0d68 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 5095      5F696E74 
 5095      65727275 
 5095      7074735F 
 5095      6770696F 
 5096              	.LASF69:
 5097 0d85 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 5097      735F696E 
 5097      74657272 
 5097      75707473 
 5097      5F647730 
 5098              	.LASF330:
 5099 0da1 6D617374 		.ascii	"masterNumBytes\000"
 5099      65724E75 
 5099      6D427974 
 5099      657300
 5100              	.LASF402:
 5101 0db0 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 5101      49435F44 
 5101      69736162 
 5101      6C654952 
 5101      5100
 5102              	.LASF32:
 5103 0dc2 73727373 		.ascii	"srss_interrupt_IRQn\000"
 5103      5F696E74 
 5103      65727275 
 5103      70745F49 
 5103      52516E00 
 5104              	.LASF242:
 5105 0dd6 63707573 		.ascii	"cpussFlashPaSize\000"
 5105      73466C61 
 5105      73685061 
 5105      53697A65 
 5105      00
 5106              	.LASF376:
 5107 0de7 63617074 		.ascii	"captureInput\000"
 5107      75726549 
 5107      6E707574 
 5107      00
 5108              	.LASF83:
 5109 0df4 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 5109      735F696E 
 5109      74657272 
 5109      75707473 
 5109      5F647731 
 5110              	.LASF89:
 5111 0e10 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 5111      735F696E 
 5111      74657272 
 5111      75707473 
 5111      5F647731 
 5112              	.LASF308:
 5113 0e2d 63686172 		.ascii	"char\000"
 5113      00
 5114              	.LASF422:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 180


 5115 0e32 53504F32 		.ascii	"SPO2\000"
 5115      00
 5116              	.LASF362:
 5117 0e37 72785269 		.ascii	"rxRingBufTail\000"
 5117      6E674275 
 5117      66546169 
 5117      6C00
 5118              	.LASF41:
 5119 0e45 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 5119      735F696E 
 5119      74657272 
 5119      75707473 
 5119      5F697063 
 5120              	.LASF157:
 5121 0e61 756E636F 		.ascii	"unconnected_IRQn\000"
 5121      6E6E6563 
 5121      7465645F 
 5121      4952516E 
 5121      00
 5122              	.LASF78:
 5123 0e72 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 5123      735F696E 
 5123      74657272 
 5123      75707473 
 5123      5F647731 
 5124              	.LASF420:
 5125 0e8e 464C4147 		.ascii	"FLAG_menu\000"
 5125      5F6D656E 
 5125      7500
 5126              	.LASF254:
 5127 0e98 73797350 		.ascii	"sysPmSimoPresent\000"
 5127      6D53696D 
 5127      6F507265 
 5127      73656E74 
 5127      00
 5128              	.LASF328:
 5129 0ea9 6D617374 		.ascii	"masterBufferSize\000"
 5129      65724275 
 5129      66666572 
 5129      53697A65 
 5129      00
 5130              	.LASF384:
 5131 0eba 636F756E 		.ascii	"countInput\000"
 5131      74496E70 
 5131      757400
 5132              	.LASF155:
 5133 0ec5 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 5133      696E7465 
 5133      72727570 
 5133      745F6C6F 
 5133      5F495251 
 5134              	.LASF367:
 5135 0edb 636C6F63 		.ascii	"clockPrescaler\000"
 5135      6B507265 
 5135      7363616C 
 5135      657200
 5136              	.LASF45:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 181


 5137 0eea 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 5137      735F696E 
 5137      74657272 
 5137      75707473 
 5137      5F697063 
 5138              	.LASF95:
 5139 0f07 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 5139      735F696E 
 5139      74657272 
 5139      7570745F 
 5139      666D5F49 
 5140              	.LASF198:
 5141 0f1f 494E5452 		.ascii	"INTR_SET\000"
 5141      5F534554 
 5141      00
 5142              	.LASF349:
 5143 0f28 72784275 		.ascii	"rxBufIdx\000"
 5143      66496478 
 5143      00
 5144              	.LASF389:
 5145 0f31 51756575 		.ascii	"QueueHandle_t\000"
 5145      6548616E 
 5145      646C655F 
 5145      7400
 5146              	.LASF416:
 5147 0f3f 49525F64 		.ascii	"IR_data\000"
 5147      61746100 
 5148              	.LASF114:
 5149 0f47 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 5149      6D5F315F 
 5149      696E7465 
 5149      72727570 
 5149      74735F36 
 5150              	.LASF141:
 5151 0f61 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 5151      696E7465 
 5151      72727570 
 5151      74735F39 
 5151      5F495251 
 5152              	.LASF272:
 5153 0f77 64775374 		.ascii	"dwStatusChIdxMsk\000"
 5153      61747573 
 5153      43684964 
 5153      784D736B 
 5153      00
 5154              	.LASF145:
 5155 0f88 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 5155      696E7465 
 5155      72727570 
 5155      74735F31 
 5155      335F4952 
 5156              	.LASF173:
 5157 0f9f 75696E74 		.ascii	"uint8_t\000"
 5157      385F7400 
 5158              	.LASF346:
 5159 0fa7 73746174 		.ascii	"status\000"
 5159      757300
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 182


 5160              	.LASF237:
 5161 0fae 70657269 		.ascii	"periVersion\000"
 5161      56657273 
 5161      696F6E00 
 5162              	.LASF404:
 5163 0fba 62757474 		.ascii	"button1_pressed\000"
 5163      6F6E315F 
 5163      70726573 
 5163      73656400 
 5164              	.LASF127:
 5165 0fca 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 5165      6D5F315F 
 5165      696E7465 
 5165      72727570 
 5165      74735F31 
 5166              	.LASF433:
 5167 0fe5 44435F49 		.ascii	"DC_IR\000"
 5167      5200
 5168              	.LASF336:
 5169 0feb 736C6176 		.ascii	"slaveTxBufferCnt\000"
 5169      65547842 
 5169      75666665 
 5169      72436E74 
 5169      00
 5170              	.LASF429:
 5171 0ffc 41435F52 		.ascii	"AC_RED\000"
 5171      454400
 5172              	.LASF277:
 5173 1003 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 5173      44697643 
 5173      6D644469 
 5173      7653656C 
 5173      4D736B00 
 5174              	.LASF210:
 5175 1017 494E5452 		.ascii	"INTR_CAUSE3\000"
 5175      5F434155 
 5175      53453300 
 5176              	.LASF29:
 5177 1023 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 5177      5F696E74 
 5177      65727275 
 5177      70745F6D 
 5177      63776474 
 5178              	.LASF285:
 5179 103f 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 5179      50727449 
 5179      6E747243 
 5179      66674F66 
 5179      66736574 
 5180              	.LASF283:
 5181 1054 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 5181      44697631 
 5181      365F3543 
 5181      746C4F66 
 5181      66736574 
 5182              	.LASF40:
 5183 1069 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 183


 5183      735F696E 
 5183      74657272 
 5183      75707473 
 5183      5F697063 
 5184              	.LASF355:
 5185 1085 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 5185      625F7363 
 5185      625F7561 
 5185      72745F68 
 5185      616E646C 
 5186              	.LASF410:
 5187 10a4 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 5187      494E4B5F 
 5187      54696D65 
 5187      725F636F 
 5187      6E666967 
 5188              	.LASF301:
 5189 10b9 63707573 		.ascii	"cpussRam0Ctl0\000"
 5189      7352616D 
 5189      3043746C 
 5189      3000
 5190              	.LASF388:
 5191 10c7 43595F45 		.ascii	"CY_EINK_FULL_2STAGE\000"
 5191      494E4B5F 
 5191      46554C4C 
 5191      5F325354 
 5191      41474500 
 5192              	.LASF170:
 5193 10db 6C6F6E67 		.ascii	"long long int\000"
 5193      206C6F6E 
 5193      6720696E 
 5193      7400
 5194              	.LASF228:
 5195 10e9 69706342 		.ascii	"ipcBase\000"
 5195      61736500 
 5196              	.LASF269:
 5197 10f1 64774368 		.ascii	"dwChCtlPrioPos\000"
 5197      43746C50 
 5197      72696F50 
 5197      6F7300
 5198              	.LASF431:
 5199 1100 48525F52 		.ascii	"HR_RED\000"
 5199      454400
 5200              	.LASF42:
 5201 1107 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 5201      735F696E 
 5201      74657272 
 5201      75707473 
 5201      5F697063 
 5202              	.LASF446:
 5203 1123 7072696E 		.ascii	"printf\000"
 5203      746600
 5204              	.LASF35:
 5205 112a 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 5205      735F696E 
 5205      74657272 
 5205      75707473 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 184


 5205      5F697063 
 5206              	.LASF445:
 5207 1146 74726169 		.ascii	"traitement\000"
 5207      74656D65 
 5207      6E7400
 5208              	.LASF454:
 5209 1151 4755495F 		.ascii	"GUI_Init\000"
 5209      496E6974 
 5209      00
 5210              	.LASF432:
 5211 115a 41435F49 		.ascii	"AC_IR\000"
 5211      5200
 5212              	.LASF101:
 5213 1160 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 5213      6D5F305F 
 5213      696E7465 
 5213      72727570 
 5213      74735F31 
 5214              	.LASF56:
 5215 117a 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 5215      355F696E 
 5215      74657272 
 5215      7570745F 
 5215      4952516E 
 5216              	.LASF465:
 5217 118f 433A5C55 		.ascii	"C:\\Users\\Mathieu\\OneDrive\\Documents\\Repos_Proj"
 5217      73657273 
 5217      5C4D6174 
 5217      68696575 
 5217      5C4F6E65 
 5218 11bd 6574325C 		.ascii	"et2\\WorkspaceProjet2Eq1\\Projet2Eq1.cydsn\000"
 5218      576F726B 
 5218      73706163 
 5218      6550726F 
 5218      6A657432 
 5219              	.LASF322:
 5220 11e6 75736554 		.ascii	"useTxFifo\000"
 5220      78466966 
 5220      6F00
 5221              	.LASF50:
 5222 11f0 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 5222      735F696E 
 5222      74657272 
 5222      75707473 
 5222      5F697063 
 5223              	.LASF163:
 5224 120d 5F5F696E 		.ascii	"__int16_t\000"
 5224      7431365F 
 5224      7400
 5225              	.LASF225:
 5226 1217 6873696F 		.ascii	"hsiomBase\000"
 5226      6D426173 
 5226      6500
 5227              	.LASF326:
 5228 1221 6D617374 		.ascii	"masterRdDir\000"
 5228      65725264 
 5228      44697200 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 185


 5229              	.LASF4:
 5230 122d 42757346 		.ascii	"BusFault_IRQn\000"
 5230      61756C74 
 5230      5F495251 
 5230      6E00
 5231              	.LASF275:
 5232 123b 70657269 		.ascii	"periTrGrOffset\000"
 5232      54724772 
 5232      4F666673 
 5232      657400
 5233              	.LASF245:
 5234 124a 63707573 		.ascii	"cpussNotConnectedIrq\000"
 5234      734E6F74 
 5234      436F6E6E 
 5234      65637465 
 5234      64497271 
 5235              	.LASF354:
 5236 125f 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 5236      74635F73 
 5236      63625F73 
 5236      70695F63 
 5236      6F6E7465 
 5237              	.LASF361:
 5238 1278 72785269 		.ascii	"rxRingBufHead\000"
 5238      6E674275 
 5238      66486561 
 5238      6400
 5239              	.LASF133:
 5240 1286 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 5240      696E7465 
 5240      72727570 
 5240      74735F31 
 5240      5F495251 
 5241              	.LASF377:
 5242 129c 72656C6F 		.ascii	"reloadInputMode\000"
 5242      6164496E 
 5242      7075744D 
 5242      6F646500 
 5243              	.LASF8:
 5244 12ac 50656E64 		.ascii	"PendSV_IRQn\000"
 5244      53565F49 
 5244      52516E00 
 5245              	.LASF153:
 5246 12b8 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 5246      696E7465 
 5246      72727570 
 5246      745F6869 
 5246      5F495251 
 5247              	.LASF52:
 5248 12ce 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 5248      315F696E 
 5248      74657272 
 5248      7570745F 
 5248      4952516E 
 5249              	.LASF119:
 5250 12e3 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 5250      6D5F315F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 186


 5250      696E7465 
 5250      72727570 
 5250      74735F31 
 5251              	.LASF351:
 5252 12fe 74784275 		.ascii	"txBufSize\000"
 5252      6653697A 
 5252      6500
 5253              	.LASF239:
 5254 1308 63707573 		.ascii	"cpussIpcNr\000"
 5254      73497063 
 5254      4E7200
 5255              	.LASF158:
 5256 1313 73686F72 		.ascii	"short int\000"
 5256      7420696E 
 5256      7400
 5257              	.LASF96:
 5258 131d 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 5258      735F696E 
 5258      74657272 
 5258      75707473 
 5258      5F636D30 
 5259              	.LASF85:
 5260 133d 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 5260      735F696E 
 5260      74657272 
 5260      75707473 
 5260      5F647731 
 5261              	.LASF438:
 5262 1359 43617053 		.ascii	"CapSense_ProcessAllWidgets\000"
 5262      656E7365 
 5262      5F50726F 
 5262      63657373 
 5262      416C6C57 
 5263              	.LASF339:
 5264 1374 736C6176 		.ascii	"slaveRxBufferIdx\000"
 5264      65527842 
 5264      75666665 
 5264      72496478 
 5264      00
 5265              	.LASF63:
 5266 1385 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 5266      735F696E 
 5266      74657272 
 5266      75707473 
 5266      5F647730 
 5267              	.LASF303:
 5268 13a1 63707573 		.ascii	"cpussRam2Ctl0\000"
 5268      7352616D 
 5268      3243746C 
 5268      3000
 5269              	.LASF325:
 5270 13af 6D617374 		.ascii	"masterPause\000"
 5270      65725061 
 5270      75736500 
 5271              	.LASF386:
 5272 13bb 43595F45 		.ascii	"CY_EINK_PARTIAL\000"
 5272      494E4B5F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 187


 5272      50415254 
 5272      49414C00 
 5273              	.LASF184:
 5274 13cb 49435052 		.ascii	"ICPR\000"
 5274      00
 5275              	.LASF72:
 5276 13d0 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 5276      735F696E 
 5276      74657272 
 5276      75707473 
 5276      5F647730 
 5277              	.LASF80:
 5278 13ed 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 5278      735F696E 
 5278      74657272 
 5278      75707473 
 5278      5F647731 
 5279              	.LASF86:
 5280 1409 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 5280      735F696E 
 5280      74657272 
 5280      75707473 
 5280      5F647731 
 5281              	.LASF106:
 5282 1426 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 5282      6D5F305F 
 5282      696E7465 
 5282      72727570 
 5282      74735F36 
 5283              	.LASF350:
 5284 1440 74784275 		.ascii	"txBuf\000"
 5284      6600
 5285              	.LASF425:
 5286 1446 48525F6D 		.ascii	"HR_min_alarm\000"
 5286      696E5F61 
 5286      6C61726D 
 5286      00
 5287              	.LASF214:
 5288 1453 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 5288      494E5452 
 5288      5F4D4153 
 5288      4B454400 
 5289              	.LASF260:
 5290 1463 666C6173 		.ascii	"flashProgramDelay\000"
 5290      6850726F 
 5290      6772616D 
 5290      44656C61 
 5290      7900
 5291              	.LASF282:
 5292 1475 70657269 		.ascii	"periDiv16CtlOffset\000"
 5292      44697631 
 5292      3643746C 
 5292      4F666673 
 5292      657400
 5293              	.LASF338:
 5294 1488 736C6176 		.ascii	"slaveRxBufferSize\000"
 5294      65527842 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 188


 5294      75666665 
 5294      7253697A 
 5294      6500
 5295              	.LASF428:
 5296 149a 64617461 		.ascii	"data\000"
 5296      00
 5297              	.LASF116:
 5298 149f 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 5298      6D5F315F 
 5298      696E7465 
 5298      72727570 
 5298      74735F38 
 5299              	.LASF165:
 5300 14b9 73686F72 		.ascii	"short unsigned int\000"
 5300      7420756E 
 5300      7369676E 
 5300      65642069 
 5300      6E7400
 5301              	.LASF359:
 5302 14cc 72785269 		.ascii	"rxRingBuf\000"
 5302      6E674275 
 5302      6600
 5303              	.LASF219:
 5304 14d6 6C6F6E67 		.ascii	"long double\000"
 5304      20646F75 
 5304      626C6500 
 5305              	.LASF75:
 5306 14e2 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 5306      735F696E 
 5306      74657272 
 5306      75707473 
 5306      5F647730 
 5307              	.LASF175:
 5308 14ff 75696E74 		.ascii	"uint16_t\000"
 5308      31365F74 
 5308      00
 5309              	.LASF412:
 5310 1508 4D41585F 		.ascii	"MAX_I2C_context\000"
 5310      4932435F 
 5310      636F6E74 
 5310      65787400 
 5311              	.LASF224:
 5312 1518 70726F74 		.ascii	"protBase\000"
 5312      42617365 
 5312      00
 5313              	.LASF215:
 5314 1521 5644445F 		.ascii	"VDD_INTR_SET\000"
 5314      494E5452 
 5314      5F534554 
 5314      00
 5315              	.LASF368:
 5316 152e 72756E4D 		.ascii	"runMode\000"
 5316      6F646500 
 5317              	.LASF274:
 5318 1536 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 5318      5472436D 
 5318      64477253 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 189


 5318      656C4D73 
 5318      6B00
 5319              	.LASF99:
 5320 1548 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 5320      735F696E 
 5320      74657272 
 5320      75707473 
 5320      5F636D34 
 5321              	.LASF36:
 5322 1568 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 5322      735F696E 
 5322      74657272 
 5322      75707473 
 5322      5F697063 
 5323              	.LASF111:
 5324 1584 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 5324      6D5F315F 
 5324      696E7465 
 5324      72727570 
 5324      74735F33 
 5325              	.LASF138:
 5326 159e 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 5326      696E7465 
 5326      72727570 
 5326      74735F36 
 5326      5F495251 
 5327              	.LASF189:
 5328 15b4 53544952 		.ascii	"STIR\000"
 5328      00
 5329              	.LASF458:
 5330 15b9 4755495F 		.ascii	"GUI_SetColor\000"
 5330      53657443 
 5330      6F6C6F72 
 5330      00
 5331              	.LASF417:
 5332 15c6 5245445F 		.ascii	"RED_data\000"
 5332      64617461 
 5332      00
 5333              	.LASF385:
 5334 15cf 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 5334      74635F74 
 5334      6370776D 
 5334      5F636F75 
 5334      6E746572 
 5335              	.LASF236:
 5336 15ed 69706356 		.ascii	"ipcVersion\000"
 5336      65727369 
 5336      6F6E00
 5337              	.LASF232:
 5338 15f8 64775665 		.ascii	"dwVersion\000"
 5338      7273696F 
 5338      6E00
 5339              	.LASF124:
 5340 1602 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 5340      6D5F315F 
 5340      696E7465 
 5340      72727570 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 190


 5340      74735F31 
 5341              	.LASF147:
 5342 161d 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 5342      696E7465 
 5342      72727570 
 5342      74735F31 
 5342      355F4952 
 5343              	.LASF190:
 5344 1634 73697A65 		.ascii	"sizetype\000"
 5344      74797065 
 5344      00
 5345              	.LASF455:
 5346 163d 43795F45 		.ascii	"Cy_EINK_Start\000"
 5346      494E4B5F 
 5346      53746172 
 5346      7400
 5347              	.LASF299:
 5348 164b 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 5348      73436D34 
 5348      4E6D6943 
 5348      746C4F66 
 5348      66736574 
 5349              	.LASF179:
 5350 1660 52455345 		.ascii	"RESERVED0\000"
 5350      52564544 
 5350      3000
 5351              	.LASF281:
 5352 166a 70657269 		.ascii	"periDiv8CtlOffset\000"
 5352      44697638 
 5352      43746C4F 
 5352      66667365 
 5352      7400
 5353              	.LASF183:
 5354 167c 52455345 		.ascii	"RESERVED2\000"
 5354      52564544 
 5354      3200
 5355              	.LASF185:
 5356 1686 52455345 		.ascii	"RESERVED3\000"
 5356      52564544 
 5356      3300
 5357              	.LASF187:
 5358 1690 52455345 		.ascii	"RESERVED4\000"
 5358      52564544 
 5358      3400
 5359              	.LASF188:
 5360 169a 52455345 		.ascii	"RESERVED5\000"
 5360      52564544 
 5360      3500
 5361              	.LASF22:
 5362 16a4 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 5362      5F696E74 
 5362      65727275 
 5362      7074735F 
 5362      6770696F 
 5363              	.LASF34:
 5364 16c1 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 5364      735F696E 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 191


 5364      74657272 
 5364      7570745F 
 5364      4952516E 
 5365              	.LASF374:
 5366 16d6 696E7465 		.ascii	"interruptSources\000"
 5366      72727570 
 5366      74536F75 
 5366      72636573 
 5366      00
 5367              	.LASF373:
 5368 16e7 656E6162 		.ascii	"enableCompareSwap\000"
 5368      6C65436F 
 5368      6D706172 
 5368      65537761 
 5368      7000
 5369              	.LASF231:
 5370 16f9 63727970 		.ascii	"cryptoVersion\000"
 5370      746F5665 
 5370      7273696F 
 5370      6E00
 5371              	.LASF167:
 5372 1707 6C6F6E67 		.ascii	"long int\000"
 5372      20696E74 
 5372      00
 5373              	.LASF91:
 5374 1710 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5374      735F696E 
 5374      74657272 
 5374      75707473 
 5374      5F647731 
 5375              	.LASF230:
 5376 172d 63707573 		.ascii	"cpussVersion\000"
 5376      73566572 
 5376      73696F6E 
 5376      00
 5377              	.LASF405:
 5378 173a 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5378      52784275 
 5378      66666572 
 5378      00
 5379              	.LASF383:
 5380 1747 636F756E 		.ascii	"countInputMode\000"
 5380      74496E70 
 5380      75744D6F 
 5380      646500
 5381              	.LASF234:
 5382 1756 6770696F 		.ascii	"gpioVersion\000"
 5382      56657273 
 5382      696F6E00 
 5383              	.LASF1:
 5384 1762 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5384      61736B61 
 5384      626C6549 
 5384      6E745F49 
 5384      52516E00 
 5385              	.LASF439:
 5386 1776 43617053 		.ascii	"CapSense_IsWidgetActive\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 192


 5386      656E7365 
 5386      5F497357 
 5386      69646765 
 5386      74416374 
 5387              	.LASF456:
 5388 178e 43795F45 		.ascii	"Cy_EINK_Power\000"
 5388      494E4B5F 
 5388      506F7765 
 5388      7200
 5389              	.LASF233:
 5390 179c 666C6173 		.ascii	"flashcVersion\000"
 5390      68635665 
 5390      7273696F 
 5390      6E00
 5391              	.LASF255:
 5392 17aa 70726F74 		.ascii	"protBusMasterMask\000"
 5392      4275734D 
 5392      61737465 
 5392      724D6173 
 5392      6B00
 5393              	.LASF466:
 5394 17bc 5461736B 		.ascii	"Task_principal\000"
 5394      5F707269 
 5394      6E636970 
 5394      616C00
 5395              	.LASF369:
 5396 17cb 636F756E 		.ascii	"countDirection\000"
 5396      74446972 
 5396      65637469 
 5396      6F6E00
 5397              	.LASF152:
 5398 17da 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 5398      5F696E74 
 5398      65727275 
 5398      70745F49 
 5398      52516E00 
 5399              	.LASF363:
 5400 17ee 74784C65 		.ascii	"txLeftToTransmit\000"
 5400      6674546F 
 5400      5472616E 
 5400      736D6974 
 5400      00
 5401              	.LASF450:
 5402 17ff 55706461 		.ascii	"UpdateDisplay\000"
 5402      74654469 
 5402      73706C61 
 5402      7900
 5403              	.LASF199:
 5404 180d 494E5452 		.ascii	"INTR_CFG\000"
 5404      5F434647 
 5404      00
 5405              	.LASF47:
 5406 1816 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5406      735F696E 
 5406      74657272 
 5406      75707473 
 5406      5F697063 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 193


 5407              	.LASF24:
 5408 1833 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5408      5F696E74 
 5408      65727275 
 5408      7074735F 
 5408      6770696F 
 5409              	.LASF55:
 5410 1850 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 5410      345F696E 
 5410      74657272 
 5410      7570745F 
 5410      4952516E 
 5411              	.LASF434:
 5412 1865 48525F49 		.ascii	"HR_IR\000"
 5412      5200
 5413              	.LASF204:
 5414 186b 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 5414      494E5F47 
 5414      50494F35 
 5414      5600
 5415              	.LASF15:
 5416 1879 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5416      5F696E74 
 5416      65727275 
 5416      7074735F 
 5416      6770696F 
 5417              	.LASF88:
 5418 1895 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5418      735F696E 
 5418      74657272 
 5418      75707473 
 5418      5F647731 
 5419              	.LASF18:
 5420 18b2 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5420      5F696E74 
 5420      65727275 
 5420      7074735F 
 5420      6770696F 
 5421              	.LASF194:
 5422 18ce 4F55545F 		.ascii	"OUT_INV\000"
 5422      494E5600 
 5423              	.LASF294:
 5424 18d6 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5424      73436D34 
 5424      50777243 
 5424      746C4F66 
 5424      66736574 
 5425              	.LASF161:
 5426 18eb 5F5F7569 		.ascii	"__uint8_t\000"
 5426      6E74385F 
 5426      7400
 5427              	.LASF53:
 5428 18f5 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5428      325F696E 
 5428      74657272 
 5428      7570745F 
 5428      4952516E 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 194


 5429              	.LASF191:
 5430 190a 4E564943 		.ascii	"NVIC_Type\000"
 5430      5F547970 
 5430      6500
 5431              	.LASF13:
 5432 1914 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5432      5F696E74 
 5432      65727275 
 5432      7074735F 
 5432      6770696F 
 5433              	.LASF74:
 5434 1930 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5434      735F696E 
 5434      74657272 
 5434      75707473 
 5434      5F647730 
 5435              	.LASF251:
 5436 194d 70617373 		.ascii	"passSarChannels\000"
 5436      53617243 
 5436      68616E6E 
 5436      656C7300 
 5437              	.LASF408:
 5438 195d 53797349 		.ascii	"SysInt_AnyMotionINT_cfg\000"
 5438      6E745F41 
 5438      6E794D6F 
 5438      74696F6E 
 5438      494E545F 
 5439              	.LASF298:
 5440 1975 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 5440      73436D30 
 5440      4E6D6943 
 5440      746C4F66 
 5440      66736574 
 5441              	.LASF238:
 5442 198a 70726F74 		.ascii	"protVersion\000"
 5442      56657273 
 5442      696F6E00 
 5443              	.LASF291:
 5444 1996 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 5444      73436D34 
 5444      436C6F63 
 5444      6B43746C 
 5444      4F666673 
 5445              	.LASF130:
 5446 19ad 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5446      6D5F315F 
 5446      696E7465 
 5446      72727570 
 5446      74735F32 
 5447              	.LASF197:
 5448 19c8 494E5452 		.ascii	"INTR_MASKED\000"
 5448      5F4D4153 
 5448      4B454400 
 5449              	.LASF387:
 5450 19d4 43595F45 		.ascii	"CY_EINK_FULL_4STAGE\000"
 5450      494E4B5F 
 5450      46554C4C 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 195


 5450      5F345354 
 5450      41474500 
 5451              	.LASF60:
 5452 19e8 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5452      735F696E 
 5452      74657272 
 5452      75707473 
 5452      5F647730 
 5453              	.LASF296:
 5454 1a04 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5454      73547269 
 5454      6D526F6D 
 5454      43746C4F 
 5454      66667365 
 5455              	.LASF313:
 5456 1a1a 696E7472 		.ascii	"intrPriority\000"
 5456      5072696F 
 5456      72697479 
 5456      00
 5457              	.LASF144:
 5458 1a27 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5458      696E7465 
 5458      72727570 
 5458      74735F31 
 5458      325F4952 
 5459              	.LASF9:
 5460 1a3e 53797354 		.ascii	"SysTick_IRQn\000"
 5460      69636B5F 
 5460      4952516E 
 5460      00
 5461              	.LASF235:
 5462 1a4b 6873696F 		.ascii	"hsiomVersion\000"
 5462      6D566572 
 5462      73696F6E 
 5462      00
 5463              	.LASF77:
 5464 1a58 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5464      735F696E 
 5464      74657272 
 5464      75707473 
 5464      5F647731 
 5465              	.LASF169:
 5466 1a74 6C6F6E67 		.ascii	"long unsigned int\000"
 5466      20756E73 
 5466      69676E65 
 5466      6420696E 
 5466      7400
 5467              	.LASF448:
 5468 1a86 64726177 		.ascii	"drawAffichageCourbe\000"
 5468      41666669 
 5468      63686167 
 5468      65436F75 
 5468      72626500 
 5469              	.LASF103:
 5470 1a9a 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5470      6D5F305F 
 5470      696E7465 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 196


 5470      72727570 
 5470      74735F33 
 5471              	.LASF206:
 5472 1ab4 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 5472      5F505254 
 5472      5F56315F 
 5472      54797065 
 5472      00
 5473              	.LASF300:
 5474 1ac5 63707573 		.ascii	"cpussRomCtl\000"
 5474      73526F6D 
 5474      43746C00 
 5475              	.LASF309:
 5476 1ad1 666C6F61 		.ascii	"float\000"
 5476      7400
 5477              	.LASF57:
 5478 1ad7 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5478      365F696E 
 5478      74657272 
 5478      7570745F 
 5478      4952516E 
 5479              	.LASF176:
 5480 1aec 696E7433 		.ascii	"int32_t\000"
 5480      325F7400 
 5481              	.LASF263:
 5482 1af4 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 5482      6843746C 
 5482      4D61696E 
 5482      57733146 
 5482      72657100 
 5483              	.LASF418:
 5484 1b08 464C4147 		.ascii	"FLAG_RED\000"
 5484      5F524544 
 5484      00
 5485              	.LASF462:
 5486 1b11 76546173 		.ascii	"vTaskStartScheduler\000"
 5486      6B537461 
 5486      72745363 
 5486      68656475 
 5486      6C657200 
 5487              	.LASF293:
 5488 1b25 63707573 		.ascii	"cpussCm0StatusOffset\000"
 5488      73436D30 
 5488      53746174 
 5488      75734F66 
 5488      66736574 
 5489              	.LASF398:
 5490 1b3a 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5490      49435F45 
 5490      6E61626C 
 5490      65495251 
 5490      00
 5491              	.LASF126:
 5492 1b4b 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5492      6D5F315F 
 5492      696E7465 
 5492      72727570 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 197


 5492      74735F31 
 5493              	.LASF7:
 5494 1b66 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5494      674D6F6E 
 5494      69746F72 
 5494      5F495251 
 5494      6E00
 5495              	.LASF17:
 5496 1b78 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 5496      5F696E74 
 5496      65727275 
 5496      7074735F 
 5496      6770696F 
 5497              	.LASF5:
 5498 1b94 55736167 		.ascii	"UsageFault_IRQn\000"
 5498      65466175 
 5498      6C745F49 
 5498      52516E00 
 5499              	.LASF108:
 5500 1ba4 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5500      6D5F315F 
 5500      696E7465 
 5500      72727570 
 5500      74735F30 
 5501              	.LASF135:
 5502 1bbe 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5502      696E7465 
 5502      72727570 
 5502      74735F33 
 5502      5F495251 
 5503              	.LASF162:
 5504 1bd4 756E7369 		.ascii	"unsigned char\000"
 5504      676E6564 
 5504      20636861 
 5504      7200
 5505              	.LASF168:
 5506 1be2 5F5F7569 		.ascii	"__uint32_t\000"
 5506      6E743332 
 5506      5F7400
 5507              	.LASF218:
 5508 1bed 4750494F 		.ascii	"GPIO_Type\000"
 5508      5F547970 
 5508      6500
 5509              	.LASF305:
 5510 1bf7 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5510      6F636B53 
 5510      74617475 
 5510      734F6666 
 5510      73657400 
 5511              	.LASF121:
 5512 1c0b 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5512      6D5F315F 
 5512      696E7465 
 5512      72727570 
 5512      74735F31 
 5513              	.LASF6:
 5514 1c26 53564361 		.ascii	"SVCall_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 198


 5514      6C6C5F49 
 5514      52516E00 
 5515              	.LASF11:
 5516 1c32 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 5516      5F696E74 
 5516      65727275 
 5516      7074735F 
 5516      6770696F 
 5517              	.LASF427:
 5518 1c4e 53504F32 		.ascii	"SPO2_min_alarm\000"
 5518      5F6D696E 
 5518      5F616C61 
 5518      726D00
 5519              	.LASF414:
 5520 1c5d 7853656D 		.ascii	"xSemaphoreI2C_MAX\000"
 5520      6170686F 
 5520      72654932 
 5520      435F4D41 
 5520      5800
 5521              	.LASF92:
 5522 1c6f 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 5522      735F696E 
 5522      74657272 
 5522      75707473 
 5522      5F666175 
 5523              	.LASF318:
 5524 1c8d 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 5524      6E5F7363 
 5524      625F6932 
 5524      635F636F 
 5524      6D6D616E 
 5525              	.LASF261:
 5526 1ca5 666C6173 		.ascii	"flashEraseDelay\000"
 5526      68457261 
 5526      73654465 
 5526      6C617900 
 5527              	.LASF65:
 5528 1cb5 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5528      735F696E 
 5528      74657272 
 5528      75707473 
 5528      5F647730 
 5529              	.LASF399:
 5530 1cd1 4952516E 		.ascii	"IRQn\000"
 5530      00
 5531              	.LASF180:
 5532 1cd6 49434552 		.ascii	"ICER\000"
 5532      00
 5533              	.LASF323:
 5534 1cdb 73746174 		.ascii	"state\000"
 5534      6500
 5535              	.LASF132:
 5536 1ce1 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5536      696E7465 
 5536      72727570 
 5536      74735F30 
 5536      5F495251 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 199


 5537              	.LASF461:
 5538 1cf7 78546173 		.ascii	"xTaskCreate\000"
 5538      6B437265 
 5538      61746500 
 5539              	.LASF186:
 5540 1d03 49414252 		.ascii	"IABR\000"
 5540      00
 5541              	.LASF436:
 5542 1d08 43617053 		.ascii	"CapSense_ScanAllWidgets\000"
 5542      656E7365 
 5542      5F536361 
 5542      6E416C6C 
 5542      57696467 
 5543              	.LASF26:
 5544 1d20 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5544      5F696E74 
 5544      65727275 
 5544      70745F76 
 5544      64645F49 
 5545              	.LASF49:
 5546 1d38 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5546      735F696E 
 5546      74657272 
 5546      75707473 
 5546      5F697063 
 5547              	.LASF0:
 5548 1d55 52657365 		.ascii	"Reset_IRQn\000"
 5548      745F4952 
 5548      516E00
 5549              	.LASF307:
 5550 1d60 63686172 		.ascii	"char_t\000"
 5550      5F7400
 5551              	.LASF257:
 5552 1d67 666C6173 		.ascii	"flashRwwRequired\000"
 5552      68527777 
 5552      52657175 
 5552      69726564 
 5552      00
 5553              	.LASF286:
 5554 1d78 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5554      50727443 
 5554      66674F66 
 5554      66736574 
 5554      00
 5555              	.LASF128:
 5556 1d89 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5556      6D5F315F 
 5556      696E7465 
 5556      72727570 
 5556      74735F32 
 5557              	.LASF394:
 5558 1da4 70696E4E 		.ascii	"pinNum\000"
 5558      756D00
 5559              	.LASF81:
 5560 1dab 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 5560      735F696E 
 5560      74657272 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 200


 5560      75707473 
 5560      5F647731 
 5561              	.LASF411:
 5562 1dc7 55415254 		.ascii	"UART_context\000"
 5562      5F636F6E 
 5562      74657874 
 5562      00
 5563              	.LASF213:
 5564 1dd4 5644445F 		.ascii	"VDD_INTR_MASK\000"
 5564      494E5452 
 5564      5F4D4153 
 5564      4B00
 5565              	.LASF2:
 5566 1de2 48617264 		.ascii	"HardFault_IRQn\000"
 5566      4661756C 
 5566      745F4952 
 5566      516E00
 5567              	.LASF435:
 5568 1df1 64726177 		.ascii	"draw_MenuPrincipal\000"
 5568      5F4D656E 
 5568      75507269 
 5568      6E636970 
 5568      616C00
 5569              	.LASF159:
 5570 1e04 7369676E 		.ascii	"signed char\000"
 5570      65642063 
 5570      68617200 
 5571              	.LASF366:
 5572 1e10 70657269 		.ascii	"period\000"
 5572      6F6400
 5573              	.LASF148:
 5574 1e17 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5574      5F696E74 
 5574      65727275 
 5574      70745F73 
 5574      61725F49 
 5575              	.LASF267:
 5576 1e2f 64774368 		.ascii	"dwChOffset\000"
 5576      4F666673 
 5576      657400
 5577              	.LASF240:
 5578 1e3a 63707573 		.ascii	"cpussIpcIrqNr\000"
 5578      73497063 
 5578      4972714E 
 5578      7200
 5579              	.LASF365:
 5580 1e48 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 5580      74635F74 
 5580      6370776D 
 5580      5F636F75 
 5580      6E746572 
 5581              	.LASF270:
 5582 1e64 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 5582      43746C50 
 5582      7265656D 
 5582      70746162 
 5582      6C65506F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 201


 5583              	.LASF400:
 5584 1e7a 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 5584      49435F43 
 5584      6C656172 
 5584      50656E64 
 5584      696E6749 
 5585              	.LASF467:
 5586 1e91 6D61696E 		.ascii	"main\000"
 5586      00
 5587              	.LASF118:
 5588 1e96 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5588      6D5F315F 
 5588      696E7465 
 5588      72727570 
 5588      74735F31 
 5589              	.LASF306:
 5590 1eb1 63795F73 		.ascii	"cy_stc_device_t\000"
 5590      74635F64 
 5590      65766963 
 5590      655F7400 
 5591              	.LASF44:
 5592 1ec1 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5592      735F696E 
 5592      74657272 
 5592      75707473 
 5592      5F697063 
 5593              	.LASF396:
 5594 1edd 5F5F656E 		.ascii	"__enable_irq\000"
 5594      61626C65 
 5594      5F697271 
 5594      00
 5595              	.LASF182:
 5596 1eea 49535052 		.ascii	"ISPR\000"
 5596      00
 5597              	.LASF59:
 5598 1eef 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 5598      696E7465 
 5598      72727570 
 5598      745F4952 
 5598      516E00
 5599              	.LASF353:
 5600 1f02 696E6974 		.ascii	"initKey\000"
 5600      4B657900 
 5601              	.LASF93:
 5602 1f0a 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5602      735F696E 
 5602      74657272 
 5602      75707473 
 5602      5F666175 
 5603              	.LASF311:
 5604 1f28 75696E74 		.ascii	"uint8\000"
 5604      3800
 5605              	.LASF310:
 5606 1f2e 646F7562 		.ascii	"double\000"
 5606      6C6500
 5607              	.LASF227:
 5608 1f35 70617373 		.ascii	"passBase\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 202


 5608      42617365 
 5608      00
 5609              	.LASF264:
 5610 1f3e 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5610      6843746C 
 5610      4D61696E 
 5610      57733246 
 5610      72657100 
 5611              	.LASF10:
 5612 1f52 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5612      5F696E74 
 5612      65727275 
 5612      7074735F 
 5612      6770696F 
 5613              	.LASF205:
 5614 1f6e 52455345 		.ascii	"RESERVED1\000"
 5614      52564544 
 5614      3100
 5615              	.LASF71:
 5616 1f78 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5616      735F696E 
 5616      74657272 
 5616      75707473 
 5616      5F647730 
 5617              	.LASF241:
 5618 1f95 63707573 		.ascii	"cpussDwChNr\000"
 5618      73447743 
 5618      684E7200 
 5619              	.LASF342:
 5620 1fa1 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 5620      74635F73 
 5620      63625F69 
 5620      32635F63 
 5620      6F6E7465 
 5621              	.LASF202:
 5622 1fba 4346475F 		.ascii	"CFG_SIO\000"
 5622      53494F00 
 5623              	.LASF266:
 5624 1fc2 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5624      6843746C 
 5624      4D61696E 
 5624      57733446 
 5624      72657100 
 5625              	.LASF79:
 5626 1fd6 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5626      735F696E 
 5626      74657272 
 5626      75707473 
 5626      5F647731 
 5627              	.LASF105:
 5628 1ff2 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5628      6D5F305F 
 5628      696E7465 
 5628      72727570 
 5628      74735F35 
 5629              	.LASF31:
 5630 200c 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 203


 5630      5F696E74 
 5630      65727275 
 5630      70745F62 
 5630      61636B75 
 5631              	.LASF407:
 5632 2027 5357325F 		.ascii	"SW2_isr_cfg\000"
 5632      6973725F 
 5632      63666700 
 5633              	.LASF94:
 5634 2033 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5634      735F696E 
 5634      74657272 
 5634      7570745F 
 5634      63727970 
 5635              	.LASF97:
 5636 204f 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 5636      735F696E 
 5636      74657272 
 5636      75707473 
 5636      5F636D30 
 5637              	.LASF100:
 5638 206f 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5638      6D5F305F 
 5638      696E7465 
 5638      72727570 
 5638      74735F30 
 5639              	.LASF82:
 5640 2089 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5640      735F696E 
 5640      74657272 
 5640      75707473 
 5640      5F647731 
 5641              	.LASF390:
 5642 20a5 53656D61 		.ascii	"SemaphoreHandle_t\000"
 5642      70686F72 
 5642      6548616E 
 5642      646C655F 
 5642      7400
 5643              	.LASF38:
 5644 20b7 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5644      735F696E 
 5644      74657272 
 5644      75707473 
 5644      5F697063 
 5645              	.LASF332:
 5646 20d3 736C6176 		.ascii	"slaveRdBufEmpty\000"
 5646      65526442 
 5646      7566456D 
 5646      70747900 
 5647              	.LASF273:
 5648 20e3 70657269 		.ascii	"periTrCmdOffset\000"
 5648      5472436D 
 5648      644F6666 
 5648      73657400 
 5649              	.LASF58:
 5650 20f3 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5650      375F696E 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccIq8eOu.s 			page 204


 5650      74657272 
 5650      7570745F 
 5650      4952516E 
 5651              	.LASF312:
 5652 2108 696E7472 		.ascii	"intrSrc\000"
 5652      53726300 
 5653              	.LASF331:
 5654 2110 736C6176 		.ascii	"slaveStatus\000"
 5654      65537461 
 5654      74757300 
 5655              	.LASF98:
 5656 211c 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5656      735F696E 
 5656      74657272 
 5656      75707473 
 5656      5F636D34 
 5657              	.LASF460:
 5658 213c 4755495F 		.ascii	"GUI_Clear\000"
 5658      436C6561 
 5658      7200
 5659              	.LASF110:
 5660 2146 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5660      6D5F315F 
 5660      696E7465 
 5660      72727570 
 5660      74735F32 
 5661              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
