
---------- Begin Simulation Statistics ----------
simSeconds                                   1.862892                       # Number of seconds simulated (Second)
simTicks                                 1862892119124                       # Number of ticks simulated (Tick)
finalTick                                1862892119124                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  10241.95                       # Real time elapsed on the host (Second)
hostTickRate                                181888381                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9379316                       # Number of bytes of host memory used (Byte)
simInsts                                    850660063                       # Number of instructions simulated (Count)
simOps                                     1428023323                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    83056                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     139429                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bypass_mmio0.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.bypass_mmio1.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                      5594270629                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              6.576388                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.152059                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     1546888313                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                     159                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    1534828079                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  1184                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined           118865079                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined        390684469                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                111                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples         5594232360                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.274359                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             0.784089                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0               4737889599     84.69%     84.69% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                501453114      8.96%     93.66% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                166935684      2.98%     96.64% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 72359492      1.29%     97.93% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                100490756      1.80%     99.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 10223892      0.18%     99.91% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  4826945      0.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                    42057      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                    10821      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total           5594232360                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                   2456      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    17      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     2      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   1      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead               6333600     99.91%     99.95% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 3242      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              156      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              48      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       529716      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    844034066     54.99%     55.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      5822223      0.38%     55.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv     55050679      3.59%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd          994      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          463      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         2061      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            2      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         1187      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         1196      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          528      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead    400475667     26.09%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite    228901618     14.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead         6208      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         1471      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    1534828079                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.274357                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            6339522                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.004130                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              8670199549                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites             1665784114                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses     1454605685                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                    29675                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                   28891                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses            9372                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                 1540623135                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                       14750                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numRecvResp                     327564520                       # Number of received responses (Count)
system.cpu0.numRecvRespBytes               2180400362                       # Number of received response bytes (Byte)
system.cpu0.recvRespAvgBW                        0.39                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu0.recvRespAvgSize                      6.66                       # Average packet size per received response ((Byte/Count))
system.cpu0.recvRespAvgRate                      0.06                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu0.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu0.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu0.numSquashedInsts                  3610167                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           1015                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          38269                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads     332907088                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores    229288849                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     65453012                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      6189332                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch         1430      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return     54443172     35.81%     35.81% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect     52599561     34.60%     70.40% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          367      0.00%     70.40% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     43488243     28.60%     99.01% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      1508222      0.99%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         1033      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total     152042028                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch         1390      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return     10402099     25.33%     25.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect      8558608     20.84%     46.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          242      0.00%     46.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond     21991948     53.55%     99.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond       114354      0.28%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          815      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total     41069456                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch          106      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            9      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          369      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          107      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond      5662335     99.98%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          282      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          164      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total      5663372                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch           40      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return     44041073     39.69%     39.69% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect     44040953     39.69%     79.37% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          125      0.00%     79.37% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     21496283     19.37%     98.74% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      1393865      1.26%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          218      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total    110972557                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch           40      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          167      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           99      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond      5657347     99.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          132      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          139      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total      5657924                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::NoBranch           40      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectCond      5656716    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::total      5656756                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallDirect          167     14.30%     14.30% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallIndirect           99      8.48%     22.77% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectCond          631     54.02%     76.80% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectUncond          132     11.30%     88.10% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     88.10% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          139     11.90%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::total         1168                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget      7472476      4.91%      4.91% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB     90126162     59.28%     64.19% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS     54443172     35.81%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          218      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total    152042028                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch         4205      0.22%      0.22% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return      1923209     99.78%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            9      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           17      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total      1927440                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         43489673                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken     36021031                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect          5663372                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           798                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.BTBLookups           152042028                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates             2946939                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               97540338                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.641535                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1463                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           1400                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               218                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1182                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch         1430      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return     54443172     35.81%     35.81% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect     52599561     34.60%     70.40% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          367      0.00%     70.40% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     43488243     28.60%     99.01% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      1508222      0.99%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         1033      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total    152042028                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch          168      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return     54443172     99.89%     99.89% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          643      0.00%     99.89% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          367      0.00%     99.89% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond        55901      0.10%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          406      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         1033      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total     54501690                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          369      0.01%      0.01% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond      2946288     99.98%     99.99% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          282      0.01%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total      2946939                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          369      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond      2946288     99.98%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          282      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total      2946939                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         1400                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          218                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1182                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          271                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1671                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes            63002027                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops              63002022                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes          18960949                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used              44041073                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct           44041073                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts      136905083                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls             48                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts          5663401                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples   5575013445                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.256147                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     0.912850                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0     4882307058     87.57%     87.57% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1      374350810      6.71%     94.29% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2      158521910      2.84%     97.13% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       87049173      1.56%     98.69% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        6695420      0.12%     98.81% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        2867508      0.05%     98.87% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6       32849625      0.59%     99.46% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        5711324      0.10%     99.56% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       24660617      0.44%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total   5575013445                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                         32                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls             44041078                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       525619      0.04%      0.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    829342311     58.08%     58.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      5784270      0.41%     58.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv     52672203      3.69%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd          397      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          410      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu          893      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          934      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc          965      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          217      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     62.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead    314515546     22.02%     84.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite    225177404     15.77%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead         1035      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite         1119      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   1428023323                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     24660617                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           850660063                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps            1428023323                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     850660063                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP      1428023323                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 6.576388                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.152059                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs         539695104                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              6315                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts       1379472700                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts       314516581                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts      225178523                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       525619      0.04%      0.04% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    829342311     58.08%     58.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      5784270      0.41%     58.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv     52672203      3.69%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          397      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          410      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          893      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          934      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc          965      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          217      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     62.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead    314515546     22.02%     84.23% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite    225177404     15.77%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1035      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite         1119      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total   1428023323                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl    110972557                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     66931101                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl     44041416                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     21496283                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl     89476234                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall     44041078                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn     44041073                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                70244231                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles           5311483528                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 65215030                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles            141592126                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               5697445                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            74354520                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  741                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts            1613352617                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 3301                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts         1531217912                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches       111124633                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts      397543528                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts     228377191                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           0.273712                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads     168533733                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites    159879377                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads         13715                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         7444                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads   1932674464                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites   1168895070                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs        625920719                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    787195088                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches         144569552                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                   5425286059                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles               11396336                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 892                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         5480                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                162044751                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                54969                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples        5594232360                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.333900                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.449926                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0              5256105669     93.96%     93.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                37057546      0.66%     94.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                24083499      0.43%     95.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                22311362      0.40%     95.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                22916870      0.41%     95.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                34607180      0.62%     96.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                46495293      0.83%     97.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                33161736      0.59%     97.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8               117493205      2.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total          5594232360                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts           1061113373                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.189679                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches         152042028                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.027178                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles    163241754                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                  5697445                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  23049810                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles              1981215456                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            1546888472                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 479                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts               332907088                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts              229288849                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                   53                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                 12275547                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents              1944189892                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents         59457                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect       2716206                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect      2947655                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts             5663861                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              1507094583                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             1454615057                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                732893833                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               1189867704                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.260019                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.615946                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                  223775716                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               18390507                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses               86595                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation              59457                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               4110326                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads            52428802                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache              19446265                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples         314516581                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            33.285952                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          156.259672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9             218264297     69.40%     69.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29            85750066     27.26%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39               13880      0.00%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 153      0.00%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  31      0.00%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  47      0.00%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  30      0.00%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  52      0.00%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99             1025304      0.33%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                18      0.00%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                12      0.00%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129            358638      0.11%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               783      0.00%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            606925      0.19%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               109      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                14      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                27      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                18      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                 6      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                21      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                20      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                21      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                79      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                 9      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 4      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 6      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 4      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                 2      0.00%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         8496005      2.70%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total           314516581                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.addedLoadsAndStores        562195937                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu0.mmu.dtb.rdAccesses              378591873                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses              228377192                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                   532831                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                  1020313                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses              162045553                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      952                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               5697445                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles               121576060                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles             2017932235                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          4911                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                132375102                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles           3316646607                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            1566193111                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1640154                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               1133767                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents             612446239                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents            2651273758                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents           3942                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands         1809364720                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 4530299363                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups              2151618094                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                    29121                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps           1537316421                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps               272048210                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     73                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 57                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                992047159                       # count of insts added to the skid buffer (Count)
system.cpu0.rename.intReturned             1140900796                       # count of registers freed and written back to integer free list (Count)
system.cpu0.rename.fpReturned                    4698                       # count of registers freed and written back to floating point free list (Count)
system.cpu0.rob.reads                      7115226127                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     3149076083                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               850660063                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                1428023323                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   35                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numRecvResp                             0                       # Number of received responses (Count)
system.cpu1.numRecvRespBytes                        0                       # Number of received response bytes (Byte)
system.cpu1.recvRespAvgBW                         nan                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu1.recvRespAvgSize                       nan                       # Average packet size per received response ((Byte/Count))
system.cpu1.recvRespAvgRate                       nan                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu1.recvRespAvgRetryRate                  nan                       # Average retry rate per received response ((Count/Count))
system.cpu1.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::NoBranch            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::Return            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallDirect            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallIndirect            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectCond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectUncond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectCond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectUncond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::total            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::NoBranch            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::Return            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallDirect            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallIndirect            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectCond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectUncond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectUncond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::total            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.addedLoadsAndStores                0                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.dcaches0.demandHits::cpu0.data       279006611                       # number of demand (read+write) hits (Count)
system.dcaches0.demandHits::total           279006611                       # number of demand (read+write) hits (Count)
system.dcaches0.overallHits::cpu0.data      279006611                       # number of overall hits (Count)
system.dcaches0.overallHits::total          279006611                       # number of overall hits (Count)
system.dcaches0.demandMisses::cpu0.data       2420533                       # number of demand (read+write) misses (Count)
system.dcaches0.demandMisses::total           2420533                       # number of demand (read+write) misses (Count)
system.dcaches0.overallMisses::cpu0.data      2420533                       # number of overall misses (Count)
system.dcaches0.overallMisses::total          2420533                       # number of overall misses (Count)
system.dcaches0.demandMissLatency::cpu0.data  94534706326                       # number of demand (read+write) miss ticks (Tick)
system.dcaches0.demandMissLatency::total  94534706326                       # number of demand (read+write) miss ticks (Tick)
system.dcaches0.overallMissLatency::cpu0.data  94534706326                       # number of overall miss ticks (Tick)
system.dcaches0.overallMissLatency::total  94534706326                       # number of overall miss ticks (Tick)
system.dcaches0.demandAccesses::cpu0.data    281427144                       # number of demand (read+write) accesses (Count)
system.dcaches0.demandAccesses::total       281427144                       # number of demand (read+write) accesses (Count)
system.dcaches0.overallAccesses::cpu0.data    281427144                       # number of overall (read+write) accesses (Count)
system.dcaches0.overallAccesses::total      281427144                       # number of overall (read+write) accesses (Count)
system.dcaches0.demandMissRate::cpu0.data     0.008601                       # miss rate for demand accesses (Ratio)
system.dcaches0.demandMissRate::total        0.008601                       # miss rate for demand accesses (Ratio)
system.dcaches0.overallMissRate::cpu0.data     0.008601                       # miss rate for overall accesses (Ratio)
system.dcaches0.overallMissRate::total       0.008601                       # miss rate for overall accesses (Ratio)
system.dcaches0.demandAvgMissLatency::cpu0.data 39055.326379                       # average overall miss latency in ticks ((Tick/Count))
system.dcaches0.demandAvgMissLatency::total 39055.326379                       # average overall miss latency in ticks ((Tick/Count))
system.dcaches0.overallAvgMissLatency::cpu0.data 39055.326379                       # average overall miss latency ((Tick/Count))
system.dcaches0.overallAvgMissLatency::total 39055.326379                       # average overall miss latency ((Tick/Count))
system.dcaches0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.dcaches0.blockedCycles::no_targets         8269                       # number of cycles access was blocked (Cycle)
system.dcaches0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.dcaches0.blockedCauses::no_targets           78                       # number of times access was blocked (Count)
system.dcaches0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches0.avgBlocked::no_targets     106.012821                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches0.writebacks::writebacks         266624                       # number of writebacks (Count)
system.dcaches0.writebacks::total              266624                       # number of writebacks (Count)
system.dcaches0.demandMshrHits::cpu0.data      1103549                       # number of demand (read+write) MSHR hits (Count)
system.dcaches0.demandMshrHits::total         1103549                       # number of demand (read+write) MSHR hits (Count)
system.dcaches0.overallMshrHits::cpu0.data      1103549                       # number of overall MSHR hits (Count)
system.dcaches0.overallMshrHits::total        1103549                       # number of overall MSHR hits (Count)
system.dcaches0.demandMshrMisses::cpu0.data      1316984                       # number of demand (read+write) MSHR misses (Count)
system.dcaches0.demandMshrMisses::total       1316984                       # number of demand (read+write) MSHR misses (Count)
system.dcaches0.overallMshrMisses::cpu0.data      1316984                       # number of overall MSHR misses (Count)
system.dcaches0.overallMshrMisses::total      1316984                       # number of overall MSHR misses (Count)
system.dcaches0.demandMshrMissLatency::cpu0.data  51232820558                       # number of demand (read+write) MSHR miss ticks (Tick)
system.dcaches0.demandMshrMissLatency::total  51232820558                       # number of demand (read+write) MSHR miss ticks (Tick)
system.dcaches0.overallMshrMissLatency::cpu0.data  51232820558                       # number of overall MSHR miss ticks (Tick)
system.dcaches0.overallMshrMissLatency::total  51232820558                       # number of overall MSHR miss ticks (Tick)
system.dcaches0.demandMshrMissRate::cpu0.data     0.004680                       # mshr miss ratio for demand accesses (Ratio)
system.dcaches0.demandMshrMissRate::total     0.004680                       # mshr miss ratio for demand accesses (Ratio)
system.dcaches0.overallMshrMissRate::cpu0.data     0.004680                       # mshr miss ratio for overall accesses (Ratio)
system.dcaches0.overallMshrMissRate::total     0.004680                       # mshr miss ratio for overall accesses (Ratio)
system.dcaches0.demandAvgMshrMissLatency::cpu0.data 38901.627171                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.demandAvgMshrMissLatency::total 38901.627171                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.overallAvgMshrMissLatency::cpu0.data 38901.627171                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.overallAvgMshrMissLatency::total 38901.627171                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.replacements                  1316471                       # number of replacements (Count)
system.dcaches0.LockedRMWReadReq.hits::cpu0.data           13                       # number of LockedRMWReadReq hits (Count)
system.dcaches0.LockedRMWReadReq.hits::total           13                       # number of LockedRMWReadReq hits (Count)
system.dcaches0.LockedRMWReadReq.misses::cpu0.data            3                       # number of LockedRMWReadReq misses (Count)
system.dcaches0.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.dcaches0.LockedRMWReadReq.missLatency::cpu0.data       458208                       # number of LockedRMWReadReq miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.missLatency::total       458208                       # number of LockedRMWReadReq miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.accesses::cpu0.data           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.dcaches0.LockedRMWReadReq.accesses::total           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.dcaches0.LockedRMWReadReq.missRate::cpu0.data     0.187500                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.missRate::total     0.187500                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.avgMissLatency::cpu0.data       152736                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.dcaches0.LockedRMWReadReq.avgMissLatency::total       152736                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.dcaches0.LockedRMWReadReq.mshrMisses::cpu0.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.dcaches0.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.dcaches0.LockedRMWReadReq.mshrMissLatency::cpu0.data      1062270                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.mshrMissLatency::total      1062270                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.mshrMissRate::cpu0.data     0.187500                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.mshrMissRate::total     0.187500                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.avgMshrMissLatency::cpu0.data       354090                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.dcaches0.LockedRMWReadReq.avgMshrMissLatency::total       354090                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.dcaches0.LockedRMWWriteReq.hits::cpu0.data           16                       # number of LockedRMWWriteReq hits (Count)
system.dcaches0.LockedRMWWriteReq.hits::total           16                       # number of LockedRMWWriteReq hits (Count)
system.dcaches0.LockedRMWWriteReq.accesses::cpu0.data           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.dcaches0.LockedRMWWriteReq.accesses::total           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.dcaches0.ReadReq.hits::cpu0.data      91839413                       # number of ReadReq hits (Count)
system.dcaches0.ReadReq.hits::total          91839413                       # number of ReadReq hits (Count)
system.dcaches0.ReadReq.misses::cpu0.data      2157959                       # number of ReadReq misses (Count)
system.dcaches0.ReadReq.misses::total         2157959                       # number of ReadReq misses (Count)
system.dcaches0.ReadReq.missLatency::cpu0.data  82073748757                       # number of ReadReq miss ticks (Tick)
system.dcaches0.ReadReq.missLatency::total  82073748757                       # number of ReadReq miss ticks (Tick)
system.dcaches0.ReadReq.accesses::cpu0.data     93997372                       # number of ReadReq accesses(hits+misses) (Count)
system.dcaches0.ReadReq.accesses::total      93997372                       # number of ReadReq accesses(hits+misses) (Count)
system.dcaches0.ReadReq.missRate::cpu0.data     0.022958                       # miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.missRate::total      0.022958                       # miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.avgMissLatency::cpu0.data 38033.043611                       # average ReadReq miss latency ((Tick/Count))
system.dcaches0.ReadReq.avgMissLatency::total 38033.043611                       # average ReadReq miss latency ((Tick/Count))
system.dcaches0.ReadReq.mshrHits::cpu0.data      1103548                       # number of ReadReq MSHR hits (Count)
system.dcaches0.ReadReq.mshrHits::total       1103548                       # number of ReadReq MSHR hits (Count)
system.dcaches0.ReadReq.mshrMisses::cpu0.data      1054411                       # number of ReadReq MSHR misses (Count)
system.dcaches0.ReadReq.mshrMisses::total      1054411                       # number of ReadReq MSHR misses (Count)
system.dcaches0.ReadReq.mshrMissLatency::cpu0.data  38946741269                       # number of ReadReq MSHR miss ticks (Tick)
system.dcaches0.ReadReq.mshrMissLatency::total  38946741269                       # number of ReadReq MSHR miss ticks (Tick)
system.dcaches0.ReadReq.mshrMissRate::cpu0.data     0.011217                       # mshr miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.mshrMissRate::total     0.011217                       # mshr miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.avgMshrMissLatency::cpu0.data 36936.964115                       # average ReadReq mshr miss latency ((Tick/Count))
system.dcaches0.ReadReq.avgMshrMissLatency::total 36936.964115                       # average ReadReq mshr miss latency ((Tick/Count))
system.dcaches0.WriteReq.hits::cpu0.data    187167198                       # number of WriteReq hits (Count)
system.dcaches0.WriteReq.hits::total        187167198                       # number of WriteReq hits (Count)
system.dcaches0.WriteReq.misses::cpu0.data       262574                       # number of WriteReq misses (Count)
system.dcaches0.WriteReq.misses::total         262574                       # number of WriteReq misses (Count)
system.dcaches0.WriteReq.missLatency::cpu0.data  12460957569                       # number of WriteReq miss ticks (Tick)
system.dcaches0.WriteReq.missLatency::total  12460957569                       # number of WriteReq miss ticks (Tick)
system.dcaches0.WriteReq.accesses::cpu0.data    187429772                       # number of WriteReq accesses(hits+misses) (Count)
system.dcaches0.WriteReq.accesses::total    187429772                       # number of WriteReq accesses(hits+misses) (Count)
system.dcaches0.WriteReq.missRate::cpu0.data     0.001401                       # miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.missRate::total     0.001401                       # miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.avgMissLatency::cpu0.data 47456.936212                       # average WriteReq miss latency ((Tick/Count))
system.dcaches0.WriteReq.avgMissLatency::total 47456.936212                       # average WriteReq miss latency ((Tick/Count))
system.dcaches0.WriteReq.mshrHits::cpu0.data            1                       # number of WriteReq MSHR hits (Count)
system.dcaches0.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.dcaches0.WriteReq.mshrMisses::cpu0.data       262573                       # number of WriteReq MSHR misses (Count)
system.dcaches0.WriteReq.mshrMisses::total       262573                       # number of WriteReq MSHR misses (Count)
system.dcaches0.WriteReq.mshrMissLatency::cpu0.data  12286079289                       # number of WriteReq MSHR miss ticks (Tick)
system.dcaches0.WriteReq.mshrMissLatency::total  12286079289                       # number of WriteReq MSHR miss ticks (Tick)
system.dcaches0.WriteReq.mshrMissRate::cpu0.data     0.001401                       # mshr miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.mshrMissRate::total     0.001401                       # mshr miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.avgMshrMissLatency::cpu0.data 46791.099195                       # average WriteReq mshr miss latency ((Tick/Count))
system.dcaches0.WriteReq.avgMshrMissLatency::total 46791.099195                       # average WriteReq mshr miss latency ((Tick/Count))
system.dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.dcaches0.tags.tagsInUse             511.993507                       # Average ticks per tags in use ((Tick/Count))
system.dcaches0.tags.totalRefs              280323627                       # Total number of references to valid blocks. (Count)
system.dcaches0.tags.sampledRefs              1316983                       # Sample count of references to valid blocks. (Count)
system.dcaches0.tags.avgRefs               212.852882                       # Average number of references to valid blocks. ((Count/Count))
system.dcaches0.tags.warmupTick                 81918                       # The tick when the warmup percentage was hit. (Tick)
system.dcaches0.tags.occupancies::cpu0.data   511.993507                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.dcaches0.tags.avgOccs::cpu0.data      0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.dcaches0.tags.avgOccs::total          0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.dcaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.dcaches0.tags.ageTaskId_1024::0            101                       # Occupied blocks per task id, per block age (Count)
system.dcaches0.tags.ageTaskId_1024::1             10                       # Occupied blocks per task id, per block age (Count)
system.dcaches0.tags.ageTaskId_1024::3             14                       # Occupied blocks per task id, per block age (Count)
system.dcaches0.tags.ageTaskId_1024::4            387                       # Occupied blocks per task id, per block age (Count)
system.dcaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.dcaches0.tags.tagAccesses           2252734391                       # Number of tag accesses (Count)
system.dcaches0.tags.dataAccesses          2252734391                       # Number of data accesses (Count)
system.dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.dcaches1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.dcaches1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.dcaches1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches1.replacements                        0                       # number of replacements (Count)
system.dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.dcaches1.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.dcaches1.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.dcaches1.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.dcaches1.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.dcaches1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.dcaches1.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.dcaches1.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.dsplit0.transDist::ReadReq           102385980                       # Transaction distribution (Count)
system.dsplit0.transDist::ReadResp          102385980                       # Transaction distribution (Count)
system.dsplit0.transDist::WriteReq          187429772                       # Transaction distribution (Count)
system.dsplit0.transDist::WriteResp         187429772                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWReadReq           16                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWReadResp           16                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWWriteReq           16                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWWriteResp           16                       # Transaction distribution (Count)
system.dsplit0.transDist::PUM                37748736                       # Transaction distribution (Count)
system.dsplit0.transDist::PUMResp            37748736                       # Transaction distribution (Count)
system.dsplit0.pktCount_system.cpu0.dcache_port::system.to_l1d0.cpu_side_port    562854352                       # Packet count per connected requestor and responder (Count)
system.dsplit0.pktCount_system.cpu0.dcache_port::system.bypass_mmio0.cpu_side_port     92274688                       # Packet count per connected requestor and responder (Count)
system.dsplit0.pktCount_system.cpu0.dcache_port::total    655129040                       # Packet count per connected requestor and responder (Count)
system.dsplit0.pktSize_system.cpu0.dcache_port::system.to_l1d0.cpu_side_port   2075542762                       # Cumulative packet size per connected requestor and responder (Byte)
system.dsplit0.pktSize_system.cpu0.dcache_port::system.bypass_mmio0.cpu_side_port     67108864                       # Cumulative packet size per connected requestor and responder (Byte)
system.dsplit0.pktSize_system.cpu0.dcache_port::total   2142651626                       # Cumulative packet size per connected requestor and responder (Byte)
system.dsplit0.snoops                               0                       # Total snoops (Count)
system.dsplit0.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.dsplit0.snoopFanout::samples         289815908                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::0               289815908    100.00%    100.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::total           289815908                       # Request fanout histogram (Count)
system.dsplit0.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.dsplit0.reqLayer0.occupancy       156129411300                       # Layer occupancy (ticks) (Tick)
system.dsplit0.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.dsplit0.reqLayer1.occupancy        15363735552                       # Layer occupancy (ticks) (Tick)
system.dsplit0.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.dsplit0.respLayer0.occupancy      143173521828                       # Layer occupancy (ticks) (Tick)
system.dsplit0.respLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.dsplit0.snoop_filter.totRequests             0                       # Total number of requests made to the snoop filter. (Count)
system.dsplit0.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit0.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.dsplit0.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.dsplit0.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit0.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.dsplit1.snoops                               0                       # Total snoops (Count)
system.dsplit1.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.dsplit1.snoopFanout::samples                 0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::mean                  nan                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::stdev                 nan                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::underflows              0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::0                       0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::1                       0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::overflows               0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::total                   0                       # Request fanout histogram (Count)
system.dsplit1.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.dsplit1.snoop_filter.totRequests             0                       # Total number of requests made to the snoop filter. (Count)
system.dsplit1.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.dsplit1.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.dsplit1.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.icaches0.demandHits::cpu0.inst       162042724                       # number of demand (read+write) hits (Count)
system.icaches0.demandHits::total           162042724                       # number of demand (read+write) hits (Count)
system.icaches0.overallHits::cpu0.inst      162042724                       # number of overall hits (Count)
system.icaches0.overallHits::total          162042724                       # number of overall hits (Count)
system.icaches0.demandMisses::cpu0.inst          2025                       # number of demand (read+write) misses (Count)
system.icaches0.demandMisses::total              2025                       # number of demand (read+write) misses (Count)
system.icaches0.overallMisses::cpu0.inst         2025                       # number of overall misses (Count)
system.icaches0.overallMisses::total             2025                       # number of overall misses (Count)
system.icaches0.demandMissLatency::cpu0.inst     81430155                       # number of demand (read+write) miss ticks (Tick)
system.icaches0.demandMissLatency::total     81430155                       # number of demand (read+write) miss ticks (Tick)
system.icaches0.overallMissLatency::cpu0.inst     81430155                       # number of overall miss ticks (Tick)
system.icaches0.overallMissLatency::total     81430155                       # number of overall miss ticks (Tick)
system.icaches0.demandAccesses::cpu0.inst    162044749                       # number of demand (read+write) accesses (Count)
system.icaches0.demandAccesses::total       162044749                       # number of demand (read+write) accesses (Count)
system.icaches0.overallAccesses::cpu0.inst    162044749                       # number of overall (read+write) accesses (Count)
system.icaches0.overallAccesses::total      162044749                       # number of overall (read+write) accesses (Count)
system.icaches0.demandMissRate::cpu0.inst     0.000012                       # miss rate for demand accesses (Ratio)
system.icaches0.demandMissRate::total        0.000012                       # miss rate for demand accesses (Ratio)
system.icaches0.overallMissRate::cpu0.inst     0.000012                       # miss rate for overall accesses (Ratio)
system.icaches0.overallMissRate::total       0.000012                       # miss rate for overall accesses (Ratio)
system.icaches0.demandAvgMissLatency::cpu0.inst 40212.422222                       # average overall miss latency in ticks ((Tick/Count))
system.icaches0.demandAvgMissLatency::total 40212.422222                       # average overall miss latency in ticks ((Tick/Count))
system.icaches0.overallAvgMissLatency::cpu0.inst 40212.422222                       # average overall miss latency ((Tick/Count))
system.icaches0.overallAvgMissLatency::total 40212.422222                       # average overall miss latency ((Tick/Count))
system.icaches0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.icaches0.blockedCycles::no_targets          145                       # number of cycles access was blocked (Cycle)
system.icaches0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.icaches0.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.icaches0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches0.avgBlocked::no_targets            145                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches0.demandMshrHits::cpu0.inst          546                       # number of demand (read+write) MSHR hits (Count)
system.icaches0.demandMshrHits::total             546                       # number of demand (read+write) MSHR hits (Count)
system.icaches0.overallMshrHits::cpu0.inst          546                       # number of overall MSHR hits (Count)
system.icaches0.overallMshrHits::total            546                       # number of overall MSHR hits (Count)
system.icaches0.demandMshrMisses::cpu0.inst         1479                       # number of demand (read+write) MSHR misses (Count)
system.icaches0.demandMshrMisses::total          1479                       # number of demand (read+write) MSHR misses (Count)
system.icaches0.overallMshrMisses::cpu0.inst         1479                       # number of overall MSHR misses (Count)
system.icaches0.overallMshrMisses::total         1479                       # number of overall MSHR misses (Count)
system.icaches0.overallMshrUncacheable::cpu0.inst            1                       # number of overall MSHR uncacheable misses (Count)
system.icaches0.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.icaches0.demandMshrMissLatency::cpu0.inst     60713559                       # number of demand (read+write) MSHR miss ticks (Tick)
system.icaches0.demandMshrMissLatency::total     60713559                       # number of demand (read+write) MSHR miss ticks (Tick)
system.icaches0.overallMshrMissLatency::cpu0.inst     60713559                       # number of overall MSHR miss ticks (Tick)
system.icaches0.overallMshrMissLatency::total     60713559                       # number of overall MSHR miss ticks (Tick)
system.icaches0.overallMshrUncacheableLatency::cpu0.inst        33966                       # number of overall MSHR uncacheable ticks (Tick)
system.icaches0.overallMshrUncacheableLatency::total        33966                       # number of overall MSHR uncacheable ticks (Tick)
system.icaches0.demandMshrMissRate::cpu0.inst     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.icaches0.demandMshrMissRate::total     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.icaches0.overallMshrMissRate::cpu0.inst     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.icaches0.overallMshrMissRate::total     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.icaches0.demandAvgMshrMissLatency::cpu0.inst 41050.411765                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.demandAvgMshrMissLatency::total 41050.411765                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.overallAvgMshrMissLatency::cpu0.inst 41050.411765                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.overallAvgMshrMissLatency::total 41050.411765                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.overallAvgMshrUncacheableLatency::cpu0.inst        33966                       # average overall mshr uncacheable latency ((Tick/Count))
system.icaches0.overallAvgMshrUncacheableLatency::total        33966                       # average overall mshr uncacheable latency ((Tick/Count))
system.icaches0.replacements                      963                       # number of replacements (Count)
system.icaches0.ReadReq.hits::cpu0.inst     162042724                       # number of ReadReq hits (Count)
system.icaches0.ReadReq.hits::total         162042724                       # number of ReadReq hits (Count)
system.icaches0.ReadReq.misses::cpu0.inst         2025                       # number of ReadReq misses (Count)
system.icaches0.ReadReq.misses::total            2025                       # number of ReadReq misses (Count)
system.icaches0.ReadReq.missLatency::cpu0.inst     81430155                       # number of ReadReq miss ticks (Tick)
system.icaches0.ReadReq.missLatency::total     81430155                       # number of ReadReq miss ticks (Tick)
system.icaches0.ReadReq.accesses::cpu0.inst    162044749                       # number of ReadReq accesses(hits+misses) (Count)
system.icaches0.ReadReq.accesses::total     162044749                       # number of ReadReq accesses(hits+misses) (Count)
system.icaches0.ReadReq.missRate::cpu0.inst     0.000012                       # miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.missRate::total      0.000012                       # miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.avgMissLatency::cpu0.inst 40212.422222                       # average ReadReq miss latency ((Tick/Count))
system.icaches0.ReadReq.avgMissLatency::total 40212.422222                       # average ReadReq miss latency ((Tick/Count))
system.icaches0.ReadReq.mshrHits::cpu0.inst          546                       # number of ReadReq MSHR hits (Count)
system.icaches0.ReadReq.mshrHits::total           546                       # number of ReadReq MSHR hits (Count)
system.icaches0.ReadReq.mshrMisses::cpu0.inst         1479                       # number of ReadReq MSHR misses (Count)
system.icaches0.ReadReq.mshrMisses::total         1479                       # number of ReadReq MSHR misses (Count)
system.icaches0.ReadReq.mshrUncacheable::cpu0.inst            1                       # number of ReadReq MSHR uncacheable (Count)
system.icaches0.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.icaches0.ReadReq.mshrMissLatency::cpu0.inst     60713559                       # number of ReadReq MSHR miss ticks (Tick)
system.icaches0.ReadReq.mshrMissLatency::total     60713559                       # number of ReadReq MSHR miss ticks (Tick)
system.icaches0.ReadReq.mshrUncacheableLatency::cpu0.inst        33966                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.icaches0.ReadReq.mshrUncacheableLatency::total        33966                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.icaches0.ReadReq.mshrMissRate::cpu0.inst     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.mshrMissRate::total     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.avgMshrMissLatency::cpu0.inst 41050.411765                       # average ReadReq mshr miss latency ((Tick/Count))
system.icaches0.ReadReq.avgMshrMissLatency::total 41050.411765                       # average ReadReq mshr miss latency ((Tick/Count))
system.icaches0.ReadReq.avgMshrUncacheableLatency::cpu0.inst        33966                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.icaches0.ReadReq.avgMshrUncacheableLatency::total        33966                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.icaches0.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.icaches0.tags.tagsInUse             511.996376                       # Average ticks per tags in use ((Tick/Count))
system.icaches0.tags.totalRefs              162044203                       # Total number of references to valid blocks. (Count)
system.icaches0.tags.sampledRefs                 1479                       # Sample count of references to valid blocks. (Count)
system.icaches0.tags.avgRefs             109563.355646                       # Average number of references to valid blocks. ((Count/Count))
system.icaches0.tags.warmupTick                 33300                       # The tick when the warmup percentage was hit. (Tick)
system.icaches0.tags.occupancies::cpu0.inst   511.996376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.icaches0.tags.avgOccs::cpu0.inst      0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.icaches0.tags.avgOccs::total          0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.icaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.icaches0.tags.ageTaskId_1024::0            191                       # Occupied blocks per task id, per block age (Count)
system.icaches0.tags.ageTaskId_1024::4            321                       # Occupied blocks per task id, per block age (Count)
system.icaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.icaches0.tags.tagAccesses           1296359471                       # Number of tag accesses (Count)
system.icaches0.tags.dataAccesses          1296359471                       # Number of data accesses (Count)
system.icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.icaches1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.icaches1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.icaches1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches1.replacements                        0                       # number of replacements (Count)
system.icaches1.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.icaches1.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.icaches1.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.icaches1.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.icaches1.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.icaches1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.icaches1.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.icaches1.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadReq                     1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadResp              1055891                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         529350                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            2098739                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  4                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 4                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              262572                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             262572                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         1055890                       # Transaction distribution (Count)
system.l2bus.pktCount_system.icaches0.mem_side_port::system.l2cache.cpu_side_port         3917                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.dcaches0.mem_side_port::system.l2cache.cpu_side_port      3950445                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  3954362                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.icaches0.mem_side_port::system.l2cache.cpu_side_port        94336                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.dcaches0.mem_side_port::system.l2cache.cpu_side_port    101350848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 101445184                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1310661                       # Total snoops (Count)
system.l2bus.snoopTraffic                    16814848                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             2629122                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.036627                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.187843                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   2532826     96.34%     96.34% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     96296      3.66%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::3                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::4                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               2629122                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           1055326617                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1479848                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer2.occupancy          1315667349                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         2635900                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1317440                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             96281                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        96281                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu0.inst               50                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu0.data             4180                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 4230                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.inst              50                       # number of overall hits (Count)
system.l2cache.overallHits::cpu0.data            4180                       # number of overall hits (Count)
system.l2cache.overallHits::total                4230                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst           1423                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data        1312803                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            1314226                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst          1423                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data       1312803                       # number of overall misses (Count)
system.l2cache.overallMisses::total           1314226                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst     59009265                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data  49899454263                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   49958463528                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst     59009265                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data  49899454263                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  49958463528                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst         1473                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data      1316983                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1318456                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst         1473                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data      1316983                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1318456                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst     0.966056                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data     0.996826                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.996792                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst     0.966056                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data     0.996826                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.996792                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 41468.211525                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 38009.856972                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 38013.601563                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 41468.211525                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 38009.856972                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 38013.601563                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          262726                       # number of writebacks (Count)
system.l2cache.writebacks::total               262726                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu0.inst         1423                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data      1312803                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        1314226                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst         1423                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data      1312803                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       1314226                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrUncacheable::cpu0.inst            1                       # number of overall MSHR uncacheable misses (Count)
system.l2cache.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst     53322957                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data  44653493475                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  44706816432                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst     53322957                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data  44653493475                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  44706816432                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrUncacheableLatency::cpu0.inst        28638                       # number of overall MSHR uncacheable ticks (Tick)
system.l2cache.overallMshrUncacheableLatency::total        28638                       # number of overall MSHR uncacheable ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst     0.966056                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data     0.996826                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.996792                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst     0.966056                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data     0.996826                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.996792                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 37472.211525                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 34013.856972                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 34017.601563                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 37472.211525                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 34013.856972                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 34017.601563                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrUncacheableLatency::cpu0.inst        28638                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2cache.overallAvgMshrUncacheableLatency::total        28638                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2cache.replacements                   1310655                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks        95425                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total        95425                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu0.data           86                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               86                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu0.data       262486                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         262486                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data  12023828469                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  12023828469                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data       262572                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       262572                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data     0.999672                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999672                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 45807.503901                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 45807.503901                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data       262486                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       262486                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data  10974934413                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  10974934413                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.999672                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999672                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 41811.503901                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 41811.503901                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadReq.mshrUncacheable::cpu0.inst            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2cache.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2cache.ReadReq.mshrUncacheableLatency::cpu0.inst        28638                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2cache.ReadReq.mshrUncacheableLatency::total        28638                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2cache.ReadReq.avgMshrUncacheableLatency::cpu0.inst        28638                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2cache.ReadReq.avgMshrUncacheableLatency::total        28638                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu0.inst           50                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu0.data         4094                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         4144                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu0.inst         1423                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu0.data      1050317                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      1051740                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.inst     59009265                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu0.data  37875625794                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  37934635059                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.inst         1473                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu0.data      1054411                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      1055884                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.inst     0.966056                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu0.data     0.996117                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.996075                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.inst 41468.211525                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 36061.137537                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 36068.453286                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu0.inst         1423                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data      1050317                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      1051740                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.inst     53322957                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data  33678559062                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  33731882019                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.inst     0.966056                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.996117                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.996075                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 37472.211525                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 32065.137537                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 32072.453286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu0.data            4                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               4                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu0.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       266624                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       266624                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       266624                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       266624                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4095.706507                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 2540467                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               1314751                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.932280                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  28971                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     1.627917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.inst     4.515763                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data  4089.562827                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000397                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.001102                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.998428                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             291                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              28                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3              31                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            3746                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              43489023                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             43489023                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              8388609                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             9440349                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        262726                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1047077                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             262486                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            262486                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1051740                       # Transaction distribution (Count)
system.membus.transDist::PUM                 37748736                       # Transaction distribution (Count)
system.membus.transDist::PUMResp             37748736                       # Transaction distribution (Count)
system.membus.pktCount_system.bypass_mmio0.mem_side_port::system.ram_mmio_ch0.port     46137344                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.bypass_mmio0.mem_side_port::system.ram_mmio_ch1.port     46137344                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.bypass_mmio0.mem_side_port::total     92274688                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.ram_main.port      3938255                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.ram_mmio_ch0.port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      3938257                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                96212945                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.bypass_mmio0.mem_side_port::system.ram_mmio_ch0.port     33554432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.bypass_mmio0.mem_side_port::system.ram_mmio_ch1.port     33554432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.bypass_mmio0.mem_side_port::total     67108864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::system.ram_main.port    100924928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::system.ram_mmio_ch0.port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    100924992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                168033856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            9702835                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  9702835    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              9702835                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           961289415                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer5.occupancy          7681868109                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer6.occupancy          7681867776                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        20049047142                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1091105947                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2624029                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1309805                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.ram_main.bytesRead::cpu0.inst            91072                       # Number of bytes read from this memory (Byte)
system.ram_main.bytesRead::cpu0.data         84019392                       # Number of bytes read from this memory (Byte)
system.ram_main.bytesRead::total             84110464                       # Number of bytes read from this memory (Byte)
system.ram_main.bytesInstRead::cpu0.inst        91072                       # Number of instructions bytes read from this memory (Byte)
system.ram_main.bytesInstRead::total            91072                       # Number of instructions bytes read from this memory (Byte)
system.ram_main.bytesWritten::writebacks     16814464                       # Number of bytes written to this memory (Byte)
system.ram_main.bytesWritten::total          16814464                       # Number of bytes written to this memory (Byte)
system.ram_main.numReads::cpu0.inst              1423                       # Number of read requests responded to by this memory (Count)
system.ram_main.numReads::cpu0.data           1312803                       # Number of read requests responded to by this memory (Count)
system.ram_main.numReads::total               1314226                       # Number of read requests responded to by this memory (Count)
system.ram_main.numWrites::writebacks          262726                       # Number of write requests responded to by this memory (Count)
system.ram_main.numWrites::total               262726                       # Number of write requests responded to by this memory (Count)
system.ram_main.bwRead::cpu0.inst               48887                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_main.bwRead::cpu0.data            45101588                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_main.bwRead::total                45150475                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_main.bwInstRead::cpu0.inst           48887                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_main.bwInstRead::total               48887                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_main.bwWrite::writebacks           9026000                       # Write bandwidth from this memory ((Byte/Second))
system.ram_main.bwWrite::total                9026000                       # Write bandwidth from this memory ((Byte/Second))
system.ram_main.bwTotal::writebacks           9026000                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_main.bwTotal::cpu0.inst              48887                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_main.bwTotal::cpu0.data           45101588                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_main.bwTotal::total               54176475                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_main.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.ram_mmio_ch0.bytesRead::cpu0.inst           64                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch0.bytesRead::cpu0.data     33554432                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch0.bytesRead::total         33554496                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch0.bytesInstRead::cpu0.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.ram_mmio_ch0.bytesInstRead::total           64                       # Number of instructions bytes read from this memory (Byte)
system.ram_mmio_ch0.numReads::cpu0.inst             1                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch0.numReads::cpu0.data       4194304                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch0.numReads::total           4194305                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch0.bwRead::cpu0.inst              34                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwRead::cpu0.data        18012010                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwRead::total            18012045                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwInstRead::cpu0.inst           34                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwInstRead::total              34                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwTotal::cpu0.inst             34                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch0.bwTotal::cpu0.data       18012010                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch0.bwTotal::total           18012045                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch0.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.ram_mmio_ch1.bytesRead::cpu0.data     33554432                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch1.bytesRead::total         33554432                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch1.numReads::cpu0.data       4194304                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch1.numReads::total           4194304                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch1.bwRead::cpu0.data        18012010                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch1.bwRead::total            18012010                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch1.bwTotal::cpu0.data       18012010                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch1.bwTotal::total           18012010                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch1.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.to_l1d0.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.to_l1d1.power_state.pwrStateResidencyTicks::UNDEFINED 1862892119124                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
