

================================================================
== Vivado HLS Report for 'AXIM2Mat'
================================================================
* Date:           Mon Apr  6 16:35:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_SimpleDesign
* Solution:       conv
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  2076841| 10.000 ns | 20.768 ms |    1|  2076841|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_pixel     |        0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_pixel.1  |        0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    182|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    123|    -|
|Register         |        -|      -|     184|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     184|    305|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln178_fu_201_p2               |     +    |      0|  0|  29|          22|          22|
    |col_V_fu_191_p2                   |     +    |      0|  0|  39|          32|           1|
    |row_V_fu_150_p2                   |     +    |      0|  0|  39|          32|           1|
    |ret_V_fu_180_p2                   |     -    |      0|  0|  29|          22|          22|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln174_fu_145_p2              |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln175_fu_186_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 182|         178|         116|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |img_cols_V_blk_n         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n     |   9|          2|    1|          2|
    |img_data_stream_V_blk_n  |   9|          2|    1|          2|
    |img_rows_V_blk_n         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n     |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |t_V_3_reg_126            |   9|          2|   32|         64|
    |t_V_reg_115              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         26|   73|        150|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cols_V_reg_216           |  32|   0|   32|          0|
    |icmp_ln175_reg_235       |   1|   0|    1|          0|
    |ret_V_reg_230            |  15|   0|   22|          7|
    |row_V_reg_225            |  32|   0|   32|          0|
    |rows_V_reg_211           |  32|   0|   32|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_V_3_reg_126            |  32|   0|   32|          0|
    |t_V_reg_115              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 184|   0|  191|          7|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_out                 | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_write               | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|fb_address0               | out |   21|  ap_memory |         fb        |     array    |
|fb_ce0                    | out |    1|  ap_memory |         fb        |     array    |
|fb_q0                     |  in |    8|  ap_memory |         fb        |     array    |
|img_rows_V_dout           |  in |   12|   ap_fifo  |     img_rows_V    |    pointer   |
|img_rows_V_empty_n        |  in |    1|   ap_fifo  |     img_rows_V    |    pointer   |
|img_rows_V_read           | out |    1|   ap_fifo  |     img_rows_V    |    pointer   |
|img_cols_V_dout           |  in |   12|   ap_fifo  |     img_cols_V    |    pointer   |
|img_cols_V_empty_n        |  in |    1|   ap_fifo  |     img_cols_V    |    pointer   |
|img_cols_V_read           | out |    1|   ap_fifo  |     img_cols_V    |    pointer   |
|img_data_stream_V_din     | out |    8|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_full_n  |  in |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_write   | out |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_rows_V_out_din        | out |   12|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_rows_V_out_full_n     |  in |    1|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_rows_V_out_write      | out |    1|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_cols_V_out_din        | out |   12|   ap_fifo  |   img_cols_V_out  |    pointer   |
|img_cols_V_out_full_n     |  in |    1|   ap_fifo  |   img_cols_V_out  |    pointer   |
|img_cols_V_out_write      | out |    1|   ap_fifo  |   img_cols_V_out  |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

