/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/design170_60_80_top.v
