{"vcs1":{"timestamp_begin":1750917718.431022226, "rt":0.40, "ut":0.24, "st":0.07}}
{"vcselab":{"timestamp_begin":1750917718.902622157, "rt":0.20, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1750917719.161231929, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750917718.111506208}
{"VCS_COMP_START_TIME": 1750917718.111506208}
{"VCS_COMP_END_TIME": 1750917719.509198463}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2574864}}
{"stitch_vcselab": {"peak_mem": 2574907}}
