<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_150_p2" SOURCE="equalizer.cpp:44" VARIABLE="add_ln44" MODULE="equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop" LOOP="Lowfreq_Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_177_p2" SOURCE="equalizer.cpp:46" VARIABLE="add_ln46" MODULE="equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop" LOOP="Lowfreq_Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="lowfreq_accumulate_1_fu_219_p2" SOURCE="equalizer.cpp:46" VARIABLE="lowfreq_accumulate_1" MODULE="equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop" LOOP="Lowfreq_Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_150_p2" SOURCE="equalizer.cpp:54" VARIABLE="add_ln54" MODULE="equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop" LOOP="Midfreq_Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_177_p2" SOURCE="equalizer.cpp:56" VARIABLE="add_ln56" MODULE="equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop" LOOP="Midfreq_Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="midfreq_accumulate_1_fu_219_p2" SOURCE="equalizer.cpp:56" VARIABLE="midfreq_accumulate_1" MODULE="equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop" LOOP="Midfreq_Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_150_p2" SOURCE="equalizer.cpp:64" VARIABLE="add_ln64" MODULE="equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop" LOOP="Highfreq_Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_177_p2" SOURCE="equalizer.cpp:66" VARIABLE="add_ln66" MODULE="equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop" LOOP="Highfreq_Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="highfreq_accumulate_1_fu_219_p2" SOURCE="equalizer.cpp:66" VARIABLE="highfreq_accumulate_1" MODULE="equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop" LOOP="Highfreq_Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U16" SOURCE="equalizer.cpp:49" VARIABLE="mul_ln49" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="lowfreq_accumulate_fu_369_p2" SOURCE="equalizer.cpp:49" VARIABLE="lowfreq_accumulate" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U17" SOURCE="equalizer.cpp:59" VARIABLE="mul_ln59" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="midfreq_accumulate_fu_382_p2" SOURCE="equalizer.cpp:59" VARIABLE="midfreq_accumulate" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U18" SOURCE="equalizer.cpp:69" VARIABLE="mul_ln69" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="SIGNAL_OUT_TDATA_int_regslice" SOURCE="equalizer.cpp:69" VARIABLE="highfreq_accumulate" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="lowfreq_shift_reg_U" SOURCE="" VARIABLE="lowfreq_shift_reg" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="midfreq_shift_reg_U" SOURCE="" VARIABLE="midfreq_shift_reg" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="highfreq_shift_reg_U" SOURCE="" VARIABLE="highfreq_shift_reg" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="equalizer" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="equalizer" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
