# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_42_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/d_ff_beh.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:41 on Oct 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/d_ff_beh.v 
# -- Compiling module d_ff_beh
# 
# Top level modules:
# 	d_ff_beh
# End time: 15:00:41 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_42 {C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:41 on Oct 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_42" C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42.v 
# -- Compiling module q_5_42
# 
# Top level modules:
# 	q_5_42
# End time: 15:00:41 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:55 on Oct 19,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v 
# -- Compiling module q_5_42_tb
# 
# Top level modules:
# 	q_5_42_tb
# End time: 15:00:55 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_42_tb
# vsim work.q_5_42_tb 
# Start time: 15:00:59 on Oct 19,2019
# Loading work.q_5_42_tb
# Loading work.q_5_42
# Loading work.d_ff_beh
add wave -position insertpoint  \
sim:/q_5_42_tb/rstn \
sim:/q_5_42_tb/clk \
sim:/q_5_42_tb/x_in \
sim:/q_5_42_tb/y_out \
sim:/q_5_42_tb/A \
sim:/q_5_42_tb/B
run
restart
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_42_tb
# 1
# Break in Module q_5_42_tb at C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v line 20
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:10 on Oct 19,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v 
# -- Compiling module q_5_42_tb
# ** Error: (vlog-13069) C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v(12): near "#": syntax error, unexpected '#', expecting ';'.
# End time: 15:04:10 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:28 on Oct 19,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v 
# -- Compiling module q_5_42_tb
# 
# Top level modules:
# 	q_5_42_tb
# End time: 15:05:28 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_42_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_42_tb
# 1
# Break in Module q_5_42_tb at C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v line 20
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:33 on Oct 19,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v 
# -- Compiling module q_5_42_tb
# 
# Top level modules:
# 	q_5_42_tb
# End time: 15:06:33 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_42_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v(24)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_42_tb
# 1
# Break in Module q_5_42_tb at C:/Users/home/Documents/Fpga_proj/q_5_42/q_5_42_tb.v line 24
# End time: 15:07:21 on Oct 19,2019, Elapsed time: 0:06:22
# Errors: 2, Warnings: 0
