// Seed: 1371024569
module module_0;
  always @(posedge id_1 or id_1) begin : LABEL_0
    if ('b0 ^ 1) id_1 <= id_1 - id_1;
  end
  initial assume (id_1);
  assign module_2.id_10 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri0 id_7 = id_6++ < id_7;
  wire id_8;
endmodule
module module_2 (
    output logic id_0,
    input uwire id_1,
    input wire id_2,
    input logic id_3,
    input supply1 id_4,
    output tri id_5,
    input tri1 id_6,
    input wire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input logic id_10,
    input supply1 id_11
);
  logic id_13;
  final begin : LABEL_0
    id_13 = 1;
  end
  logic id_14 = id_13;
  module_0 modCall_1 ();
  always @(posedge id_10) begin : LABEL_0
    id_13 <= id_10;
    assert (1);
    id_0 <= id_2 == id_6;
    id_14 = id_3;
  end
  wire id_15 = id_15;
  wire id_16;
endmodule
