// Seed: 4044660321
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri0 id_3 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    output tri0 id_4
);
  wire id_6;
  module_0(
      id_6, id_6
  );
endmodule
module module_2 (
    input  tri1 id_0,
    output tri1 id_1
);
  assign id_1 = id_0 - 1;
  wire id_3;
  module_0(
      id_3, id_3
  );
  wor id_4;
  assign id_4 = id_0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wor id_5 = 1'h0;
  module_0(
      id_4, id_3
  );
  wire id_6;
endmodule
