(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h53):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire3;
  input wire signed [(4'h8):(1'h0)] wire2;
  input wire signed [(2'h3):(1'h0)] wire1;
  input wire [(3'h6):(1'h0)] wire0;
  wire [(4'ha):(1'h0)] wire12;
  wire signed [(4'ha):(1'h0)] wire11;
  wire signed [(3'h4):(1'h0)] wire10;
  wire [(4'hb):(1'h0)] wire9;
  wire [(4'ha):(1'h0)] wire8;
  wire signed [(3'h6):(1'h0)] wire7;
  wire signed [(4'hb):(1'h0)] wire6;
  wire signed [(4'hb):(1'h0)] wire5;
  wire signed [(4'h9):(1'h0)] wire4;
  assign y = {wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = (~&$signed($unsigned((wire2 - wire2))));
  assign wire5 = ($unsigned((wire1[(1'h1):(1'h0)] <<< $unsigned(wire2))) ?
                     (~&(^{wire0})) : (((wire1 ? wire4 : wire1) ?
                             $unsigned((8'h9d)) : ((8'ha1) ? (8'h9e) : wire2)) ?
                         {$unsigned(wire3)} : ((wire1 & wire0) == wire4[(2'h2):(1'h0)])));
  assign wire6 = {wire1[(1'h1):(1'h0)]};
  assign wire7 = $signed($signed(wire6[(4'h8):(3'h5)]));
  assign wire8 = wire3[(4'hb):(4'h8)];
  assign wire9 = $unsigned(wire3[(1'h1):(1'h1)]);
  assign wire10 = (!(((|(8'ha7)) ^ ((8'ha7) ?
                      wire3 : wire0)) >= wire2[(2'h2):(1'h1)]));
  assign wire11 = wire2;
  assign wire12 = ($signed($signed($unsigned(wire3))) && $unsigned((wire1[(2'h3):(1'h0)] <<< $signed((8'h9d)))));
endmodule