vendor_name = ModelSim
source_file = 1, C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/tflipflop.vhd
source_file = 1, C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/db/Lab9Q2.cbx.xml
design_name = hard_block
design_name = Lab9Q2
instance = comp, \count_out[0]~output\, count_out[0]~output, Lab9Q2, 1
instance = comp, \count_out[1]~output\, count_out[1]~output, Lab9Q2, 1
instance = comp, \count_out[2]~output\, count_out[2]~output, Lab9Q2, 1
instance = comp, \clk~input\, clk~input, Lab9Q2, 1
instance = comp, \resetn~input\, resetn~input, Lab9Q2, 1
