Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 11 14:05:18 2021
| Host         : lei-HP-EliteDesk-880-G1-TWR running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/lei/Vivado/SmallTimingAnlaysis/timing_imp/50Mhz.txt
| Design       : nvsmall_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.959        0.000                      0               225372        0.007        0.000                      0               225372        3.000        0.000                       0                 94519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
clk_fpga_0                        {0.000 5.000}      10.000          100.000         
nvsmall_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_50Mhz_nvsmall_clk_wiz_0_0   {0.000 10.000}     20.000          50.000          
  clkfbout_nvsmall_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                          8.592        0.000                       0                     1  
nvsmall_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_50Mhz_nvsmall_clk_wiz_0_0         9.959        0.000                      0               190610        0.007        0.000                      0               190610        9.232        0.000                       0                 94514  
  clkfbout_nvsmall_clk_wiz_0_0                                                                                                                                                      8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_50Mhz_nvsmall_clk_wiz_0_0  clk_50Mhz_nvsmall_clk_wiz_0_0       11.460        0.000                      0                34762        0.519        0.000                      0                34762  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_50Mhz_nvsmall_clk_wiz_0_0  
(none)                         clk_50Mhz_nvsmall_clk_wiz_0_0  clk_50Mhz_nvsmall_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clkfbout_nvsmall_clk_wiz_0_0                                


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  nvsmall_i/clk_wiz_0/inst/clk_in1
  To Clock:  nvsmall_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nvsmall_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_50Mhz_nvsmall_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.959ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.714ns  (logic 1.602ns (16.492%)  route 8.112ns (83.508%))
  Logic Levels:           12  (CARRY4=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y302        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y302        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          2.874     4.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I1
    SLICE_X68Y222        LUT5 (Prop_lut5_I1_O)        0.043     4.862 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.862    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.129 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.295 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.535     5.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X68Y220        LUT4 (Prop_lut4_I3_O)        0.123     5.953 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.953    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.220 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.220    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.297 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.379     7.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X59Y255                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X59Y255        LUT6 (Prop_lut6_I1_O)        0.122     7.798 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.190     8.989    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X62Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/I0
    SLICE_X62Y306        LUT4 (Prop_lut4_I0_O)        0.043     9.032 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/O
                         net (fo=2, routed)           0.326     9.358    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing2
    SLICE_X61Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/I5
    SLICE_X61Y305        LUT6 (Prop_lut6_I5_O)        0.043     9.401 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/O
                         net (fo=21, routed)          0.484     9.885    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[2]
    SLICE_X65Y304                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I2
    SLICE_X65Y304        LUT5 (Prop_lut5_I2_O)        0.043     9.928 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         0.537    10.465    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[3]
    SLICE_X59Y308                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/I3
    SLICE_X59Y308        LUT4 (Prop_lut4_I3_O)        0.049    10.514 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/O
                         net (fo=9, routed)           0.340    10.854    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[0]_0
    SLICE_X56Y307                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/I3
    SLICE_X56Y307        LUT5 (Prop_lut5_I3_O)        0.136    10.990 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/O
                         net (fo=8, routed)           0.445    11.436    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1_n_0
    SLICE_X53Y309        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.494    21.496    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X53Y309        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[6]/C
                         clock pessimism              0.183    21.679    
                         clock uncertainty           -0.084    21.595    
    SLICE_X53Y309        FDRE (Setup_fdre_C_CE)      -0.201    21.394    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[6]
  -------------------------------------------------------------------
                         required time                         21.394    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  9.959    

Slack (MET) :             9.960ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 1.597ns (16.444%)  route 8.115ns (83.556%))
  Logic Levels:           12  (CARRY4=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y302        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y302        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          2.874     4.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I1
    SLICE_X68Y222        LUT5 (Prop_lut5_I1_O)        0.043     4.862 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.862    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.129 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.295 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.535     5.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X68Y220        LUT4 (Prop_lut4_I3_O)        0.123     5.953 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.953    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.220 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.220    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.297 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.379     7.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X59Y255                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X59Y255        LUT6 (Prop_lut6_I1_O)        0.122     7.798 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.190     8.989    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X62Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/I0
    SLICE_X62Y306        LUT4 (Prop_lut4_I0_O)        0.043     9.032 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/O
                         net (fo=2, routed)           0.326     9.358    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing2
    SLICE_X61Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/I5
    SLICE_X61Y305        LUT6 (Prop_lut6_I5_O)        0.043     9.401 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/O
                         net (fo=21, routed)          0.484     9.885    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[2]
    SLICE_X65Y304                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I2
    SLICE_X65Y304        LUT5 (Prop_lut5_I2_O)        0.043     9.928 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         0.543    10.471    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[3]
    SLICE_X57Y307                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___321_i_1/I3
    SLICE_X57Y307        LUT4 (Prop_lut4_I3_O)        0.048    10.519 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___321_i_1/O
                         net (fo=9, routed)           0.458    10.978    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[0]_0
    SLICE_X55Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1/I3
    SLICE_X55Y306        LUT5 (Prop_lut5_I3_O)        0.132    11.110 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1/O
                         net (fo=8, routed)           0.324    11.434    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1_n_0
    SLICE_X55Y306        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.494    21.496    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X55Y306        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[3]/C
                         clock pessimism              0.183    21.679    
                         clock uncertainty           -0.084    21.595    
    SLICE_X55Y306        FDRE (Setup_fdre_C_CE)      -0.201    21.394    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3_reg[3]
  -------------------------------------------------------------------
                         required time                         21.394    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                  9.960    

Slack (MET) :             9.961ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 1.602ns (16.457%)  route 8.132ns (83.543%))
  Logic Levels:           12  (CARRY4=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y302        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y302        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          2.874     4.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I1
    SLICE_X68Y222        LUT5 (Prop_lut5_I1_O)        0.043     4.862 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.862    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.129 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.295 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.535     5.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X68Y220        LUT4 (Prop_lut4_I3_O)        0.123     5.953 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.953    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.220 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.220    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.297 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.379     7.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X59Y255                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X59Y255        LUT6 (Prop_lut6_I1_O)        0.122     7.798 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.190     8.989    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X62Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/I0
    SLICE_X62Y306        LUT4 (Prop_lut4_I0_O)        0.043     9.032 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/O
                         net (fo=2, routed)           0.326     9.358    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing2
    SLICE_X61Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/I5
    SLICE_X61Y305        LUT6 (Prop_lut6_I5_O)        0.043     9.401 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/O
                         net (fo=21, routed)          0.484     9.885    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[2]
    SLICE_X65Y304                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I2
    SLICE_X65Y304        LUT5 (Prop_lut5_I2_O)        0.043     9.928 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         0.537    10.465    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[3]
    SLICE_X59Y308                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/I3
    SLICE_X59Y308        LUT4 (Prop_lut4_I3_O)        0.049    10.514 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/O
                         net (fo=9, routed)           0.340    10.854    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[0]_0
    SLICE_X56Y307                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/I3
    SLICE_X56Y307        LUT5 (Prop_lut5_I3_O)        0.136    10.990 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/O
                         net (fo=8, routed)           0.466    11.456    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1_n_0
    SLICE_X52Y308        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.494    21.496    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X52Y308        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[2]/C
                         clock pessimism              0.183    21.679    
                         clock uncertainty           -0.084    21.595    
    SLICE_X52Y308        FDRE (Setup_fdre_C_CE)      -0.178    21.417    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[2]
  -------------------------------------------------------------------
                         required time                         21.417    
                         arrival time                         -11.456    
  -------------------------------------------------------------------
                         slack                                  9.961    

Slack (MET) :             9.961ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 1.602ns (16.457%)  route 8.132ns (83.543%))
  Logic Levels:           12  (CARRY4=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y302        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y302        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          2.874     4.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I1
    SLICE_X68Y222        LUT5 (Prop_lut5_I1_O)        0.043     4.862 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.862    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.129 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.295 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.535     5.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X68Y220        LUT4 (Prop_lut4_I3_O)        0.123     5.953 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.953    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.220 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.220    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.297 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.379     7.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X59Y255                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X59Y255        LUT6 (Prop_lut6_I1_O)        0.122     7.798 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.190     8.989    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X62Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/I0
    SLICE_X62Y306        LUT4 (Prop_lut4_I0_O)        0.043     9.032 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/O
                         net (fo=2, routed)           0.326     9.358    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing2
    SLICE_X61Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/I5
    SLICE_X61Y305        LUT6 (Prop_lut6_I5_O)        0.043     9.401 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/O
                         net (fo=21, routed)          0.484     9.885    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[2]
    SLICE_X65Y304                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I2
    SLICE_X65Y304        LUT5 (Prop_lut5_I2_O)        0.043     9.928 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         0.537    10.465    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[3]
    SLICE_X59Y308                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/I3
    SLICE_X59Y308        LUT4 (Prop_lut4_I3_O)        0.049    10.514 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/O
                         net (fo=9, routed)           0.340    10.854    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[0]_0
    SLICE_X56Y307                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/I3
    SLICE_X56Y307        LUT5 (Prop_lut5_I3_O)        0.136    10.990 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/O
                         net (fo=8, routed)           0.466    11.456    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1_n_0
    SLICE_X52Y308        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.494    21.496    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X52Y308        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[7]/C
                         clock pessimism              0.183    21.679    
                         clock uncertainty           -0.084    21.595    
    SLICE_X52Y308        FDRE (Setup_fdre_C_CE)      -0.178    21.417    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[7]
  -------------------------------------------------------------------
                         required time                         21.417    
                         arrival time                         -11.456    
  -------------------------------------------------------------------
                         slack                                  9.961    

Slack (MET) :             9.964ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 1.466ns (15.299%)  route 8.116ns (84.701%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.357ns = ( 21.357 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y302        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y302        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          2.874     4.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I1
    SLICE_X68Y222        LUT5 (Prop_lut5_I1_O)        0.043     4.862 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.862    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.129 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.295 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.535     5.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X68Y220        LUT4 (Prop_lut4_I3_O)        0.123     5.953 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.953    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.220 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.220    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.297 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.379     7.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X59Y255                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X59Y255        LUT6 (Prop_lut6_I1_O)        0.122     7.798 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.242     9.040    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X63Y307                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/I0
    SLICE_X63Y307        LUT4 (Prop_lut4_I0_O)        0.043     9.083 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/O
                         net (fo=2, routed)           0.337     9.420    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_pre_bypassing3
    SLICE_X63Y303                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/mcif2cdp_wr_rsp_complete_i_2/I0
    SLICE_X63Y303        LUT2 (Prop_lut2_I0_O)        0.043     9.463 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/mcif2cdp_wr_rsp_complete_i_2/O
                         net (fo=3, routed)           0.329     9.792    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd3_pvld
    SLICE_X61Y303                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/skid_flop_noc2mcif_axi_b_bready_i_2/I5
    SLICE_X61Y303        LUT6 (Prop_lut6_I5_O)        0.043     9.835 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/skid_flop_noc2mcif_axi_b_bready_i_2/O
                         net (fo=8, routed)           0.479    10.314    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/skid_flop_noc2mcif_axi_b_bready_reg_2
    SLICE_X62Y299                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/eg2ig_axi_vld_d_i_1__0/I0
    SLICE_X62Y299        LUT3 (Prop_lut3_I0_O)        0.049    10.363 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/eg2ig_axi_vld_d_i_1__0/O
                         net (fo=1, routed)           0.941    11.304    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld
    SLICE_X62Y262        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.355    21.357    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X62Y262        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg/C
                         clock pessimism              0.073    21.430    
                         clock uncertainty           -0.084    21.346    
    SLICE_X62Y262        FDCE (Setup_fdce_C_D)       -0.078    21.268    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_vld_d_reg
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  9.964    

Slack (MET) :             9.965ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 1.602ns (16.506%)  route 8.103ns (83.494%))
  Logic Levels:           12  (CARRY4=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y302        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y302        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          2.874     4.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I1
    SLICE_X68Y222        LUT5 (Prop_lut5_I1_O)        0.043     4.862 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.862    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.129 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.295 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.535     5.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X68Y220        LUT4 (Prop_lut4_I3_O)        0.123     5.953 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.953    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.220 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.220    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.297 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.379     7.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X59Y255                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X59Y255        LUT6 (Prop_lut6_I1_O)        0.122     7.798 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.190     8.989    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X62Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/I0
    SLICE_X62Y306        LUT4 (Prop_lut4_I0_O)        0.043     9.032 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/O
                         net (fo=2, routed)           0.326     9.358    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing2
    SLICE_X61Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/I5
    SLICE_X61Y305        LUT6 (Prop_lut6_I5_O)        0.043     9.401 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/O
                         net (fo=21, routed)          0.484     9.885    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[2]
    SLICE_X65Y304                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I2
    SLICE_X65Y304        LUT5 (Prop_lut5_I2_O)        0.043     9.928 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         0.537    10.465    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[3]
    SLICE_X59Y308                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/I3
    SLICE_X59Y308        LUT4 (Prop_lut4_I3_O)        0.049    10.514 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/O
                         net (fo=9, routed)           0.340    10.854    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[0]_0
    SLICE_X56Y307                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/I3
    SLICE_X56Y307        LUT5 (Prop_lut5_I3_O)        0.136    10.990 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/O
                         net (fo=8, routed)           0.437    11.427    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1_n_0
    SLICE_X55Y310        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.492    21.494    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X55Y310        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[0]/C
                         clock pessimism              0.183    21.677    
                         clock uncertainty           -0.084    21.593    
    SLICE_X55Y310        FDRE (Setup_fdre_C_CE)      -0.201    21.392    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[0]
  -------------------------------------------------------------------
                         required time                         21.392    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  9.965    

Slack (MET) :             9.965ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 1.602ns (16.506%)  route 8.103ns (83.494%))
  Logic Levels:           12  (CARRY4=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y302        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y302        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          2.874     4.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I1
    SLICE_X68Y222        LUT5 (Prop_lut5_I1_O)        0.043     4.862 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.862    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.129 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.295 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.535     5.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X68Y220        LUT4 (Prop_lut4_I3_O)        0.123     5.953 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.953    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.220 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.220    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.297 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.379     7.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X59Y255                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X59Y255        LUT6 (Prop_lut6_I1_O)        0.122     7.798 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.190     8.989    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X62Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/I0
    SLICE_X62Y306        LUT4 (Prop_lut4_I0_O)        0.043     9.032 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/O
                         net (fo=2, routed)           0.326     9.358    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing2
    SLICE_X61Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/I5
    SLICE_X61Y305        LUT6 (Prop_lut6_I5_O)        0.043     9.401 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/O
                         net (fo=21, routed)          0.484     9.885    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[2]
    SLICE_X65Y304                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I2
    SLICE_X65Y304        LUT5 (Prop_lut5_I2_O)        0.043     9.928 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         0.537    10.465    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[3]
    SLICE_X59Y308                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/I3
    SLICE_X59Y308        LUT4 (Prop_lut4_I3_O)        0.049    10.514 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/O
                         net (fo=9, routed)           0.340    10.854    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[0]_0
    SLICE_X56Y307                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/I3
    SLICE_X56Y307        LUT5 (Prop_lut5_I3_O)        0.136    10.990 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/O
                         net (fo=8, routed)           0.437    11.427    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1_n_0
    SLICE_X55Y310        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.492    21.494    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X55Y310        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[4]/C
                         clock pessimism              0.183    21.677    
                         clock uncertainty           -0.084    21.593    
    SLICE_X55Y310        FDRE (Setup_fdre_C_CE)      -0.201    21.392    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[4]
  -------------------------------------------------------------------
                         required time                         21.392    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  9.965    

Slack (MET) :             9.965ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 1.602ns (16.506%)  route 8.103ns (83.494%))
  Logic Levels:           12  (CARRY4=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y302        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y302        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          2.874     4.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I1
    SLICE_X68Y222        LUT5 (Prop_lut5_I1_O)        0.043     4.862 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.862    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.129 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.295 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.535     5.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X68Y220        LUT4 (Prop_lut4_I3_O)        0.123     5.953 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.953    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.220 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.220    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.297 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.379     7.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X59Y255                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X59Y255        LUT6 (Prop_lut6_I1_O)        0.122     7.798 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.190     8.989    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X62Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/I0
    SLICE_X62Y306        LUT4 (Prop_lut4_I0_O)        0.043     9.032 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/O
                         net (fo=2, routed)           0.326     9.358    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing2
    SLICE_X61Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/I5
    SLICE_X61Y305        LUT6 (Prop_lut6_I5_O)        0.043     9.401 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/O
                         net (fo=21, routed)          0.484     9.885    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[2]
    SLICE_X65Y304                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I2
    SLICE_X65Y304        LUT5 (Prop_lut5_I2_O)        0.043     9.928 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         0.537    10.465    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[3]
    SLICE_X59Y308                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/I3
    SLICE_X59Y308        LUT4 (Prop_lut4_I3_O)        0.049    10.514 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___324_i_1/O
                         net (fo=9, routed)           0.340    10.854    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[0]_0
    SLICE_X56Y307                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/I3
    SLICE_X56Y307        LUT5 (Prop_lut5_I3_O)        0.136    10.990 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1/O
                         net (fo=8, routed)           0.437    11.427    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1_n_0
    SLICE_X55Y310        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.492    21.494    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X55Y310        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[5]/C
                         clock pessimism              0.183    21.677    
                         clock uncertainty           -0.084    21.593    
    SLICE_X55Y310        FDRE (Setup_fdre_C_CE)      -0.201    21.392    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0_reg[5]
  -------------------------------------------------------------------
                         required time                         21.392    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  9.965    

Slack (MET) :             9.968ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 1.597ns (16.420%)  route 8.129ns (83.580%))
  Logic Levels:           12  (CARRY4=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 21.495 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y302        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y302        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          2.874     4.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I1
    SLICE_X68Y222        LUT5 (Prop_lut5_I1_O)        0.043     4.862 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.862    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.129 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.295 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.535     5.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X68Y220        LUT4 (Prop_lut4_I3_O)        0.123     5.953 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.953    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.220 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.220    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.297 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.379     7.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X59Y255                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X59Y255        LUT6 (Prop_lut6_I1_O)        0.122     7.798 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.190     8.989    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X62Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/I0
    SLICE_X62Y306        LUT4 (Prop_lut4_I0_O)        0.043     9.032 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/O
                         net (fo=2, routed)           0.326     9.358    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing2
    SLICE_X61Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/I5
    SLICE_X61Y305        LUT6 (Prop_lut6_I5_O)        0.043     9.401 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/O
                         net (fo=21, routed)          0.484     9.885    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[2]
    SLICE_X65Y304                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I2
    SLICE_X65Y304        LUT5 (Prop_lut5_I2_O)        0.043     9.928 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         0.632    10.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[3]
    SLICE_X55Y308                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___323_i_1/I3
    SLICE_X55Y308        LUT4 (Prop_lut4_I3_O)        0.048    10.608 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___323_i_1/O
                         net (fo=9, routed)           0.327    10.935    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1_reg[0]_0
    SLICE_X54Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1[7]_i_1/I3
    SLICE_X54Y305        LUT5 (Prop_lut5_I3_O)        0.132    11.067 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1[7]_i_1/O
                         net (fo=8, routed)           0.381    11.448    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1[7]_i_1_n_0
    SLICE_X54Y308        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.493    21.495    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X54Y308        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1_reg[0]/C
                         clock pessimism              0.183    21.678    
                         clock uncertainty           -0.084    21.594    
    SLICE_X54Y308        FDRE (Setup_fdre_C_CE)      -0.178    21.416    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.416    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  9.968    

Slack (MET) :             9.968ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 1.597ns (16.420%)  route 8.129ns (83.580%))
  Logic Levels:           12  (CARRY4=4 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 21.495 - 20.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.720     1.722    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X63Y302        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y302        FDCE (Prop_fdce_C_Q)         0.223     1.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          2.874     4.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I1
    SLICE_X68Y222        LUT5 (Prop_lut5_I1_O)        0.043     4.862 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.862    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X68Y222                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X68Y222        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.129 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X68Y223                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X68Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.295 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.535     5.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X68Y220        LUT4 (Prop_lut4_I3_O)        0.123     5.953 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.953    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X68Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X68Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.220 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.220    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X68Y221                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X68Y221        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.297 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.379     7.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X59Y255                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X59Y255        LUT6 (Prop_lut6_I1_O)        0.122     7.798 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           1.190     8.989    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X62Y306                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/I0
    SLICE_X62Y306        LUT4 (Prop_lut4_I0_O)        0.043     9.032 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_3/O
                         net (fo=2, routed)           0.326     9.358    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing2
    SLICE_X61Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/I5
    SLICE_X61Y305        LUT6 (Prop_lut6_I5_O)        0.043     9.401 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___295_i_1/O
                         net (fo=21, routed)          0.484     9.885    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[2]
    SLICE_X65Y304                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I2
    SLICE_X65Y304        LUT5 (Prop_lut5_I2_O)        0.043     9.928 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         0.632    10.560    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/cq_rd_credit_reg[3]
    SLICE_X55Y308                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___323_i_1/I3
    SLICE_X55Y308        LUT4 (Prop_lut4_I3_O)        0.048    10.608 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/i___323_i_1/O
                         net (fo=9, routed)           0.327    10.935    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1_reg[0]_0
    SLICE_X54Y305                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1[7]_i_1/I3
    SLICE_X54Y305        LUT5 (Prop_lut5_I3_O)        0.132    11.067 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1[7]_i_1/O
                         net (fo=8, routed)           0.381    11.448    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1[7]_i_1_n_0
    SLICE_X54Y308        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.493    21.495    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X54Y308        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1_reg[1]/C
                         clock pessimism              0.183    21.678    
                         clock uncertainty           -0.084    21.594    
    SLICE_X54Y308        FDRE (Setup_fdre_C_CE)      -0.178    21.416    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.416    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  9.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cdma_req_pd_tmp_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/req_pd_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.431%)  route 0.136ns (53.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.536     0.538    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/core_clk
    SLICE_X78Y150        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cdma_req_pd_tmp_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y150        FDRE (Prop_fdre_C_Q)         0.118     0.656 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cdma_req_pd_tmp_reg[39]/Q
                         net (fo=1, routed)           0.136     0.792    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/req_pd_reg[54]_0[33]
    SLICE_X78Y149        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/req_pd_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.751     0.753    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/core_clk
    SLICE_X78Y149        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/req_pd_reg[45]/C
                         clock pessimism              0.000     0.753    
    SLICE_X78Y149        FDCE (Hold_fdce_C_D)         0.032     0.785    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/req_pd_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][62]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[142].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.710     0.712    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X47Y256        FDRE                                         r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y256        FDRE (Prop_fdre_C_Q)         0.100     0.812 r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][62]/Q
                         net (fo=2, routed)           0.103     0.915    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[142].srl_nx1/w_accum_mesg[0]
    SLICE_X46Y255        SRLC32E                                      r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[142].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.957     0.959    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[142].srl_nx1/aclk
    SLICE_X46Y255        SRLC32E                                      r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[142].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.233     0.726    
    SLICE_X46Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.880    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[142].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.648%)  route 0.098ns (45.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.710     0.712    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X50Y256        FDRE                                         r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y256        FDRE (Prop_fdre_C_Q)         0.118     0.830 r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][19]/Q
                         net (fo=2, routed)           0.098     0.928    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/w_accum_mesg[0]
    SLICE_X48Y256        SRLC32E                                      r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.956     0.958    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/aclk
    SLICE_X48Y256        SRLC32E                                      r  nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.232     0.726    
    SLICE_X48Y256        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.880    nvsmall_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.534     0.536    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/core_clk
    SLICE_X61Y169        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y169        FDRE (Prop_fdre_C_Q)         0.100     0.636 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[50]/Q
                         net (fo=1, routed)           0.096     0.732    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/DIB0
    SLICE_X62Y170        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.737     0.739    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/WCLK
    SLICE_X62Y170        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMB/CLK
                         clock pessimism             -0.192     0.547    
    SLICE_X62Y170        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.679    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.826%)  route 0.097ns (49.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.529     0.531    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/core_clk
    SLICE_X76Y167        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDRE (Prop_fdre_C_Q)         0.100     0.631 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[20]/Q
                         net (fo=1, routed)           0.097     0.728    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/DIB0
    SLICE_X78Y168        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.732     0.734    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/WCLK
    SLICE_X78Y168        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMB/CLK
                         clock pessimism             -0.192     0.542    
    SLICE_X78Y168        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.674    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p1_cache_data_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.118ns (32.954%)  route 0.240ns (67.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.599     0.601    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/core_clk
    SLICE_X26Y102        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.118     0.719 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data_reg[34]/Q
                         net (fo=4, routed)           0.240     0.959    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_data[34]
    SLICE_X24Y97         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p1_cache_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.873     0.875    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/core_clk
    SLICE_X24Y97         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p1_cache_data_reg[34]/C
                         clock pessimism             -0.008     0.867    
    SLICE_X24Y97         FDCE (Hold_fdce_C_D)         0.038     0.905    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p1_cache_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram0_wr_data_d2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.936%)  route 0.150ns (60.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.644     0.646    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X95Y26         FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram0_wr_data_d2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y26         FDRE (Prop_fdre_C_Q)         0.100     0.746 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram0_wr_data_d2_reg[12]/Q
                         net (fo=2, routed)           0.150     0.896    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg_0[12]
    RAMB36_X4Y5          RAMB36E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.912     0.914    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/core_clk
    RAMB36_X4Y5          RAMB36E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg/CLKBWRCLK
                         clock pessimism             -0.227     0.687    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.155     0.842    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.577%)  route 0.098ns (49.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.529     0.531    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/core_clk
    SLICE_X76Y167        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y167        FDRE (Prop_fdre_C_Q)         0.100     0.631 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[18]/Q
                         net (fo=1, routed)           0.098     0.729    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/DIA0
    SLICE_X78Y168        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.732     0.734    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/WCLK
    SLICE_X78Y168        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.192     0.542    
    SLICE_X78Y168        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.673    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.547%)  route 0.098ns (49.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.532     0.534    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/core_clk
    SLICE_X60Y171        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y171        FDRE (Prop_fdre_C_Q)         0.100     0.634 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[52]/Q
                         net (fo=1, routed)           0.098     0.732    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/DIC0
    SLICE_X62Y170        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.737     0.739    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/WCLK
    SLICE_X62Y170        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMC/CLK
                         clock pessimism             -0.192     0.547    
    SLICE_X62Y170        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.676    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nvsmall_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][23]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.634%)  route 0.096ns (51.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.707     0.709    nvsmall_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X43Y285        FDRE                                         r  nvsmall_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y285        FDRE (Prop_fdre_C_Q)         0.091     0.800 r  nvsmall_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1082]/Q
                         net (fo=1, routed)           0.096     0.896    nvsmall_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X42Y286        SRL16E                                       r  nvsmall_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][23]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.952     0.954    nvsmall_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y286        SRL16E                                       r  nvsmall_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][23]_srl16/CLK
                         clock pessimism             -0.232     0.722    
    SLICE_X42Y286        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.840    nvsmall_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[15][23]_srl16
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50Mhz_nvsmall_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X2Y46      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X2Y52      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X5Y113     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y48      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y49      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y52      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X2Y45      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X3Y45      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         20.000      17.228     DSP48_X1Y46      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X2Y16     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_02/M_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X38Y287    nvsmall_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X38Y287    nvsmall_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X38Y287    nvsmall_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X38Y287    nvsmall_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X38Y287    nvsmall_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X38Y287    nvsmall_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X38Y287    nvsmall_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X38Y287    nvsmall_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X36Y287    nvsmall_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X36Y287    nvsmall_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X20Y241    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X26Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X26Y238    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_nvsmall_clk_wiz_0_0
  To Clock:  clkfbout_nvsmall_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_nvsmall_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    nvsmall_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_50Mhz_nvsmall_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_wr_addr_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 0.266ns (3.211%)  route 8.018ns (96.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 21.444 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     1.895    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.938 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       7.750     9.688    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X57Y23         FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_wr_addr_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.442    21.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X57Y23         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_wr_addr_d2_reg[3]/C
                         clock pessimism              0.000    21.444    
                         clock uncertainty           -0.084    21.360    
    SLICE_X57Y23         FDCE (Recov_fdce_C_CLR)     -0.212    21.148    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_wr_addr_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         21.148    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_wr_addr_d2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 0.266ns (3.211%)  route 8.018ns (96.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 21.444 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     1.895    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.938 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       7.750     9.688    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X57Y23         FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_wr_addr_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.442    21.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X57Y23         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_wr_addr_d2_reg[7]/C
                         clock pessimism              0.000    21.444    
                         clock uncertainty           -0.084    21.360    
    SLICE_X57Y23         FDCE (Recov_fdce_C_CLR)     -0.212    21.148    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_wr_addr_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         21.148    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 0.266ns (3.211%)  route 8.018ns (96.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 21.444 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     1.895    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.938 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       7.750     9.688    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X57Y23         FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.442    21.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X57Y23         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[3]/C
                         clock pessimism              0.000    21.444    
                         clock uncertainty           -0.084    21.360    
    SLICE_X57Y23         FDCE (Recov_fdce_C_CLR)     -0.212    21.148    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         21.148    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 0.266ns (3.211%)  route 8.018ns (96.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 21.444 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     1.895    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.938 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       7.750     9.688    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X57Y23         FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.442    21.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X57Y23         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[7]/C
                         clock pessimism              0.000    21.444    
                         clock uncertainty           -0.084    21.360    
    SLICE_X57Y23         FDCE (Recov_fdce_C_CLR)     -0.212    21.148    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_wr_addr_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         21.148    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.571ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_addr_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 0.266ns (3.249%)  route 7.921ns (96.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 21.458 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     1.895    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.938 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       7.653     9.591    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X113Y30        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_addr_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.456    21.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X113Y30        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_addr_d1_reg[1]/C
                         clock pessimism              0.000    21.458    
                         clock uncertainty           -0.084    21.374    
    SLICE_X113Y30        FDCE (Recov_fdce_C_CLR)     -0.212    21.162    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_addr_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.162    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                 11.571    

Slack (MET) :             11.571ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 0.266ns (3.249%)  route 7.921ns (96.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 21.458 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     1.895    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.938 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       7.653     9.591    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X113Y30        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.456    21.458    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X113Y30        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_en_d1_reg/C
                         clock pessimism              0.000    21.458    
                         clock uncertainty           -0.084    21.374    
    SLICE_X113Y30        FDCE (Recov_fdce_C_CLR)     -0.212    21.162    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         21.162    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                 11.571    

Slack (MET) :             11.631ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.266ns (3.266%)  route 7.878ns (96.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 21.475 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     1.895    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.938 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       7.610     9.548    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X132Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.473    21.475    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X132Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]/C
                         clock pessimism              0.000    21.475    
                         clock uncertainty           -0.084    21.391    
    SLICE_X132Y39        FDCE (Recov_fdce_C_CLR)     -0.212    21.179    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.179    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 11.631    

Slack (MET) :             11.631ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.266ns (3.266%)  route 7.878ns (96.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 21.475 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     1.895    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.938 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       7.610     9.548    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X132Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.473    21.475    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X132Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_en_d1_reg/C
                         clock pessimism              0.000    21.475    
                         clock uncertainty           -0.084    21.391    
    SLICE_X132Y39        FDCE (Recov_fdce_C_CLR)     -0.212    21.179    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         21.179    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 11.631    

Slack (MET) :             11.631ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.266ns (3.266%)  route 7.878ns (96.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 21.475 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     1.895    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.938 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       7.610     9.548    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X132Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.473    21.475    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X132Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[2]/C
                         clock pessimism              0.000    21.475    
                         clock uncertainty           -0.084    21.391    
    SLICE_X132Y39        FDCE (Recov_fdce_C_CLR)     -0.212    21.179    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.179    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 11.631    

Slack (MET) :             11.631ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@20.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.266ns (3.266%)  route 7.878ns (96.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 21.475 - 20.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.268     1.895    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.938 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       7.610     9.548    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X132Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    21.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    17.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    19.919    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.473    21.475    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X132Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg/C
                         clock pessimism              0.000    21.475    
                         clock uncertainty           -0.084    21.391    
    SLICE_X132Y39        FDCE (Recov_fdce_C_CLR)     -0.212    21.179    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         21.179    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 11.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_req_int_reg/CLR
                            (removal check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.174%)  route 0.617ns (82.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.100     0.725 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.227     0.952    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.980 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.390     1.370    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/gray_reg[0]
    SLICE_X69Y252        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_req_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.946     0.948    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/csb_clk
    SLICE_X69Y252        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_req_int_reg/C
                         clock pessimism             -0.028     0.920    
    SLICE_X69Y252        FDCE (Remov_fdce_C_CLR)     -0.069     0.851    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_req_int_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
                            (removal check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.756%)  route 0.350ns (73.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.706     0.708    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X55Y257        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y257        FDCE (Prop_fdce_C_Q)         0.100     0.808 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=2, routed)           0.208     1.016    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X55Y254                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1/I0
    SLICE_X55Y254        LUT1 (Prop_lut1_I0_O)        0.028     1.044 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1/O
                         net (fo=2, routed)           0.143     1.186    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1_n_0
    SLICE_X55Y254        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.953     0.955    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X55Y254        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg/C
                         clock pessimism             -0.232     0.723    
    SLICE_X55Y254        FDCE (Remov_fdce_C_CLR)     -0.069     0.654    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_reg
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
                            (removal check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.756%)  route 0.350ns (73.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.706     0.708    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X55Y257        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y257        FDCE (Prop_fdce_C_Q)         0.100     0.808 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=2, routed)           0.208     1.016    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X55Y254                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1/I0
    SLICE_X55Y254        LUT1 (Prop_lut1_I0_O)        0.028     1.044 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1/O
                         net (fo=2, routed)           0.143     1.186    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1_n_0
    SLICE_X55Y254        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.953     0.955    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X55Y254        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                         clock pessimism             -0.232     0.723    
    SLICE_X55Y254        FDCE (Remov_fdce_C_CLR)     -0.069     0.654    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[12]/CLR
                            (removal check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.120%)  route 0.666ns (83.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.100     0.725 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.227     0.952    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.980 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.439     1.419    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[12]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[17]/CLR
                            (removal check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.120%)  route 0.666ns (83.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.100     0.725 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.227     0.952    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.980 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.439     1.419    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[17]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[27]/CLR
                            (removal check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.120%)  route 0.666ns (83.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.100     0.725 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.227     0.952    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.980 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.439     1.419    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[27]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.120%)  route 0.666ns (83.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.100     0.725 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.227     0.952    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.980 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.439     1.419    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[3]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]/CLR
                            (removal check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.120%)  route 0.666ns (83.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.100     0.725 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.227     0.952    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.980 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.439     1.419    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y258        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y258        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/CLR
                            (removal check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.128ns (23.943%)  route 0.407ns (76.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.702     0.704    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y258        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258        FDCE (Prop_fdce_C_Q)         0.100     0.804 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.182     0.986    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/reset_
    SLICE_X56Y258                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_i_1/I0
    SLICE_X56Y258        LUT1 (Prop_lut1_I0_O)        0.028     1.014 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_i_1/O
                         net (fo=1, routed)           0.225     1.239    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_i_1_n_0
    SLICE_X55Y257        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.952     0.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X55Y257        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                         clock pessimism             -0.213     0.741    
    SLICE_X55Y257        FDCE (Remov_fdce_C_CLR)     -0.069     0.672    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[11]/CLR
                            (removal check against rising-edge clock clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_50Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.128ns (15.132%)  route 0.718ns (84.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X56Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDCE (Prop_fdce_C_Q)         0.100     0.725 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.227     0.952    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X56Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X56Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.980 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.491     1.471    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X57Y259        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X57Y259        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[11]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X57Y259        FDCE (Remov_fdce_C_CLR)     -0.069     0.853    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.618    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50Mhz_nvsmall_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.705ns  (logic 0.043ns (2.523%)  route 1.662ns (97.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.163     1.163    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y310                                                     f  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X32Y310        LUT1 (Prop_lut1_I0_O)        0.043     1.206 r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.498     1.705    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y313        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.494     1.496    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y313        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.028ns (3.025%)  route 0.898ns (96.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.634     0.634    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y310                                                     f  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X32Y310        LUT1 (Prop_lut1_I0_O)        0.028     0.662 r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.263     0.926    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y313        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.052     1.054    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y313        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_50Mhz_nvsmall_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.266ns (10.269%)  route 2.324ns (89.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.717     1.719    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y319        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y319        FDRE (Prop_fdre_C_Q)         0.223     1.942 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           2.047     3.989    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X50Y258                                                     f  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X50Y258        LUT1 (Prop_lut1_I0_O)        0.043     4.032 r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.277     4.309    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X53Y258        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.364     1.366    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X53Y258        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.729ns  (logic 0.266ns (36.499%)  route 0.463ns (63.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.717     1.719    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y319        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y319        FDRE (Prop_fdre_C_Q)         0.223     1.942 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.463     2.405    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X46Y315                                                     f  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X46Y315        LUT1 (Prop_lut1_I0_O)        0.043     2.448 r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.448    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X46Y315        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.492     1.494    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X46Y315        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.185%)  route 0.236ns (64.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.783     0.785    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y319        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y319        FDRE (Prop_fdre_C_Q)         0.100     0.885 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.236     1.121    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X46Y315                                                     f  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X46Y315        LUT1 (Prop_lut1_I0_O)        0.028     1.149 r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.149    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X46Y315        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       1.051     1.053    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X46Y315        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.128ns (9.389%)  route 1.235ns (90.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.783     0.785    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y319        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y319        FDRE (Prop_fdre_C_Q)         0.100     0.885 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.092     1.977    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X50Y258                                                     f  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X50Y258        LUT1 (Prop_lut1_I0_O)        0.028     2.005 r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.143     2.148    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X53Y258        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_50Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=94518, routed)       0.954     0.956    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X53Y258        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_nvsmall_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_nvsmall_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 0.093ns (2.302%)  route 3.947ns (97.698%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_nvsmall_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     6.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.040     2.747 f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.162     4.909    nvsmall_i/clk_wiz_0/inst/clkfbout_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     f  nvsmall_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.002 f  nvsmall_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.785     6.787    nvsmall_i/clk_wiz_0/inst/clkfbout_buf_nvsmall_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_nvsmall_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 0.026ns (1.529%)  route 1.674ns (98.471%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clkfbout_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     r  nvsmall_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.720     0.722    nvsmall_i/clk_wiz_0/inst/clkfbout_buf_nvsmall_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





