---
title: "gf180-inkjet-driver"
description: "layout and GDS-oriented design notes"
---

# Documentation ‚Äì gf180-inkjet-driver

This directory contains **layout- and GDS-oriented design notes**
for the **GF180-based inkjet printhead driver IC exploration**.

The documents focus on **architecture definition**, **high-voltage device usage**,
and **layout-driven mixed-signal design**, with the explicit goal of
supporting **manual GDS generation** using the GF180MCU open PDK.

These materials function as **design rationale and layout justification**.
In addition to documenting viable structures, they explicitly record
**architectural limits identified through GDS-level exploration**,
rather than serving as a complete IC specification.

---

## üîó Links

| Language | GitHub Pages üåê | GitHub üíª |
|----------|----------------|-----------|
| üá∫üá∏ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/gf180-inkjet-driver/docs/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/gf180-inkjet-driver/tree/main/docs) |

---

# gf180-inkjet-driver Documentation

This documentation is organized by **design phase and intent**.

- architecture/: frozen physical architectures
- logs/: execution records (single source of truth)
- unit/: HV_SW_UNIT design materials
- rules/: process and layout constraints
- images/: GDS screenshots and visual evidence

---
## üìí Execution & Visual Logs

These links provide the **ground truth record** of what was actually
executed and observed at the GDS level.

- **RUNNING LOG (Single Source of Truth)**  
  üëâ [docs/logs/30_runs/RUNNING_LOG.md](https://github.com/Samizo-AITL/gf180-inkjet-driver/blob/main/docs/logs/30_runs/RUNNING_LOG.md)  
  Records every Run, decision, observation, and conclusion in chronological order.

- **GDS Screenshot Index**  
  üëâ [docs/images/index.md](https://github.com/Samizo-AITL/gf180-inkjet-driver/blob/main/docs/images/index.md)  
  Complete visual index of all KLayout screenshots (PNG) corresponding to each Run and layout milestone.

---

## üó∫ Layout Map (GDS-Oriented Overview)

> üìå **Mermaid rendering note**  
> This diagram is written in Mermaid syntax and is rendered correctly on GitHub.  
> GitHub Pages does not render Mermaid diagrams by default.
>
> üëâ Please view the rendered diagram on GitHub:  
[View on GitHub (docs/index.md)](https://github.com/Samizo-AITL/gf180-inkjet-driver/blob/main/docs/index.md)

```mermaid
flowchart LR
  A[docs/ : GDS-oriented design notes] --> B[Core Architecture Docs]
  A --> C[HV Layout Rule Chain]
  A --> D[Status / Outcome]

  B --> B1[architecture.md\nSystem partitioning / floorplanning]
  B --> B2[hv-devices.md\nHV MOS options & layout constraints]
  B --> B3[driver-topology.md\nLayout-feasible driver blocks]
  B --> B4[layout-notes.md\nGuard ring / spacing / substrate]
  B --> B5[roadmap.md\nPath toward actual GDS]

  C --> C1[DesignRules_HV.md\nHV domain & isolation rules]
  C --> C2[HV_SW_UNIT_Definition.md\nMinimum scalable HV cell]
  C --> C3[HV_SW_UNIT_Floorplan.md\nDNWELL & GR continuity]
  C --> C4[HV_SW_UNIT_LW_Proposal.md\nConservative L/W sizing]
  C --> C5[HV_SW_UNIT_Layout_Checklist.md\nActual layout order]
  C --> C6[HV_SW_UNIT_IV_Expectations.md\nV‚ÄìI sanity checks]
  C --> C7[HV_SW_UNIT_400dpi_Pitch_Analysis.md\n~63.5 ¬µm pitch limit]

  D --> D1[Digital flow feasibility: completed]
  D --> D2[Manual HV layout exploration: completed]
  D --> D3[400 dpi array feasibility: evaluated and concluded]
```

---

## Representative GDS Artifact

The following image shows a **representative HV switch unit GDS**
generated during this exploration.

It demonstrates:
- DNWELL enclosure
- Continuous P+ guard ring
- Central HV device structure
- Explicit D / G / S / B pin exposure

<img
  src="https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/02_hv_sw_unit_gds.png"
  alt="HV_SW_UNIT ‚Äì DNWELL and Guard Ring GDS"
  width="80%"
/>

This GDS serves as a **visual anchor**
for the unit- and array-level documents listed below.

---

## Array Layout Evolution (400 dpi Study)

The following snapshots document the **stepwise evolution**
of the HV_SW_UNIT array toward **400 dpi pitch (63.5 ¬µm)**.
Each image corresponds to a concrete layout decision
and captures the moment where a design assumption
was either validated or rejected.

### Independent Unit Isolation (Baseline)

<img
  src="https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/03_hv_unit_array_full_gds.png"
  alt="HV_SW_UNIT Array ‚Äì Independent DNWELL and Guard Ring"
  width="80%"
/>

- DNWELL and guard ring are isolated per HV_SW_UNIT
- Guard ring outer boundary dominates pitch
- **400 dpi is clearly infeasible**

---

### Column-wise Guard Ring Sharing

<img
  src="https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/04_hv_sw_unit_array_gr_shared_FIXED_gds.png"
  alt="HV_SW_UNIT Array ‚Äì Column-wise Guard Ring Sharing"
  width="80%"
/>

- Guard ring redundancy reduced at array level
- Pitch pressure partially relieved
- Unit-level guard ring remnants still interfere

---

### Guard-Ring-Clean Shared Array (Final Check)

<img
  src="https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/05_hv_sw_unit_array_gr_shared_clean_gds.png"
  alt="HV_SW_UNIT Array ‚Äì Guard Ring Clean Shared Configuration"
  width="80%"
/>

- Unit-level guard rings completely removed
- Guard ring no longer the dominant limiter
- **DNWELL enclosure and spacing become decisive**

---

## Document Index (GDS-Oriented)

Each document in this directory is written with a **clear downstream GDS target**
in mind. Conceptual discussion is intentionally limited to what directly
influences layout decisions.

### Core Architecture Documents

- **architecture.md**  
  System-level partitioning and block definition for
  **manual layout boundaries**, with emphasis on:
  - High-voltage domain separation
  - Logic vs HV interaction points
  - Floorplanning implications for mixed-signal ICs

- **hv-devices.md**  
  High-voltage MOS devices available in GF180MCU and their
  layout-related constraints.

- **driver-topology.md**  
  Minimal inkjet driver stage concepts focused on
  **layout feasibility rather than schematic completeness**.

- **layout-notes.md**  
  Practical layout observations derived from GF180MCU rules and
  mixed-signal constraints.

- **roadmap.md**  
  A stepwise exploration plan documenting the transition from
  architectural concepts to **actual GDS artifacts**.

---

## High-Voltage Layout Rule Set (Inkjet-Focused)

- **DesignRules_HV.md**
- **HV_SW_UNIT_Definition.md**
- **HV_SW_UNIT_Floorplan.md**
- **HV_SW_UNIT_LW_Proposal.md**
- **HV_SW_UNIT_Layout_Checklist.md**
- **HV_SW_UNIT_IV_Expectations.md**
- **HV_SW_UNIT_400dpi_Pitch_Analysis.md**

Together, these documents capture both
**feasible layout structures**
and **architectural limits identified at the GDS level**.

---

## Design Philosophy

This documentation prioritizes:

- **Layout-first decision making**
- GDS-level understanding over schematic or RTL completeness
- Minimal structures that can be **directly translated into layout**
- Explicit recording of **why certain approaches fail**

The intent is not to demonstrate a finished inkjet driver IC,
but to preserve **design reasoning grounded in physical layout reality**.

---

## Status

- ‚úÖ Automated digital flow feasibility evaluation completed
- ‚úÖ Manual HV device and unit layout completed
- ‚úÖ HV_SW_UNIT array and guard ring sharing studies completed
- ‚ùå 400 dpi (63.5 ¬µm) array feasibility: **structurally infeasible under GF180 DNWELL assumptions**

---

## Rationale for NMOS-Based 4√ó2 Array Layout Check

Prior to fixing the 300 dpi configuration as the baseline array,
a **4√ó2 NMOS-based HV switch array** was intentionally selected
as the minimum verification structure for layout feasibility.

This choice was made for the following reasons:

- **Worst-case isolation constraints first**  
  Under GF180MCU rules, **DNWELL enclosure, spacing, and guard-ring continuity**
  dominate array pitch feasibility.
  A low-side **NMOS-centered topology** represents the most demanding case
  in terms of substrate noise isolation and DNWELL usage.
  Verifying pitch feasibility under this condition establishes
  a conservative physical baseline.

- **Avoidance of edge-dominated artifacts**  
  Single-unit or linear (1√óN) layouts are strongly affected by
  guard-ring termination and DNWELL boundary effects.
  A **4√ó2 array** provides a central region that closely approximates
  an infinite array, allowing realistic evaluation of
  shared guard rings, well continuity, and routing congestion.

- **Array-level sharing and repetition check**  
  The 4√ó2 structure is the smallest block that simultaneously exposes:
  guard-ring sharing effectiveness, DNWELL shape propagation,
  power/ground rail continuity, and repeatability under tiling.

For these reasons, the **NMOS-based 4√ó2 array** was used as the
layout feasibility checkpoint.
Once a **300 dpi pitch** was confirmed under this worst-case condition,
the resulting configuration was promoted to the
**baseline (golden) array** for subsequent exploration.

---

## ‚úÖ 300 dpi Array Implementation (Final Outcome)

Based on the GDS-level exploration documented above, a **300 dpi pitch
(~85.0 ¬µm)** configuration was selected as the **minimum viable and
structurally consistent solution** under GF180MCU HV and DNWELL rules.

### Implemented Artifact

- **Generator**
  - `layout/hv_nmos_gr/klayout/hv_sw_unit_array_gr_shared_300dpi.py`
- **Generated GDS**
  - `layout/hv_nmos_gr/gds/hv_sw_unit_array_gr_shared_300dpi.gds`
- **Pitch**
  - 85.0 ¬µm (300 dpi, margin included)
- **Guard Ring Strategy**
  - Column-wise shared P+ guard ring
  - Unit-level guard rings removed
- **Status**
  - ‚úÖ GDS successfully generated and verified in KLayout

<img
  src="https://samizo-aitl.github.io/gf180-inkjet-driver/docs/images/06_hv_sw_unit_array_gr_shared_300dpi.png"
  alt="HV_SW_UNIT Array ‚Äì 300 dpi Guard-Ring-Shared Implementation"
  width="80%"
/>

### Conclusion

While 400 dpi (63.5 ¬µm) configurations fail due to unavoidable
DNWELL enclosure and spacing constraints, the **300 dpi array
represents a physically realizable layout point** for GF180-based
inkjet driver exploration.

This configuration is treated as the **baseline (golden) array**
for any subsequent device sizing, electrical evaluation,
or architectural extension.

---

## Disclaimer

This documentation is provided **for educational and exploratory purposes only**.

No guarantees are made regarding manufacturability, electrical performance,
reliability, or suitability for any commercial application.
