[RISCOF]
ReferencePlugin=sail_cSim
ReferencePluginPath=sail_cSim
DUTPlugin=yatcpu
DUTPluginPath=yatcpu

[yatcpu]
pluginpath=yatcpu
ispec=yatcpu/yatcpu_isa.yaml
pspec=yatcpu/yatcpu_platform.yaml
yatcpubin=../../../../../../../verilog/verilator/obj_dir
target_run=1

[sail_cSim]
pluginpath=sail_cSim
docker=True
image=registry.gitlab.com/incoresemi/docker-images/compliance
