Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Aug  9 22:23:51 2020
| Host         : DESKTOP-RSCA5E9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ARMSOC_TOP_with_busmatrix_control_sets_placed.rpt
| Design       : ARMSOC_TOP_with_busmatrix
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1082 |
| Unused register locations in slices containing registers |  1682 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1526 |          702 |
| No           | No                    | Yes                    |            2100 |         1164 |
| No           | Yes                   | No                     |            2384 |          711 |
| Yes          | No                    | No                     |            9426 |         4280 |
| Yes          | No                    | Yes                    |            2050 |          831 |
| Yes          | Yes                   | No                     |            4928 |         1234 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                                            Enable Signal                                                           |                                                        Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~CAM_HREF_IBUF_BUFG               |                                                                                                                                    | u_AHB_DCMI/fifo_rst_reg_i_2_n_0                                                                                               |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qu1ov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eiwzz6_i_2_n_0                                                                       |                1 |              1 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_cmd_m0/CS_reg                                                                       | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A89g07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Biqg07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3zg07_i_2_n_0                                                                       |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2joz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X3tg07_i_2_n_0                                                                       |                1 |              1 |
| ~sys_clk50m                       |                                                                                                                                    |                                                                                                                               |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wtziy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H2f917_i_2_n_0                                                                       |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2joz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z8ha17_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Krmoz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eiwzz6_i_2_n_0                                                                       |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Krmoz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X3tg07_i_2_n_0                                                                       |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Euziy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H2f917_i_2_n_0                                                                       |                1 |              1 |
|  u_cmsdk_ahb_to_apb/hsel_lock_reg |                                                                                                                                    | u_cmsdk_ahb_to_apb/APB_DMAC_cxy_cs                                                                                            |                1 |              1 |
|  u_cmsdk_ahb_to_apb/hsel_lock_reg |                                                                                                                                    | u_cmsdk_ahb_to_apb/APB_TIMER1_cs                                                                                              |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Na3nv6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hwig07_i_2_n_0                                                                       |                1 |              1 |
|  u_cmsdk_ahb_to_apb/hsel_lock_reg |                                                                                                                                    | u_cmsdk_ahb_to_apb/APB_CAM_cs                                                                                                 |                1 |              1 |
|  u_cmsdk_ahb_to_apb/hsel_lock_reg |                                                                                                                                    | u_cmsdk_ahb_to_apb/APB_UART0_cs                                                                                               |                1 |              1 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D36u07_i_3_n_0                                                                       |                1 |              1 |
|  u_cmsdk_ahb_to_apb/hsel_lock_reg |                                                                                                                                    | u_cmsdk_ahb_to_apb/APB_UART1_cs                                                                                               |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Na3nv6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eiwzz6_i_2_n_0                                                                       |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2joz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H2f917_i_2_n_0                                                                       |                1 |              1 |
|  u_cmsdk_ahb_to_apb/hsel_lock_reg |                                                                                                                                    | u_cmsdk_ahb_to_apb/APB_MEM_cs                                                                                                 |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_4876_in                                                                                 | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hwig07_i_2_n_0                                                                       |                1 |              1 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_4876_in                                                                                 | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eiwzz6_i_2_n_0                                                                       |                1 |              1 |
|  SYS_CLK100M_IBUF_BUFG            |                                                                                                                                    |                                                                                                                               |                1 |              2 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A89g07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H2f917_i_2_n_0                                                                       |                1 |              2 |
|  TCK_IBUF_BUFG                    |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Im2nz6_i_1_n_0                                                                       |                1 |              2 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Krmoz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |                1 |              2 |
| ~TCK_IBUF_BUFG                    |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0                                                                       |                1 |              2 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P9get6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |                2 |              2 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qu1ov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X3tg07_i_2_n_0                                                                       |                1 |              2 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2joz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eiwzz6_i_2_n_0                                                                       |                1 |              2 |
|  sys_clk50m                       |                                                                                                                                    | u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                  |                1 |              2 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Im2nz6_i_1_n_0                                                                       |                1 |              2 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Na3nv6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H2f917_i_2_n_0                                                                       |                1 |              2 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_4876_in                                                                                 | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |                2 |              2 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Euziy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |                2 |              3 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P0y917_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X3tg07_i_2_n_0                                                                       |                2 |              3 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vfmov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eiwzz6_i_2_n_0                                                                       |                2 |              3 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vfmov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |                1 |              3 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qu1ov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hwig07_i_2_n_0                                                                       |                1 |              3 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qu1ov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H2f917_i_2_n_0                                                                       |                1 |              3 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Biqg07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |                1 |              3 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wtziy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |                3 |              3 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rconv6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q01jy6                                                                                    |                                                                                                                               |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_12/h_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___50_n_0                                                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Avciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___24_n_0                                                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              4 |
|  TCK_IBUF_BUFG                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pqthw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0                                                                       |                2 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/mult_AB_sel[3]_i_1__2_n_0                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K31jy6                                                                                    |                                                                                                                               |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O5a7z6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ovciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_12275_in                                                                                |                                                                                                                               |                1 |              4 |
|  sys_clk50m                       |                                                                                                                                    | u_IPU_for_M3/s_resize_finished                                                                                                |                3 |              4 |
|  sys_clk50m                       |                                                                                                                                    | u_custom_ahb_dma_cxy/fifo_srst                                                                                                |                3 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ytciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                1 |              4 |
|  sys_clk50m                       |                                                                                                                                    | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm7_7/u_output_arb/reg_v_w_ren_sel_reg[5][6]                                    |                2 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wtziy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X3tg07_i_2_n_0                                                                       |                3 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qwciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wmcov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              4 |
|  pclkg_BUFG                       | u_cmsdk_ahb_to_apb/reg_ctrl_reg[3][0]                                                                                              | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                1 |              4 |
|  sys_clk50m                       | u_AHB_DCMI/DCMI_hready                                                                                                             | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                4 |              4 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]_i_1_n_0                               | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/mult_AB_sel[3]_i_1__1_n_0                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              4 |
|  sys_clk50m                       | u_cmsdk_apb_uart1/tx_state[3]_i_1__0_n_0                                                                                           | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G11jy6                                                                                    |                                                                                                                               |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fknov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                3 |              4 |
|  sys_clk50m                       | u_cmsdk_apb_uart1/rx_state[3]_i_1__0_n_0                                                                                           | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N9rg07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |                2 |              4 |
|  sys_clk50m                       | u_cmsdk_apb_uart1/rx_tick_cnt[3]_i_1__0_n_0                                                                                        | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/h_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/h_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/v_cnt[3]_i_1__7_n_0                                            | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              4 |
|  sys_clk50m                       | u_cmsdk_apb_uart1/reg_baud_cntr_f[3]_i_1__0_n_0                                                                                    | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/v_cnt[3]_i_1__10_n_0                                           | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N9rg07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X3tg07_i_2_n_0                                                                       |                2 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Muciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                1 |              4 |
|  sys_clk50m                       | u_IPU_for_M3/reg_wen_sel_reg_n_0_[0]                                                                                               | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                1 |              4 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1_n_0                                              | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/mult_AB_sel[3]_i_1__0_n_0                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              4 |
|  sys_clk50m                       | u_cmsdk_apb_uart0/update_rx_tick_cnt                                                                                               | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Euziy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X3tg07_i_2_n_0                                                                       |                2 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/E[0]                                                                                               | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/slide_col_cnt[3]_i_1__11_n_0          |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/E[0]                                                                                               | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/slide_col_cnt[3]_i_1__12_n_0          |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/E[0]                                                                                               | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/slide_col_cnt[3]_i_1__13_n_0          |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/E[0]                                                                                               | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/slide_col_cnt[3]_i_1__14_n_0          |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/slide_row_cnt0                             | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/slide_col_cnt[3]_i_1__11_n_0          |                1 |              4 |
|  sys_clk50m                       | u_cmsdk_apb_uart0/tx_state[3]_i_1_n_0                                                                                              | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/slide_row_cnt0                             | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/slide_col_cnt[3]_i_1__12_n_0          |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Efhov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                3 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/slide_row_cnt0                             | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/slide_col_cnt[3]_i_1__13_n_0          |                1 |              4 |
|  sys_clk50m                       | u_cmsdk_apb_uart0/reg_baud_cntr_f0                                                                                                 | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/slide_row_cnt0                             | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/slide_col_cnt[3]_i_1__14_n_0          |                1 |              4 |
|  sys_clk50m                       | u_cmsdk_apb_uart0/rx_state_update                                                                                                  | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/h_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/v_cnt[3]_i_1__6_n_0                                            | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              4 |
|  sys_clk50m                       | u_cmsdk_ahb_to_apb/PRDATA_reg[10]                                                                                                  | u_cmsdk_ahb_to_apb/PRDATA_reg[10]_1                                                                                           |                2 |              4 |
|  sys_clk50m                       | u_cmsdk_ahb_to_apb/PRDATA_reg[10]                                                                                                  | u_cmsdk_ahb_to_apb/PRDATA_reg[13]_0                                                                                           |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cwciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/slide_col_cnt[3]_i_2_n_0                     | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/slide_col_cnt[3]_i_1__10_n_0            |                1 |              4 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/slide_row_cnt0                               | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/slide_col_cnt[3]_i_1__10_n_0            |                1 |              4 |
|  sys_clk50m                       | sys_reset_n_buf                                                                                                                    | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm0_0/u_output_arb/hwdata_mask_reg[31]                                          |                1 |              4 |
|  sys_clk50m                       | sys_reset_n_buf                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/hwdata_mask_reg[31]                                                                  |                1 |              4 |
|  sys_clk50m                       | u_camera_driver/camera_ini/IIC/counter                                                                                             | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              4 |
|  sys_clk50m                       | u_camera_driver/camera_ini/IIC/FSM_sequential_state[3]_i_1__0_n_0                                                                  | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                3 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vfeiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Atws07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wsciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Biqg07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X3tg07_i_2_n_0                                                                       |                2 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vainz6_i_1_n_0                                                                            |                                                                                                                               |                3 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U21jy6                                                                                    |                                                                                                                               |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B4nzz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ktciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                1 |              4 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjliy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                1 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wj1ov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D36u07_i_3_n_0                                                                       |                3 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/v_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/h_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_FIFO_cxy/memory_reg_0_31_0_5_i_1_n_0                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  sys_clk50m                       |                                                                                                                                    | sys_reset_cnt[2]_i_2_n_0                                                                                                      |                2 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S31jy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                1 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/h_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_FIFO_cxy/memory_reg_0_31_0_5_i_1__0_n_0                      | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  TCK_IBUF_BUFG                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vedoz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0                                                                       |                4 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Udkov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/At8m17_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                1 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/v_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_slide_window_3x3/slide_col_cnt[4]_i_1__6_n_0            |                1 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sblov6                                                                                    |                                                                                                                               |                4 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ammhw6                                                                                    |                                                                                                                               |                2 |              5 |
|  pclk_buf                         | u_AHB_DCMI/reg_cam_din[6]_i_1_n_0                                                                                                  | u_AHB_DCMI/h_cnt10_in                                                                                                         |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_FIFO_cxy/dout[15]_i_1__1_n_0                                 | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Soeiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                1 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/h_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hglhw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                4 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_FIFO_cxy/memory_reg_0_31_0_5_i_1__1_n_0                      | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hd1h07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_FIFO_cxy/dout[15]_i_1_n_0                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_slide_window_3x3/slide_row_cnt0                              | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_slide_window_3x3/slide_col_cnt[4]_i_1__9_n_0            |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_slide_window_3x3/slide_col_cnt[4]_i_1__5_n_0            |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/v_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_slide_window_3x3/slide_col_cnt[4]_i_1__9_n_0            |                1 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gecov6                                                                                    |                                                                                                                               |                2 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gaog07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_slide_window_3x3/slide_row_cnt0                              | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_slide_window_3x3/slide_col_cnt[4]_i_1__5_n_0            |                2 |              5 |
|  sys_clk50m                       |                                                                                                                                    | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm7_7/u_output_arb/reg_addr_sel_reg[0]_0                                        |                2 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fftnv6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_slide_window_3x3/slide_row_cnt0                              | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_slide_window_3x3/slide_col_cnt[4]_i_1__6_n_0            |                2 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M21jy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                1 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F9mg07_i_1_n_0                                                                            |                                                                                                                               |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_FIFO_cxy/dout[15]_i_1__0_n_0                                 | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P0y917_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |                2 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_8434_in                                                                                 | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___30_n_0                                                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Alo7x6                                                                                    |                                                                                                                               |                1 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___23_n_0                                                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_12/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___49_n_0                                                             |                1 |              5 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A89g07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X3tg07_i_2_n_0                                                                       |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/v_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/h_cnt                                                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_12/u_slide_window_3x3/slide_row_cnt0                              | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___49_n_0                                                             |                2 |              5 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_FIFO_cxy/memory_reg_i_2__6_n_0                               | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_FIFO_cxy/wr_addr[5]_i_1__6_n_0                               | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_custom_ahb_busmatrix/u_custom_BusMatrixInput_0/E[0]                                                                              | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oibiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_slide_window_3x3/slide_row_cnt0                              | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_slide_window_3x3/slide_col_cnt0                         |                2 |              6 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/spi_master_m0/clk_edge_cnt[4]_i_1_n_0                                                       | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                3 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/v_cnt[5]_i_1__2_n_0                                                | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_slide_window_3x3/slide_col_cnt0                         |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/fill_slide_window_cnt0__10                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       |                                                                                                                                    | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm7_7/u_output_arb/reg_w_wen_reg                                                |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Weciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_FIFO_cxy/wr_addr[5]_i_1__1_n_0                                   | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_FIFO_cxy/memory_reg_i_2__1_n_0                                   | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/slide_row_cnt0                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/slide_col_cnt0                             |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/h_cnt[5]_i_1__0_n_0                                                | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/slide_window_din_valid                                             | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/slide_col_cnt0                             |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O11jy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/v_cnt[5]_i_1__0_n_0                                                | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_FIFO_cxy/memory_reg_i_2__2_n_0                               | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/fill_slide_window_cnt0__10                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_FIFO_cxy/wr_addr[5]_i_1__2_n_0                               | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/fill_slide_window_cnt0__10                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_FIFO_cxy/memory_reg_i_2__3_n_0                                   | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mhbiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/u_slide_window_3x3/slide_row_cnt0                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/u_slide_window_3x3/slide_col_cnt0                             |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_FIFO_cxy/wr_addr[5]_i_1__3_n_0                                   | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aibiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_slide_window_3x3/slide_row_cnt0                              | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_slide_window_3x3/slide_col_cnt0                         |                1 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zabu07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vibiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Peciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_slide_window_3x3/slide_col_cnt0                         |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/E[0]                                         | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/shifter_bits[32].shifter_reg[32][0]_0 |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Thbiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                1 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_FIFO_cxy/wr_addr[5]_i_1__5_n_0                                   | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rabov6                                                                                    |                                                                                                                               |                3 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_FIFO_cxy/memory_reg_i_2__4_n_0                               | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/h_cnt[5]_i_1_n_0                                                   | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/slide_window_din_valid                                             | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/u_slide_window_3x3/slide_col_cnt0                             |                2 |              6 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/u_slide_window_3x3/E[0]                                                                   | u_IPU_for_M3/Q[4]                                                                                                             |                2 |              6 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/u_slide_window_3x3/resize_col_cnt_reg[5][0]                                               | u_IPU_for_M3/Q[4]                                                                                                             |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/v_cnt[5]_i_1_n_0                                                   | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/h_cnt_reg[5][0]                                                                           | u_IPU_for_M3/Q[4]                                                                                                             |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/u_slide_window_3x3/slide_row_cnt0                              | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/u_slide_window_3x3/slide_col_cnt0                         |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Knniy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                3 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kfciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/u_slide_window_3x3/slide_col_cnt0                         |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_FIFO_cxy/memory_reg_i_2__5_n_0                                   | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_12/fill_slide_window_cnt0__10                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___29_n_0                                                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___28_n_0                                                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___78_n_0                                                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                1 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ieciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hibiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___75_n_0                                                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/slide_row_cnt0                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/slide_col_cnt0                             |                2 |              6 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_RGB_binarize/rgb_valid                                                                                |                                                                                                                               |                4 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/h_cnt[5]_i_1__2_n_0                                                | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yfciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                3 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fhbiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/slide_window_din_valid                                             | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/slide_col_cnt0                             |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dfciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjbiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Beciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              6 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_2/u_slide_window_3x3/slide_col_cnt[2]_i_1__13_n_0            |                2 |              6 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_centroid_calculator_cxy/v_cnt0__15                                                                    | u_IPU_for_M3/Q[4]                                                                                                             |                1 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/slide_row_cnt0                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/slide_col_cnt0                             |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/slide_window_din_valid                                             | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/slide_col_cnt0                             |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/h_cnt[5]_i_1__1_n_0                                                | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/v_cnt[5]_i_1__1_n_0                                                | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_FIFO_cxy/wr_addr[5]_i_1__4_n_0                               | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_slide_window_3x3/slide_row_cnt0                              | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_slide_window_3x3/slide_col_cnt0                         |                2 |              6 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_slide_window_3x3/slide_col_cnt0                         |                2 |              6 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mm1g07_i_1_n_0                                                                            |                                                                                                                               |                7 |              7 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eq2nz6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              7 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/fill_slide_window_cnt0__12                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              7 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/fill_slide_window_cnt0__12                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              7 |
|  sys_clk50m                       | u_cmsdk_apb_uart0/reg_baud_tick                                                                                                    | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                3 |              7 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xaqm17_i_1_n_0                                                                            |                                                                                                                               |                2 |              7 |
|  pclkg_BUFG                       | u_cmsdk_ahb_to_apb/reg_ctrl_reg[6]_0[0]                                                                                            | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                3 |              7 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Byvzz6_i_1_n_0                                                                            |                                                                                                                               |                6 |              7 |
|  pclkg_BUFG                       | u_cmsdk_ahb_to_apb/reg_ctrl_reg[6][0]                                                                                              | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              7 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rem7x6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                4 |              7 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_7995_in                                                                                 | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                6 |              7 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_3584_in                                                                                 | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              7 |
|  sys_clk50m                       | u_cmsdk_apb_uart1/rx_shift_buf[6]_i_1__0_n_0                                                                                       | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                1 |              7 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/fill_slide_window_cnt0__14                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              7 |
|  sys_clk50m                       | u_cmsdk_apb_uart0/p_0_in19_out                                                                                                     | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                1 |              7 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/fill_slide_window_cnt0__14                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              7 |
|  sys_clk50m                       | u_cmsdk_apb_uart1/reg_baud_tick_reg_n_0                                                                                            | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              7 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cwnzz6_i_1_n_0                                                                            |                                                                                                                               |                5 |              7 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/fill_slide_window_cnt0__12                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              7 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/fill_slide_window_cnt0__14                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              7 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q5wf07_i_1_n_0                                                                            |                                                                                                                               |                6 |              7 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/fill_slide_window_cnt0__12                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |              7 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/fill_slide_window_cnt0__14                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                2 |              7 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y81jy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              7 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O3ciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              8 |
|  pclkg_BUFG                       | u_cmsdk_ahb_to_apb/reg_tx_buf_reg[7]_0[0]                                                                                          | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                3 |              8 |
|  pclkg_BUFG                       | u_cmsdk_ahb_to_apb/reg_tx_buf_reg[7][0]                                                                                            | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ns7xx6                                                                                    |                                                                                                                               |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng5xx6                                                                                    |                                                                                                                               |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mu1jy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/On9xx6                                                                                    |                                                                                                                               |                5 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mh67x6                                                                                    |                                                                                                                               |                8 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M46xx6                                                                                    |                                                                                                                               |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le6xx6                                                                                    |                                                                                                                               |                2 |              8 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/slide_col_cnt[3]_i_2_n_0                     | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/shifter_bits[32].shifter_reg[32][0]_0 |                2 |              8 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_2/VALID                                                           | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/shifter_bits[32].shifter_reg[32][0]_0 |                2 |              8 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_phase1_core/u_slide_window_3x3/slide_row_cnt0                                                         | u_IPU_for_M3/u_IPU_top_cxy/u_phase1_core/u_slide_window_3x3/slide_col_cnt[8]_i_1__0_n_0                                       |                4 |              8 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/u_slide_window_3x3/slide_row_cnt0                                                         | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/u_slide_window_3x3/slide_col_cnt[7]_i_1__1_n_0                                       |                3 |              8 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/u_slide_window_3x3/slide_col_cnt[7]_i_2_n_0                                               | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/u_slide_window_3x3/slide_col_cnt[7]_i_1__1_n_0                                       |                4 |              8 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/phase1_v_cnt0                                                                             | u_IPU_for_M3/Q[4]                                                                                                             |                3 |              8 |
|  sys_clk50m                       | u_IPU_for_M3/u_seg_scan_decode/seg_select[7]_i_1_n_0                                                                               | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K6ca17_i_1_n_0                                                                            |                                                                                                                               |                4 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K45xx6                                                                                    |                                                                                                                               |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K1ciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jp8xx6                                                                                    |                                                                                                                               |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J4ciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H8ca17_i_1_n_0                                                                            |                                                                                                                               |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gs7xx6                                                                                    |                                                                                                                               |                5 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ge5ov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H3ciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                4 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F46xx6                                                                                    |                                                                                                                               |                5 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ab5ov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              8 |
|  sys_clk50m                       | u_custom_ahb_dma_cxy/u_fifo_for_dma_cxy/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]               | u_custom_ahb_dma_cxy/fifo_srst                                                                                                |                2 |              8 |
|  sys_clk50m                       | u_camera_driver/camera_ini/IIC/data                                                                                                | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                6 |              8 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_phase0_core/u_slide_window_3x3/slide_row_cnt0                                                         | u_IPU_for_M3/u_IPU_top_cxy/u_phase0_core/u_slide_window_3x3/slide_col_cnt[8]_i_1_n_0                                          |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vr5xx6                                                                                    |                                                                                                                               |                4 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zdo7v6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Alo7x6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dpz917_i_1_n_0                                                                       |                5 |              8 |
|  sys_clk50m                       | u_cmsdk_apb_uart1/reg_rx_buf_reg[7]_0                                                                                              | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ug5xx6                                                                                    |                                                                                                                               |                3 |              8 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_cmd_m0/send_data_0                                                                  | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                4 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Alo7x6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aaz917_i_1_n_0                                                                       |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T46xx6                                                                                    |                                                                                                                               |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T2ciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                3 |              8 |
|  sys_clk50m                       | u_custom_ahb_dma_cxy/u_fifo_for_dma_cxy/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]               | u_custom_ahb_dma_cxy/fifo_srst                                                                                                |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aw1jy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ue5ov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B57iw6                                                                                    |                                                                                                                               |                5 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ry1yx6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                4 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgbiw6                                                                                    |                                                                                                                               |                5 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R45xx6                                                                                    |                                                                                                                               |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1ciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                4 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qxbiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W92jy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zr7xx6                                                                                    |                                                                                                                               |                5 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B22yx6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qp8xx6                                                                                    |                                                                                                                               |                3 |              8 |
|  sys_clk50m                       | u_cmsdk_apb_uart0/rxbuf_sample                                                                                                     | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                1 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bh5xx6                                                                                    |                                                                                                                               |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C71jy6                                                                                    |                                                                                                                               |                2 |              8 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/spi_master_m0/MISO_shift[7]_i_1_n_0                                                         | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                4 |              8 |
|  sys_clk50m                       | u_cmsdk_apb_uart1/tx_shift_buf[7]_i_1__0_n_0                                                                                       | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                1 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cp8xx6                                                                                    |                                                                                                                               |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cs5xx6                                                                                    |                                                                                                                               |                4 |              8 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/E[0]                                                           | u_CNN_for_M3_cxy/u_CNN/u_layer1/mem_data_addr[7]_i_1_n_0                                                                      |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D12yx6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                4 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D45xx6                                                                                    |                                                                                                                               |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dg4iw6                                                                                    |                                                                                                                               |                7 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pz1yx6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ps5iw6                                                                                    |                                                                                                                               |                5 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xd6xx6                                                                                    |                                                                                                                               |                5 |              8 |
|  sys_clk50m                       | u_cmsdk_apb_uart0/tx_shift_buf0                                                                                                    | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                1 |              8 |
|  sys_clk50m                       | u_cmsdk_ahb_to_apb/wdata_reg_reg[0][0]                                                                                             | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xgvs07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pepnz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ee6xx6                                                                                    |                                                                                                                               |                3 |              8 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_cmd_m0/block_read_data0                                                             | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F2ciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                3 |              8 |
|  pclkg_BUFG                       | u_cmsdk_ahb_to_apb/read_enable                                                                                                     | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                4 |              8 |
|  pclkg_BUFG                       | u_cmsdk_ahb_to_apb/read_mux_byte0_reg_reg[7]_2                                                                                     | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                4 |              8 |
|  sys_clk50m                       | u_cmsdk_ahb_gpio/u_ahb_to_gpio/reg_dout_padded_reg[15]_0[0]                                                                        | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                5 |              8 |
|  pclkg_BUFG                       | u_cmsdk_ahb_to_apb/read_mux_byte0_reg_reg[7][0]                                                                                    | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                4 |              8 |
|  sys_clk50m                       | u_cmsdk_ahb_gpio/u_ahb_to_gpio/E[0]                                                                                                | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                6 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Or5xx6                                                                                    |                                                                                                                               |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sv1jy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              8 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lh6yx6                                                                                    |                                                                                                                               |                2 |              9 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/spi_master_m0/MOSI_shift[7]_i_1_n_0                                                         | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                2 |              9 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljem17_i_1_n_0                                                                            |                                                                                                                               |                3 |              9 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Loem17_i_1_n_0                                                                            |                                                                                                                               |                3 |              9 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kboh07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                3 |              9 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_phase0_core/u_slide_window_3x3/reg_din_valid_reg_0[0]                                                 | u_IPU_for_M3/u_IPU_top_cxy/u_phase1_core/u_slide_window_3x3/slide_col_cnt[8]_i_1__0_n_0                                       |                3 |              9 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wvem17_i_1_n_0                                                                            |                                                                                                                               |                3 |              9 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ahem17_i_1_n_0                                                                            |                                                                                                                               |                2 |              9 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/layer1_data_read_en                                                                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |              9 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oaqh07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                2 |              9 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H3fm17_i_1_n_0                                                                            |                                                                                                                               |                2 |              9 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Maznz6_i_1_n_0                                                                            |                                                                                                                               |                4 |              9 |
|  sys_clk50m                       | u_cmsdk_ahb_to_apb/PRDATA_reg[10]                                                                                                  |                                                                                                                               |                3 |              9 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L96yx6                                                                                    |                                                                                                                               |                3 |              9 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ld6yx6                                                                                    |                                                                                                                               |                3 |              9 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_phase1_core/IPU_phase1_valid                                                                          | u_IPU_for_M3/Q[4]                                                                                                             |                3 |              9 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pz5yx6                                                                                    |                                                                                                                               |                3 |              9 |
|  pclk_buf                         | u_AHB_DCMI/cam_d_low_byte                                                                                                          | u_AHB_DCMI/h_cnt[8]_i_1__0_n_0                                                                                                |                3 |              9 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_RGB_binarize/E[0]                                                                                     | u_IPU_for_M3/u_IPU_top_cxy/u_phase0_core/u_slide_window_3x3/slide_col_cnt[8]_i_1_n_0                                          |                4 |              9 |
|  sys_clk50m                       | u_VGA_ahb_top/reg_vga_rect_thick0                                                                                                  |                                                                                                                               |                5 |              9 |
|  XCLK_OBUF                        | u_VGA_ahb_top/u_VGA_640x480/y_cnt                                                                                                  | u_VGA_ahb_top/u_VGA_640x480/y_cnt[9]_i_1_n_0                                                                                  |                4 |             10 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |             10 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_12/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |             10 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                4 |             10 |
|  TCK_IBUF_BUFG                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G7kzz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0                                                                       |                2 |             10 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |             10 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt                                                                  | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                6 |             10 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/E[0]                                                              | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                4 |             10 |
|  TCK_IBUF_BUFG                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0                                                                       |                2 |             10 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kniiw6                                                                                    |                                                                                                                               |                5 |             10 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mphiw6                                                                                    |                                                                                                                               |                6 |             10 |
|  sys_clk50m                       |                                                                                                                                    | u_IPU_for_M3/Q[4]                                                                                                             |                6 |             10 |
|  XCLK_OBUF                        |                                                                                                                                    | u_VGA_ahb_top/u_VGA_640x480/h_cnt[9]_i_1_n_0                                                                                  |                3 |             10 |
|  XCLK_OBUF                        |                                                                                                                                    | u_VGA_ahb_top/u_VGA_640x480/v_cnt[9]_i_1_n_0                                                                                  |                3 |             10 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ua1jy6                                                                                    |                                                                                                                               |                6 |             11 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wvd917_i_1_n_0                                                                            |                                                                                                                               |                3 |             11 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U61jy6                                                                                    |                                                                                                                               |                3 |             11 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lidiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                7 |             11 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M61jy6                                                                                    |                                                                                                                               |                6 |             11 |
|  sys_clk50m                       |                                                                                                                                    | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm6_6/u_output_arb/SR[0]                                                        |                7 |             11 |
|  XCLK_OBUF                        |                                                                                                                                    | u_VGA_ahb_top/u_VGA_640x480/cam_mem_read_step_back_cnt_reg[0][0]                                                              |                6 |             11 |
|  XCLK_OBUF                        |                                                                                                                                    | u_VGA_ahb_top/u_VGA_640x480/SR[0]                                                                                             |                4 |             11 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |             12 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/slide_window_din_valid                                             | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |             12 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/slide_window_din_valid                                             | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |             12 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ut4ov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                5 |             12 |
|  TCK_IBUF_BUFG                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Myyiy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0                                                                       |                2 |             12 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ac2t07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                5 |             12 |
|  TCK_IBUF_BUFG                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0                                                                       |                2 |             12 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/slide_window_din_valid                                             | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |             12 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |             12 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P9get6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hwig07_i_2_n_0                                                                       |                5 |             12 |
|  sys_clk50m                       |                                                                                                                                    | u_camera_driver/camera_ini/IIC/counter_clk[0]_i_1_n_0                                                                         |                3 |             12 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |             12 |
|  sys_clk50m                       |                                                                                                                                    | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm4_4/u_output_arb/vga_cam_mem_write_addr_reg[13]                               |                7 |             12 |
|  sys_clk50m                       |                                                                                                                                    | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm5_5/u_output_arb/reg_haddr_reg[11]                                            |                2 |             12 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/slide_window_din_valid                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |             12 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/slide_window_din_valid                                             | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                3 |             12 |
|  XCLK_OBUF                        | u_VGA_ahb_top/u_VGA_640x480/vga_cam_mem_read_addr_reg[0]_0                                                                         | u_VGA_ahb_top/u_VGA_640x480/vga_cam_mem_read_addr_reg[0]                                                                      |                3 |             12 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H62iw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                4 |             13 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dvhiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                7 |             13 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/O91jy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                4 |             14 |
|  sys_clk50m                       | u_VGA_ahb_top/reg_vga_rect_color0                                                                                                  |                                                                                                                               |                6 |             14 |
|  sys_clk50m                       | u_AHB_DCMI/Ctrl_reg_reg[31]_0                                                                                                      | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                9 |             14 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/u_slide_window_3x3/shifter[0][0]_i_1__1_n_0                                               |                                                                                                                               |                4 |             14 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/X_12[14]_i_1__0_n_0                     |                4 |             15 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_2/u_slide_window_3x3/X_12[14]_i_1_n_0                        |                5 |             15 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_2/u_slide_window_3x3/X_131__0                                |                7 |             15 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_2/u_slide_window_3x3/X_23[14]_i_1_n_0                        |                4 |             15 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/X_23[14]_i_1_n_0                        |                4 |             15 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/X_13[14]_i_1__0_n_0                     |                3 |             15 |
|  XCLK_OBUF                        |                                                                                                                                    |                                                                                                                               |               12 |             15 |
|  sys_clk50m                       | u_custom_ahb_busmatrix/u_custom_BusMatrixInput_0/p_9_in                                                                            | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                4 |             15 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/X_21[15]_i_1_n_0                      |                3 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[13][15]_i_1_n_0                                                                         |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[16][15]_i_1_n_0                                                                         |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[24][15]_i_1_n_0                                                                         |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[21][15]_i_1_n_0                                                                         |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[20][15]_i_1_n_0                                                                         |                                                                                                                               |                3 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[11][15]_i_1_n_0                                                                         |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[10][15]_i_1_n_0                                                                         |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[17][15]_i_1_n_0                                                                         |                                                                                                                               |                3 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[14][15]_i_1_n_0                                                                         |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_slide_window_3x3/X_13[15]_i_1__3_n_0                    |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_slide_window_3x3/X_23[15]_i_1__0_n_0                    |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_slide_window_3x3/X_12[15]_i_1__0_n_0                    |                3 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[0][15]_i_1_n_0                                                                          |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/X_23[15]_i_1__2_n_0                        |                7 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/X_32[15]_i_1__0_n_0                        |                3 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[29][15]_i_1_n_0                                                                         |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/X_13[15]_i_1__4_n_0                        |                8 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/X_21[15]_i_1__0_n_0                        |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/X_12[15]_i_1__2_n_0                        |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/X_11[15]_i_1__0_n_0                        |                8 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/X_31[15]_i_1__0_n_0                        |                8 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/X_33[15]_i_1__0_n_0                        |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[28][15]_i_1_n_0                                                                         |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_slide_window_3x3/X_12[15]_i_1__3_n_0                    |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_slide_window_3x3/X_13[15]_i_1__5_n_0                    |                4 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_slide_window_3x3/X_23[15]_i_1__3_n_0                    |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_slide_window_3x3/X_23[15]_i_1__4_n_0                    |                4 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_slide_window_3x3/X_12[15]_i_1__4_n_0                    |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_slide_window_3x3/X_131__0                               |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[27][15]_i_1_n_0                                                                         |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/X_23[15]_i_1_n_0                           |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/X_11[15]_i_1_n_0                           |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[26][15]_i_1_n_0                                                                         |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/X_21[15]_i_1_n_0                           |                9 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/X_32[15]_i_1_n_0                           |                7 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/X_12[15]_i_1_n_0                           |                6 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/X_33[15]_i_1_n_0                           |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/X_31[15]_i_1_n_0                           |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[25][15]_i_1_n_0                                                                         |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/X_13[15]_i_1__2_n_0                        |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_slide_window_3x3/X_12[15]_i_1__1_n_0                    |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_slide_window_3x3/X_131__0                               |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_slide_window_3x3/X_23[15]_i_1__1_n_0                    |                2 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[23][15]_i_1_n_0                                                                         |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[1][15]_i_1_n_0                                                                          |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[19][15]_i_1_n_0                                                                         |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_12/u_slide_window_3x3/X_131__0                               |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_B                                                                                         |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___16_n_0                                                             |                4 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___35_n_0                                                             |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___15_n_0                                                             |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___43_n_0                                                             |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___79_n_0                                                             |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___81_n_0                                                             |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___7_n_0                                                              |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___83_n_0                                                             |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___80_n_0                                                             |                6 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___9_n_0                                                              |                9 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___8_n_0                                                              |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___5_n_0                                                              |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___82_n_0                                                             |                4 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/X_11[15]_i_1__1_n_0                        |               10 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/X_21[15]_i_1__1_n_0                        |                9 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/X_32[15]_i_1__1_n_0                        |                4 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/X_12[15]_i_1__5_n_0                        |                4 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/X_33[15]_i_1__1_n_0                        |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/X_31[15]_i_1__1_n_0                        |                6 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/X_13[15]_i_1__7_n_0                        |                3 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_B[1][15]_i_1_n_0                                                                          |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/X_23[15]_i_1__5_n_0                        |                9 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_slide_window_3x3/X_12[15]_i_1__6_n_0                    |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_slide_window_3x3/X_13[15]_i_1__8_n_0                    |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_slide_window_3x3/X_23[15]_i_1__6_n_0                    |                3 |             16 |
|  sys_clk50m                       | u_cmsdk_ahb_gpio/u_iop_gpio/p_0_in_0                                                                                               | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               14 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_slide_window_3x3/X_131__0                               |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_slide_window_3x3/X_12[15]_i_1__7_n_0                    |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_slide_window_3x3/X_23[15]_i_1__7_n_0                    |                3 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_B[3][15]_i_1_n_0                                                                          |                                                                                                                               |                2 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_B[2][15]_i_1_n_0                                                                          |                                                                                                                               |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/X_11[15]_i_1__2_n_0                   |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/X_23[15]_i_1_n_0                      |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/X_31[15]_i_1__2_n_0                   |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/X_32[15]_i_1__2_n_0                   |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/X_13[15]_i_1__9_n_0                   |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/X_12[15]_i_1__8_n_0                   |                3 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[54][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/X_33[15]_i_1__2_n_0                   |                3 |             16 |
|  sys_clk50m                       | u_cmsdk_ahb_to_apb/addr_reg_reg[0]_0[0]                                                                                            | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/X_13[15]_i_1__12_n_0                  |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/X_21[15]_i_1__0_n_0                   |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/X_12[15]_i_1__9_n_0                   |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/X_32[15]_i_1__3_n_0                   |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/X_31[15]_i_1__3_n_0                   |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/X_11[15]_i_1__3_n_0                   |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/X_13[15]_i_1__10_n_0                  |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/X_23[15]_i_1__0_n_0                   |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/X_33[15]_i_1__3_n_0                   |                3 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_slide_window_3x3/E[0]                                        | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/X_21[15]_i_1__1_n_0                   |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/X_33[15]_i_1__4_n_0                   |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/X_12[15]_i_1__10_n_0                  |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/X_31[15]_i_1__4_n_0                   |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/X_23[15]_i_1__1_n_0                   |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/X_11[15]_i_1__4_n_0                   |                6 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/X_32[15]_i_1__4_n_0                   |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/X_13[15]_i_1__11_n_0                  |                3 |             16 |
|  sys_clk50m                       | u_cmsdk_apb_uart0/reg_baud_cntr_i[15]_i_1_n_0                                                                                      | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                6 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/X_23[15]_i_1__2_n_0                   |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/X_32[15]_i_1__5_n_0                   |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/X_31[15]_i_1__5_n_0                   |                3 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/X_11[15]_i_1__5_n_0                   |                4 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/X_33[15]_i_1__5_n_0                   |                2 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/X_21[15]_i_1__2_n_0                   |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/X_12[15]_i_1__11_n_0                  |                3 |             16 |
|  sys_clk50m                       | u_cmsdk_apb_uart1/reg_baud_cntr_i[15]_i_1__0_n_0                                                                                   | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                6 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/slide_col_cnt1__0                       |                5 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_2/u_slide_window_3x3/slide_col_cnt1__0                       |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_slide_window_3x3/E[0]                                        | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_FIFO_cxy/dout[15]_i_1__0_n_0                                 |                                                                                                                               |                3 |             16 |
|  sys_clk50m                       | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm7_7/u_output_arb/W_RDATA_reg[15]_0[0]                                              |                                                                                                                               |                2 |             16 |
|  sys_clk50m                       | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm7_7/u_output_arb/W_RDATA_reg[15]_3[0]                                              |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm7_7/u_output_arb/W_RDATA_reg[15]_4[0]                                              |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm7_7/u_output_arb/E[0]                                                              |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm7_7/u_output_arb/W_RDATA_reg[15]_2[0]                                              |                                                                                                                               |                3 |             16 |
|  sys_clk50m                       | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm7_7/u_output_arb/W_RDATA_reg[15]_1[0]                                              |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_slide_window_3x3/E[0]                                        | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[64][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[69][15]_i_1_n_0                                                    |                                                                                                                               |               14 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[74][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  pclk_buf                         | u_AHB_DCMI/v_cnt0                                                                                                                  | u_AHB_DCMI/v_cnt[0]_i_1__13_n_0                                                                                               |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_6/MEM_VECTOR_B_reg[3][0][0]                                          |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_6/MEM_VECTOR_B_reg[4][0][0]                                          |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_6/MEM_VECTOR_B_reg[5][0][0]                                          |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_6/MEM_VECTOR_B_reg[2][0][0]                                          |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_6/MEM_VECTOR_B_reg[0][15][0]                                         |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_6/MEM_VECTOR_B_reg[1][15][0]                                         |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_FIFO_cxy/dout[15]_i_1_n_0                                    |                                                                                                                               |                2 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[8][15]_i_1_n_0                                                     |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[68][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[82][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[43][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[60][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[61][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[88][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[6][15]_i_1_n_0                                                     |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[53][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[78][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[57][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[5][15]_i_1_n_0                                                     |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[58][15]_i_1_n_0                                                    |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[77][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[66][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[79][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[44][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[7][15]_i_1_n_0                                                     |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[90][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[55][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[59][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[67][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[56][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[72][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[73][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[98][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[9][15]_i_1_n_0                                                     |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[99][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[97][15]_i_1_n_0                                                    |                                                                                                                               |               14 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[103][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[101][15]_i_1_n_0                                                   |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[106][15]_i_1_n_0                                                   |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[107][15]_i_1_n_0                                                   |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[0][15]_i_1_n_0                                                     |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[100][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[102][15]_i_1_n_0                                                   |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[104][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[105][15]_i_1_n_0                                                   |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[108][15]_i_1_n_0                                                   |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[129][15]_i_1_n_0                                                   |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[18][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[128][15]_i_1_n_0                                                   |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[115][15]_i_1_n_0                                                   |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[17][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[20][15]_i_1_n_0                                                    |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[13][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[141][15]_i_1_n_0                                                   |                                                                                                                               |               14 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[23][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[27][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[28][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[29][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[2][15]_i_1_n_0                                                     |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[30][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[31][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[124][15]_i_1_n_0                                                   |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[126][15]_i_1_n_0                                                   |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[133][15]_i_1_n_0                                                   |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[130][15]_i_1_n_0                                                   |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[15][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[135][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[21][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[113][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[127][15]_i_1_n_0                                                   |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[138][15]_i_1_n_0                                                   |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[19][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[117][15]_i_1_n_0                                                   |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[140][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[122][15]_i_1_n_0                                                   |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[116][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[12][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[110][15]_i_1_n_0                                                   |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[109][15]_i_1_n_0                                                   |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[11][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[123][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[10][15]_i_1_n_0                                                    |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[139][15]_i_1_n_0                                                   |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[142][15]_i_1_n_0                                                   |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[14][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[131][15]_i_1_n_0                                                   |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[1][15]_i_1_n_0                                                     |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[22][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[132][15]_i_1_n_0                                                   |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[120][15]_i_1_n_0                                                   |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[114][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[16][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[24][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[118][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[25][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[111][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[26][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[121][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[134][15]_i_1_n_0                                                   |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[112][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[119][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[136][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[125][15]_i_1_n_0                                                   |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[137][15]_i_1_n_0                                                   |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[143][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[62][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[67][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[68][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[50][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[54][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[73][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[39][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[75][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[38][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[76][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[77][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[32][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[44][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[6][15]_i_1_n_0                                                     |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[70][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[79][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[72][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[78][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[81][15]_i_1_n_0                                                    |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[40][15]_i_1_n_0                                                    |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[4][15]_i_1_n_0                                                     |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[82][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[83][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[46][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[60][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[84][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[45][15]_i_1_n_0                                                    |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[41][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[85][15]_i_1_n_0                                                    |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[86][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[74][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[34][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[57][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[48][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[33][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[56][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[61][15]_i_1_n_0                                                    |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[66][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[7][15]_i_1_n_0                                                     |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[80][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[47][15]_i_1_n_0                                                    |                                                                                                                               |               16 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[36][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[37][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[49][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[53][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[59][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[5][15]_i_1_n_0                                                     |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[64][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[35][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[51][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[3][15]_i_1_n_0                                                     |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[52][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[58][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[42][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[63][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[65][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[71][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[43][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[55][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[69][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[8][15]_i_1_n_0                                                     |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[91][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[92][15]_i_1_n_0                                                    |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[94][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[90][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[89][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[98][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[95][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[97][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[96][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[99][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[87][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[88][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[93][15]_i_1_n_0                                                    |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W2[9][15]_i_1_n_0                                                     |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/reg_conv_valid                                                                 |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[47][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_slide_window_3x3/E[0]                                        | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[70][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[96][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[95][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[94][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[93][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[92][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[91][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[81][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[76][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[71][15]_i_1_n_0                                                    |                                                                                                                               |               15 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[62][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_cmd_m0/byte_cnt                                                                     | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[51][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[52][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[48][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[63][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[86][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[89][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[87][15]_i_1_n_0                                                    |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[85][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[83][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[84][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[80][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[75][15]_i_1_n_0                                                    |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[50][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[65][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[46][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[129][15]_i_1_n_0                                                   |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[23][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[17][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[140][15]_i_1_n_0                                                   |                                                                                                                               |               14 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[128][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[42][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[41][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[40][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[29][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[139][15]_i_1_n_0                                                   |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[141][15]_i_1_n_0                                                   |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[13][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[39][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[36][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[31][15]_i_1_n_0                                                    |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[135][15]_i_1_n_0                                                   |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_5476_in                                                                                 | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[34][15]_i_1_n_0                                                    |                                                                                                                               |               14 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[32][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[30][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[22][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[19][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[16][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[15][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[132][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[28][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[1][15]_i_1_n_0                                                     |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[138][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[137][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[136][15]_i_1_n_0                                                   |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[131][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[133][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[27][15]_i_1_n_0                                                    |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[37][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[26][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[33][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[3][15]_i_1_n_0                                                     |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[38][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[2][15]_i_1_n_0                                                     |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[134][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[24][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[127][15]_i_1_n_0                                                   |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[21][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[12][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[18][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[124][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[14][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[143][15]_i_1_n_0                                                   |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ehfhw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[142][15]_i_1_n_0                                                   |                                                                                                                               |               14 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[123][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[35][15]_i_1_n_0                                                    |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[25][15]_i_1_n_0                                                    |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[20][15]_i_1_n_0                                                    |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[125][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[130][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[126][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[102][15]_i_1_n_0                                                   |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[114][15]_i_1_n_0                                                   |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[113][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[112][15]_i_1_n_0                                                   |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[110][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[111][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G91jy6                                                                                    |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[122][15]_i_1_n_0                                                   |                                                                                                                               |               14 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[121][15]_i_1_n_0                                                   |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[116][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[10][15]_i_1_n_0                                                    |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[105][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[103][15]_i_1_n_0                                                   |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[0][15]_i_1_n_0                                                     |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[109][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[120][15]_i_1_n_0                                                   |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[11][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[119][15]_i_1_n_0                                                   |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[100][15]_i_1_n_0                                                   |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[118][15]_i_1_n_0                                                   |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[117][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[108][15]_i_1_n_0                                                   |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[115][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[104][15]_i_1_n_0                                                   |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[45][15]_i_1_n_0                                                    |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[107][15]_i_1_n_0                                                   |                                                                                                                               |               12 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[101][15]_i_1_n_0                                                   |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[106][15]_i_1_n_0                                                   |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/u_slide_window_3x3/slide_col_cnt[7]_i_2_n_0                                               | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/u_slide_window_3x3/pixel_cnt[0]_i_1__9_n_0                                           |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[15][15]_i_1_n_0                                                                         |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/reg_valid_3                                                   |                                                                                                                               |                2 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/reg_valid_3                                                   |                                                                                                                               |                3 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/reg_valid_3                                                   |                                                                                                                               |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/reg_valid_3                                                   |                                                                                                                               |                2 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[4][15]_i_1_n_0                                                     |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_slide_window_3x3/E[0]                                        | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_FIFO_cxy/dout[15]_i_1__1_n_0                                 |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_slide_window_3x3/E[0]                                        | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                4 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/MEM_CONV_W1[49][15]_i_1_n_0                                                    |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___23_n_0                                                                  |                                                                                                                               |                2 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_12/u_slide_window_3x3/max_data_reg[0][0]                          | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/u_slide_window_3x3/E[0]                                        | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[2][15]_i_1_n_0                                                                          |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[5][15]_i_1_n_0                                                                          |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[34][15]_i_1_n_0                                                                         |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[30][15]_i_1_n_0                                                                         |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[4][15]_i_1_n_0                                                                          |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[33][15]_i_1_n_0                                                                         |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[9][15]_i_1_n_0                                                                          |                                                                                                                               |               13 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[6][15]_i_1_n_0                                                                          |                                                                                                                               |                9 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[8][15]_i_1_n_0                                                                          |                                                                                                                               |                6 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[7][15]_i_1_n_0                                                                          |                                                                                                                               |               11 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[31][15]_i_1_n_0                                                                         |                                                                                                                               |               10 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[35][15]_i_1_n_0                                                                         |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[32][15]_i_1_n_0                                                                         |                                                                                                                               |                3 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[3][15]_i_1_n_0                                                                          |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[18][15]_i_1_n_0                                                                         |                                                                                                                               |                5 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[12][15]_i_1_n_0                                                                         |                                                                                                                               |                7 |             16 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/MEM_CONV_W[22][15]_i_1_n_0                                                                         |                                                                                                                               |                8 |             16 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_1/u_slide_window_3x3/slide_col_cnt1__0                     |                3 |             17 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sdo7v6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                6 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/u_slide_window_3x3/slide_col_cnt1__0                     |                3 |             17 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q52et6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                9 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_2/u_slide_window_3x3/slide_col_cnt1__0                     |                4 |             17 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/pix_out_cnt_reg_0_sn_1                                                                    | u_IPU_for_M3/Q[4]                                                                                                             |                5 |             17 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_phase0_core/u_slide_window_3x3/reg_din_valid_reg_0[0]                                                 | u_IPU_for_M3/u_IPU_top_cxy/u_phase1_core/u_slide_window_3x3/pixel_cnt[0]_i_1__11_n_0                                          |                5 |             17 |
|  XCLK_OBUF                        | u_VGA_ahb_top/u_VGA_640x480/vga_mem_read_addr                                                                                      | u_VGA_ahb_top/u_VGA_640x480/vga_mem_read_addr_reg[0]                                                                          |                5 |             17 |
|  sys_clk50m                       | u_IPU_for_M3/reg_IPU_in_wen                                                                                                        | u_IPU_for_M3/s_resize_finished                                                                                                |                4 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_slide_window_3x3/X_22[15]_i_1__3_n_0                    |                4 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/X_22[15]_i_1__5_n_0                        |                5 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_slide_window_3x3/X_22[15]_i_1__6_n_0                    |                3 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_slide_window_3x3/slide_col_cnt1__0                      |                3 |             17 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_RGB_binarize/E[0]                                                                                     | u_IPU_for_M3/u_IPU_top_cxy/u_phase0_core/u_slide_window_3x3/pixel_cnt[0]_i_1__10_n_0                                          |                5 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/X_22[15]_i_1__2_n_0                        |                7 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_slide_window_3x3/slide_col_cnt1__0                      |                3 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/u_slide_window_3x3/X_22[15]_i_1_n_0                           |                3 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/u_slide_window_3x3/X_22[15]_i_1__0_n_0                    |                3 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_12/u_slide_window_3x3/slide_col_cnt1__0                      |                3 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/X_22[15]_i_1__8_n_0                        |                8 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_slide_window_3x3/X_22[15]_i_1__9_n_0                    |                4 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_slide_window_3x3/slide_col_cnt1__0                      |                5 |             17 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/slide_col_cnt1__0                     |                3 |             17 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cabzz6_i_1_n_0                                                                            |                                                                                                                               |                5 |             18 |
|  sys_clk50m                       | u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                            | u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                  |                6 |             18 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/shifter_bits[32].shifter_reg[32][0]_0 |                7 |             19 |
|  pclkg_BUFG                       | u_cmsdk_ahb_to_apb/reg_baud_div_reg[19][0]                                                                                         | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                5 |             20 |
|  pclkg_BUFG                       | u_cmsdk_ahb_to_apb/reg_baud_div_reg[19]_0[0]                                                                                       | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                4 |             20 |
|  XCLK_OBUF                        |                                                                                                                                    | VGA_RST_IBUF                                                                                                                  |               11 |             22 |
|  sys_clk50m                       |                                                                                                                                    | VGA_RST_IBUF                                                                                                                  |               12 |             22 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G8eh07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |               14 |             23 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_FIFO_cxy/memory_reg_0_31_0_5_i_1__0_n_0                      |                                                                                                                               |                3 |             24 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_FIFO_cxy/memory_reg_0_31_0_5_i_1_n_0                         |                                                                                                                               |                3 |             24 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L4kiw6                                                                                    |                                                                                                                               |                8 |             24 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_FIFO_cxy/memory_reg_0_31_0_5_i_1__1_n_0                      |                                                                                                                               |                3 |             24 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___30_n_0                                                                  |                                                                                                                               |                3 |             24 |
|  sys_clk50m                       | u_camera_driver/camera_ini/IIC/addr_data_reg[0]                                                                                    | u_camera_driver/camera_ini/addr_data[23]_i_1_n_0                                                                              |                4 |             24 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dr3xx6                                                                                    |                                                                                                                               |                7 |             25 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wj1ov6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |               10 |             25 |
|  sys_clk50m                       |                                                                                                                                    | u_cmsdk_ahb_to_apb/PRDATA_reg[28]                                                                                             |               10 |             26 |
|  SYS_CLK100M_IBUF_BUFG            |                                                                                                                                    | p_0_in                                                                                                                        |                6 |             26 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qnot07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |               14 |             27 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tuciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |               13 |             27 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F8kiw6                                                                                    |                                                                                                                               |               15 |             27 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zkbiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |               14 |             27 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dtciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |               13 |             27 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qq3u07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |               12 |             27 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dnbiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |               13 |             27 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lkbiw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |               16 |             27 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hvciw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |               18 |             27 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A9kiw6                                                                                    |                                                                                                                               |                8 |             27 |
|  pclk_buf                         | u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                            | u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                  |                6 |             27 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q4yiy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                7 |             28 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6kiw6                                                                                    |                                                                                                                               |               10 |             29 |
|  sys_clk50m                       | u_SD_card_interface_cxy/reg_ctrl_wen_reg_n_0                                                                                       | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               12 |             29 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R7kiw6                                                                                    |                                                                                                                               |                7 |             29 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D7kiw6                                                                                    |                                                                                                                               |               10 |             29 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z4kiw6                                                                                    |                                                                                                                               |                7 |             29 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5kiw6                                                                                    |                                                                                                                               |                7 |             29 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P6kiw6                                                                                    |                                                                                                                               |                8 |             29 |
|  sys_clk50m                       | u_cmsdk_ahb_to_apb/reg_ctrl_reg[31][0]                                                                                             |                                                                                                                               |               10 |             29 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_7007_in                                                                                 | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                9 |             29 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Keyiw6                                                                                    |                                                                                                                               |               11 |             30 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/reg_ctrl_wen                                                                                                      | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               14 |             30 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cj3007_i_1_n_0                                                                            |                                                                                                                               |               17 |             30 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fc7u07_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |                9 |             31 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hn5yx6                                                                                    |                                                                                                                               |               15 |             31 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/output_addr_reg[1]                                                                        |                                                                                                                               |                8 |             31 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Onyiw6                                                                                    |                                                                                                                               |               15 |             32 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/sum[31]_i_1__2_n_0                                                 | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               11 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hdd007_i_1_n_0                                                                            |                                                                                                                               |               18 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tmyiw6                                                                                    |                                                                                                                               |               12 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Alv007_i_1_n_0                                                                            |                                                                                                                               |               14 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pkyiw6                                                                                    |                                                                                                                               |               18 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H5q007_i_1_n_0                                                                            |                                                                                                                               |                6 |             32 |
|  sys_clk50m                       | u_VGA_ahb_top/reg_vga_rect_pos00                                                                                                   |                                                                                                                               |               15 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gyh007_i_1_n_0                                                                            |                                                                                                                               |               15 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xux007_i_1_n_0                                                                            |                                                                                                                               |               16 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qoyiw6                                                                                    |                                                                                                                               |               17 |             32 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/sum[31]_i_1_n_0                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               10 |             32 |
|  TCK_IBUF_BUFG                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bwrzz6_i_1_n_0                                                                            | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0                                                                       |                9 |             32 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sec_read_start                                                                                             |                                                                                                                               |               11 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yedh07_i_1_n_0                                                                            |                                                                                                                               |               16 |             32 |
|  TCK_IBUF_BUFG                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ueyiy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0                                                                       |                8 |             32 |
|  pclkg_BUFG                       | u_cmsdk_ahb_to_apb/E[0]                                                                                                            | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               13 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykziw6                                                                                    |                                                                                                                               |               13 |             32 |
|  sys_clk50m                       | u_IPU_for_M3/reg_7seg_display_wen                                                                                                  | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                6 |             32 |
|  sys_clk50m                       | u_SD_card_interface_cxy/reg_read_addr_wen_reg_n_0                                                                                  | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               12 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G1r007_i_1_n_0                                                                            |                                                                                                                               |               17 |             32 |
|  sys_clk50m                       | u_custom_ahb_dma_cxy/reg_dma_w_cnt[0]_i_1_n_0                                                                                      |                                                                                                                               |                8 |             32 |
|  sys_clk50m                       | u_custom_ahb_dma_cxy/reg_dma_r_cnt[0]_i_1_n_0                                                                                      |                                                                                                                               |                8 |             32 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr                                                          | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                7 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dgyf07_i_1_n_0                                                                            |                                                                                                                               |                9 |             32 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_0/SR[0]                                                    |                8 |             32 |
|  sys_clk50m                       | u_IPU_for_M3/reg_v_wen                                                                                                             | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                9 |             32 |
|  sys_clk50m                       | u_cmsdk_ahb_to_apb/rwdata_reg0                                                                                                     | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               16 |             32 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/IPU_htranss[0]                                                                            | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               14 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K3b007_i_1_n_0                                                                            |                                                                                                                               |               15 |             32 |
|  sys_clk50m                       | u_cmsdk_ahb_to_apb/reg_wr_addr_reg[31][0]                                                                                          |                                                                                                                               |                6 |             32 |
|  sys_clk50m                       | u_cmsdk_ahb_to_apb/reg_trans_len_reg[31][0]                                                                                        |                                                                                                                               |                7 |             32 |
|  sys_clk50m                       | u_cmsdk_ahb_to_apb/reg_rd_addr_reg[31][0]                                                                                          |                                                                                                                               |                5 |             32 |
|  sys_clk50m                       | u_cmsdk_apb_timer1/reg_curr_val                                                                                                    | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               15 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ksih07_i_1_n_0                                                                            |                                                                                                                               |               16 |             32 |
|  sys_clk50m                       | u_VGA_ahb_top/reg_vga_rect_pos10                                                                                                   |                                                                                                                               |               15 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wnbh07_i_1_n_0                                                                            |                                                                                                                               |               20 |             32 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/sum[31]_i_1__0_n_0                                                 | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               10 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7hh07_i_1_n_0                                                                            |                                                                                                                               |               14 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfyiw6                                                                                    |                                                                                                                               |               13 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Me0iw6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |                8 |             32 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Enf007_i_1_n_0                                                                            |                                                                                                                               |               16 |             32 |
|  sys_clk50m                       |                                                                                                                                    | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm6_6/u_output_arb/HRDATAM_reg[31][0]                                           |               16 |             32 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/E[0]                                                                                               | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/shifter_bits[32].shifter_reg[32][0]_0 |                8 |             32 |
|  sys_clk50m                       | u_custom_ahb_dma_cxy/HADDR_R[0]_i_2_n_0                                                                                            | u_custom_ahb_dma_cxy/HADDR_R[0]_i_1_n_0                                                                                       |                8 |             32 |
|  sys_clk50m                       | u_custom_ahb_dma_cxy/HADDR_W[0]_i_2_n_0                                                                                            | u_custom_ahb_dma_cxy/HADDR_W[0]_i_1_n_0                                                                                       |                9 |             32 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_centroid_calculator_cxy/E[0]                                                                          | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               17 |             32 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/sum[31]_i_1__1_n_0                                                 | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               12 |             32 |
|  sys_clk50m                       | u_IPU_for_M3/reg_s_wen                                                                                                             | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                9 |             32 |
|  sys_clk50m                       | u_IPU_for_M3/reg_resize_th_wen                                                                                                     | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                9 |             32 |
|  sys_clk50m                       | u_IPU_for_M3/reg_phase_th_wen                                                                                                      | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |                9 |             32 |
|  sys_clk50m                       | u_IPU_for_M3/reg_h_wen                                                                                                             | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               10 |             32 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_centroid_calculator_cxy/reg_centroid_v_reg[0][0]                                                      | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               15 |             32 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_centroid_calculator_cxy/reg_centroid_sum_reg[0][0]                                                    | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               13 |             32 |
|  sys_clk50m                       |                                                                                                                                    | u_custom_ahb_busmatrix/u_custom_busmatrixoutputm8_8/u_output_arb/HRDATA_reg[0]_1[0]                                           |               14 |             32 |
|  TCK_IBUF_BUFG                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Q0yiy6                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0                                                                       |                9 |             34 |
|  sys_clk50m                       | u_custom_ahb_dma_cxy/htrans_dma_cxy_r[1]                                                                                           | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               20 |             35 |
|  sys_clk50m                       | u_custom_ahb_dma_cxy/htrans_dma_cxy_w[1]                                                                                           | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               17 |             36 |
|  sys_clk50m                       | u_custom_ahb_busmatrix/u_custom_BusMatrixInput_0/load_reg                                                                          | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               14 |             39 |
|  sys_clk50m                       | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bq4yx6                                                                                    |                                                                                                                               |               17 |             40 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[0]_i_1_n_0                                                 | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |               20 |             43 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_4/weight_reg_r1_0_63_0_2_i_1__2_n_0                                  |                                                                                                                               |               12 |             44 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_3/weight_reg_r1_64_127_0_2_i_1__1_n_0                                |                                                                                                                               |               12 |             44 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_5/weight_reg_r1_64_127_0_2_i_1__3_n_0                                |                                                                                                                               |               12 |             44 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_1/weight_reg_r1_64_127_0_2_i_1_n_0                                   |                                                                                                                               |               12 |             44 |
|  TCK_IBUF_BUFG                    |                                                                                                                                    |                                                                                                                               |               20 |             44 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_3/weight_reg_r1_0_63_0_2_i_1__1_n_0                                  |                                                                                                                               |               12 |             44 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_5/weight_reg_r1_0_63_0_2_i_1__3_n_0                                  |                                                                                                                               |               12 |             44 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_2/weight_reg_r1_64_127_0_2_i_1__0_n_0                                |                                                                                                                               |               12 |             44 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_2/weight_reg_r1_0_63_0_2_i_1__0_n_0                                  |                                                                                                                               |               12 |             44 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_6/weight_reg_r1_0_63_0_2_i_1__4_n_0                                  |                                                                                                                               |               12 |             44 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_4/weight_reg_r1_64_127_0_2_i_1__2_n_0                                |                                                                                                                               |               12 |             44 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_1/weight_reg_r1_0_63_0_2_i_1_n_0                                     |                                                                                                                               |               12 |             44 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_6/weight_reg_r1_64_127_0_2_i_1__4_n_0                                |                                                                                                                               |               12 |             44 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/HRDATA_reg[23]_2                                                  |                                                                                                                               |               12 |             48 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/HRDATA_reg[23]_0                                                  |                                                                                                                               |               12 |             48 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/HRDATA_reg[23]_4                                                  |                                                                                                                               |               12 |             48 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/HRDATA_reg[23]_3                                                  |                                                                                                                               |               12 |             48 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/HRDATA_reg[23]_5                                                  |                                                                                                                               |               12 |             48 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/HRDATA_reg[23]                                                    |                                                                                                                               |               12 |             48 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/HRDATA_reg[23]_1                                                  |                                                                                                                               |               12 |             48 |
|  sys_clk50m                       | u_SD_card_interface_cxy/sd_card_top_m0/sd_card_sec_read_write_m0/HRDATA_reg[23]_6                                                  |                                                                                                                               |               12 |             48 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/reg_conv_b_wen                                                                 |                                                                                                                               |                6 |             48 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/H_TOTAL0__0                                                                               | u_IPU_for_M3/Q[4]                                                                                                             |               14 |             49 |
|  pclk_buf                         |                                                                                                                                    |                                                                                                                               |               13 |             57 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/shifter_bits[16].shifter_reg[16][0]_0        |                                                                                                                               |               18 |             60 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/shifter                                      |                                                                                                                               |               16 |             60 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_slide_window_3x3/shifter_bits[33].shifter[33][15]_i_1__0_n_0 |                                                                                                                               |               18 |             64 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_slide_window_3x3/shifter_bits[33].shifter[33][15]_i_1__1_n_0 |                                                                                                                               |               18 |             64 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___47_n_0                                                                  |                                                                                                                               |               16 |             64 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_slide_window_3x3/shifter_bits[33].shifter[33][15]_i_1_n_0    |                                                                                                                               |               20 |             64 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K21h07_i_2_n_0                                                                       |               46 |             65 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/shifter_bits[16].shifter_reg[16][0]_0        | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/shifter_bits[32].shifter_reg[32][0]_0 |               17 |             68 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/pooling_core_1/u_slide_window_3x3/shifter                                      | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/shifter_bits[32].shifter_reg[32][0]_0 |               17 |             76 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X3tg07_i_2_n_0                                                                       |               63 |             91 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0                                                                       |               39 |             92 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/u_slide_window_3x3/shifter                                         |                                                                                                                               |               32 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/OUTPUT6_reg[0]_0[0]                                                                           |                                                                                                                               |               33 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_1/OUTPUT6_reg[0][0]                                                  | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/shifter_bits[32].shifter_reg[32][0]_0 |               30 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_12/u_slide_window_3x3/shifter_bits[33].shifter[33][15]_i_1__1_n_0 | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               18 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/reg_cnn_output6_reg[0][0]                                                                                   | u_CNN_for_M3_cxy/reg_cnn_output10                                                                                             |               31 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/shifter                                         |                                                                                                                               |               34 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_slide_window_3x3/shifter                                     |                                                                                                                               |               34 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_12/u_slide_window_3x3/shifter_bits[33].shifter[33][15]_i_1_n_0    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               14 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/shifter                                         |                                                                                                                               |               32 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_slide_window_3x3/shifter                                     |                                                                                                                               |               32 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_1/E[0]                                                               | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/shifter_bits[32].shifter_reg[32][0]_0 |               37 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_slide_window_3x3/shifter                                     |                                                                                                                               |               34 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/shifter                                         |                                                                                                                               |               32 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_12/u_slide_window_3x3/shifter_bits[33].shifter[33][15]_i_1__0_n_0 | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               14 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/u_slide_window_3x3/shifter                                     |                                                                                                                               |               32 |             96 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/i___47_n_0                                                                  | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               16 |             96 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hwig07_i_2_n_0                                                                       |               65 |            102 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H2f917_i_2_n_0                                                                       |               66 |            109 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eiwzz6_i_2_n_0                                                                       |               69 |            110 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E3zg07_i_2_n_0                                                                       |               75 |            118 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zhzg07_i_2_n_0                                                                       |               76 |            119 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_pooling_11/u_slide_window_3x3/shifter                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               23 |            127 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_pooling_11/u_slide_window_3x3/shifter                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               30 |            127 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_pooling_11/u_slide_window_3x3/shifter                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               20 |            127 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_pooling_11/u_slide_window_3x3/shifter                                     | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               22 |            127 |
|  TCK_IBUF_BUFG                    |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0                                                                       |               55 |            128 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/u_slide_window_3x3/shifter                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               30 |            142 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/shifter                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               29 |            142 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/shifter                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               23 |            142 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/shifter                                         | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               26 |            142 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/E[0]                                            | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               35 |            144 |
|  sys_clk50m                       |                                                                                                                                    | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               68 |            144 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_2/u_conv_1/u_slide_window_3x3/E[0]                                            | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               32 |            144 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_1/u_conv_1/u_slide_window_3x3/reg_x_33_reg[0][0]                              | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               34 |            144 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_3/u_conv_1/u_slide_window_3x3/E[0]                                            | u_CNN_for_M3_cxy/u_CNN/u_layer1/u_CNN_layer1_channel_0/u_conv_1/u_slide_window_3x3/clear                                      |               36 |            144 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_fullconnect/u_matrix_0/u_vector_mult_1/mult_valid                                                         | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/shifter_bits[32].shifter_reg[32][0]_0 |               42 |            156 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_resize_core/u_slide_window_3x3/shifter[0][0]_i_1__1_n_0                                               | u_IPU_for_M3/Q[4]                                                                                                             |               29 |            196 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/shifter                                                                                            |                                                                                                                               |               70 |            256 |
|  sys_clk50m                       | u_CNN_for_M3_cxy/u_CNN/u_layer1/shifter                                                                                            | u_CNN_for_M3_cxy/u_CNN/u_layer2/u_CNN_layer2_core_1/u_conv_channel_3/u_slide_window_3x3/shifter_bits[32].shifter_reg[32][0]_0 |               60 |            334 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0                                                                       |              220 |            334 |
|  sys_clk50m                       |                                                                                                                                    | u_IPU_for_M3/u_seg_scan_decode/SR[0]                                                                                          |              179 |            403 |
|  sys_clk50m                       |                                                                                                                                    | u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yo2nz6_i_1_n_0                                                                       |              244 |            507 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_phase0_core/u_slide_window_3x3/shifter_bits[641].shifter_reg[641][0]_0                                |                                                                                                                               |               88 |            642 |
|  sys_clk50m                       | u_IPU_for_M3/u_IPU_top_cxy/u_RGB_binarize/shifter_bits[641].shifter_reg[641][0]                                                    |                                                                                                                               |               91 |            642 |
|  sys_clk50m                       |                                                                                                                                    |                                                                                                                               |              664 |           1420 |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    25 |
| 2      |                    12 |
| 3      |                     8 |
| 4      |                    72 |
| 5      |                    47 |
| 6      |                    74 |
| 7      |                    24 |
| 8      |                    81 |
| 9      |                    20 |
| 10     |                    14 |
| 11     |                     8 |
| 12     |                    17 |
| 13     |                     2 |
| 14     |                     4 |
| 15     |                     8 |
| 16+    |                   666 |
+--------+-----------------------+


