{"Source Block": ["oh/elink/hdl/etx_protocol.v@175:190@HdlStmAssign", "   \n   assign tx_frame_slow[3:0] = (tx_state[1:0]==`TX_START) ? 4'b0111 :\n\t\t\t       (tx_state[1:0]!=`TX_IDLE)  ? 4'b1111 :\n\t\t\t                                    4'b0000;\n   \n   assign tx_cycle1[63:0]    = {tx_dstaddr[11:0],tx_datamode[1:0],tx_write,tx_access, //47:32\n\t\t\t        tx_dstaddr[27:12],                                    //31:16\n\t\t\t        ~tx_write,5'b0,tx_burst_reg,1'b0,                     //8-15\n\t\t\t        tx_ctrlmode[3:0],tx_dstaddr[31:28],                   //0-7\n\t\t\t        16'b0 \t\t\t\t                      //garbage\n\t\t\t        };\n   \n   assign tx_cycle2[63:0]   = {tx_srcaddr[15:0],                                      //48-63\n\t\t\t       tx_srcaddr[31:16],                                     //32-47\n\t\t\t       tx_data[15:0],                                         //16-31\n\t\t\t       tx_data[31:16]\t\t\t                      //0-15\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[180, "   assign tx_cycle1[63:0]    = {tx_dstaddr[11:0],tx_datamode[1:0],tx_write,tx_access, //47:32\n"], [181, "\t\t\t        tx_dstaddr[27:12],                                    //31:16\n"], [182, "\t\t\t        ~tx_write,5'b0,tx_burst_reg,1'b0,                     //8-15\n"], [183, "\t\t\t        tx_ctrlmode[3:0],tx_dstaddr[31:28],                   //0-7\n"], [184, "\t\t\t        16'b0 \t\t\t\t                      //garbage\n"], [185, "\t\t\t        };\n"]], "Add": [[185, "   assign tx_cycle1[63:0] = {tx_dstaddr[11:0],tx_datamode[1:0],tx_write,tx_access, //47:32\n"], [185, "\t\t\t     tx_dstaddr[27:12],                                    //31:16\n"], [185, "\t\t\t    ~tx_write,5'b0,tx_burst_reg,1'b0,                      //8-15\n"], [185, "\t\t\t     tx_ctrlmode[3:0],tx_dstaddr[31:28],                   //0-7\n"], [185, "\t\t\t     16'b0 \t\t\t\t                   //garbage\n"], [185, "\t\t\t    };\n"]]}}