==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'layer.cpp' ... 
@I [HLS-10] Analyzing design file 'cnn.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'cnn_xcel' (cnn.cpp:64).
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] cnn.cpp:53: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [XFORM-502] Unrolling all sub-loops inside loop 'LOOP1' (layer.cpp:42) in function 'perform_conv' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1.1.1' (layer.cpp:43) in function 'perform_conv' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1.1.1.1' (layer.cpp:44) in function 'perform_conv' completely.
@I [XFORM-101] Partitioning array 'b_conv1'  in dimension 1 with a cyclic factor 4.
@I [XFORM-101] Partitioning array 'mem_conv1.V' (cnn.cpp:47) in dimension 1 with a cyclic factor 4.
@I [XFORM-101] Partitioning array 'w_conv1'  in dimension 1 with a cyclic factor 4.
@I [XFORM-401] Performing if-conversion on hyperblock from (cnn.cpp:64:13) to (cnn.cpp:63:28) in function 'cnn_xcel'... converting 3 basic blocks.
@I [XFORM-11] Balancing expressions in function 'perform_conv.1' (layer.cpp:32:35)...6 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'perform_conv' (layer.cpp:22)...6 expression(s) balanced.
@I [XFORM-541] Flattening a loop nest 'Loop-2.1.1' (layer.cpp:40:26) in function 'perform_conv.1'.
@I [XFORM-541] Flattening a loop nest 'Loop-2.1' (layer.cpp:38:30) in function 'perform_conv.1'.
@I [XFORM-541] Flattening a loop nest 'Loop-2' (layer.cpp:37:28) in function 'perform_conv.1'.
@I [XFORM-541] Flattening a loop nest 'Loop-2.1.1' (layer.cpp:40:26) in function 'perform_conv'.
@I [XFORM-541] Flattening a loop nest 'Loop-2.1' (layer.cpp:38:30) in function 'perform_conv'.
@I [XFORM-541] Flattening a loop nest 'Loop-2' (layer.cpp:37:28) in function 'perform_conv'.
@I [HLS-111] Elapsed time: 115.03 seconds; current memory usage: 233 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@W [SYN-103] Legalizing function name 'dut_perform_conv.1' to 'dut_perform_conv_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_perform_conv' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_L_LOOP1'.
@W [SCHED-69] Unable to schedule 'load' operation ('input_0_V_load_2', layer.cpp:45) on array 'input_0_V' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 5, Depth: 14.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.86 seconds; current memory usage: 236 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_perform_conv' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 2.15 seconds; current memory usage: 238 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_perform_conv_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_L_LOOP1'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (layer.cpp:60) of variable 'p_Val2_5', layer.cpp:60 on array 'output_0_V' and 'load' operation ('output_0_V_load_1', layer.cpp:60) on array 'output_0_V'.
@W [SCHED-69] Unable to schedule 'load' operation ('input_V_load_4', layer.cpp:49) on array 'input_V' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 5, Depth: 15.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 2.67 seconds; current memory usage: 240 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_perform_conv_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.47 seconds; current memory usage: 242 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_cnn_xcel' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.51 seconds; current memory usage: 242 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_cnn_xcel' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.39 seconds; current memory usage: 243 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.52 seconds; current memory usage: 243 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 243 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_perform_conv' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_mul_32s_32s_62_6': 9 instance(s).
@I [RTGEN-100] Generating core module 'dut_mux_4to1_sel2_32_1': 19 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_perform_conv'.
@I [HLS-111] Elapsed time: 0.51 seconds; current memory usage: 247 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_perform_conv_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_mul_32s_30s_61_6': 9 instance(s).
@I [RTGEN-100] Generating core module 'dut_mux_4to1_sel2_32_1': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_perform_conv_1'.
@I [HLS-111] Elapsed time: 2.62 seconds; current memory usage: 257 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_cnn_xcel' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_mux_4to1_sel2_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_sitofp_32ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_cnn_xcel'.
@I [HLS-111] Elapsed time: 1.84 seconds; current memory usage: 263 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 0.54 seconds; current memory usage: 265 MB.
@I [RTMG-282] Generating pipelined core: 'dut_mul_32s_32s_62_6_MulnS_0'
@I [RTMG-279] Implementing memory 'dut_perform_conv_w_conv1_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_perform_conv_w_conv1_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_perform_conv_w_conv1_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_perform_conv_w_conv1_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_perform_conv_b_conv1_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dut_perform_conv_b_conv1_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dut_perform_conv_b_conv1_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dut_perform_conv_b_conv1_3_rom' using distributed ROMs.
@I [RTMG-282] Generating pipelined core: 'dut_mul_32s_30s_61_6_MulnS_1'
@I [RTMG-279] Implementing memory 'dut_perform_conv_1_w_conv2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_perform_conv_1_b_conv2_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'dut_cnn_xcel_mem_conv1_0_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_cnn_xcel_mem_conv2_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_result_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for dut.
@I [VHDL-304] Generating VHDL RTL for dut.
@I [VLOG-307] Generating Verilog RTL for dut.
@I [HLS-112] Total elapsed time: 234.658 seconds; peak memory usage: 265 MB.
