// Seed: 3890240981
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6,
    output supply0 id_7,
    output wor id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input supply0 id_12,
    output tri id_13,
    output tri id_14,
    input supply1 id_15,
    output wire id_16,
    input wire id_17,
    input supply1 id_18,
    output wand id_19,
    input supply1 id_20,
    input supply0 id_21
);
  supply1 id_23 = 1;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    output logic id_5,
    output wire id_6
);
  always_ff begin
    id_5 <= ~id_3;
  end
  module_0(
      id_3,
      id_1,
      id_4,
      id_2,
      id_3,
      id_0,
      id_4,
      id_1,
      id_6,
      id_4,
      id_3,
      id_2,
      id_4,
      id_6,
      id_1,
      id_2,
      id_1,
      id_3,
      id_2,
      id_6,
      id_3,
      id_3
  );
endmodule
