Abstract An algorithm is proposed for finding test vectors, which provide for elevated energy consumption of a combinational logic circuit that is synthesized on the basis of a design custom-designed VLSI CMOS.
algorithm           0.9999999999566853^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Algorithm             

synthesized                   0.9275140750999947^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Synthesizer           

CMOS                          0.999999998928871^^http://www.w3.org/2001/XMLSchema#double            http://dbpedia.org/resource/CMOS                  

test vectors                  0.9999999999999432^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Test_vector           

combinational logic           1.0^^http://www.w3.org/2001/XMLSchema#double                          http://dbpedia.org/resource/Combinational_logic   

energy consumption            0.8668349705667551^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Energy_consumption    

VLSI                          0.9995164582692636^^http://www.w3.org/2001/XMLSchema#double           http://dbpedia.org/resource/Very-large-scale_integration

