//--------------------------------------------------------------------------------------------
//
// Generated by X-HDL VHDL Translator - Version 2.0.0 Feb. 1, 2011
// ?? 6? 4 2018 10:24:49
//
//      Input file      : 
//      Component name  : chongpai
//      Author          : 
//      Company         : 
//
//      Description     : 
//
//
//--------------------------------------------------------------------------------------------


module Chongpai(Rst, Clk_40, Prf_in, Data_I_in, Data_Q_in, Data_I_out, Data_Q_out, Prf_out);
   input         Rst;
   input         Clk_40;
   input         Prf_in;
   input [32:0]  Data_I_in;
   input [32:0]  Data_Q_in;
   output [32:0] Data_I_out;
   reg [32:0]    Data_I_out;
   output [32:0] Data_Q_out;
   reg [32:0]    Data_Q_out;
   output        Prf_out;
   reg           Prf_out;
   reg           Rst_flag;
   reg [35:0]    Data_I_in_temp;
   reg [35:0]    Data_Q_in_temp;
   reg [12:0]    rdadd;
   reg [12:0]    wradd;
   reg [12:0]    rdadd_base;
   reg           rden0;
   reg           rden0_delay;
   reg           rden1;
   reg           wren0;
   reg           wren1;
   wire [35:0]   q0_I;
   wire [35:0]   q0_Q;
   wire [35:0]   q1_I;
   wire [35:0]   q1_Q;
   reg           Prf_in_flag;
   reg [1:0]     Prf_in_flag_cont;
   
   always @(posedge Clk_40)
      
      begin
         Data_I_in_temp <= {Data_I_in[32], Data_I_in[32], Data_I_in[32], Data_I_in};
         Data_Q_in_temp <= {Data_Q_in[32], Data_Q_in[32], Data_Q_in[32], Data_Q_in};
      end
   
   always @(posedge Clk_40)
      
      begin
         if (Rst == 1'b1)
         begin
            Rst_flag <= 1'b0;
            wren0 <= 1'b0;
            rden0 <= 1'b0;
            rden0_delay <= rden0;
            wren1 <= 1'b0;
            rden1 <= 1'b0;
            wradd <= {13{1'b0}};
            rdadd <= {13{1'b0}};
            rdadd_base <= {13{1'b0}};
         end
         else
         begin
            rden0_delay <= rden0;
            if (Prf_in == 1'b1 & Rst_flag == 1'b0)
            begin
               Rst_flag <= 1'b1;
               wren0 <= 1'b1;
               wren1 <= 1'b0;
               rden0 <= 1'b0;
               rden1 <= 1'b1;
               wradd <= {13{1'b0}};
               rdadd <= {13{1'b0}};
               rdadd_base <= 13'b0000000000001;
            end
            else if (Prf_in == 1'b1 & Rst_flag == 1'b1)
            begin
               wren0 <= (~wren0);
               wren1 <= (~wren1);
               rden0 <= (~rden0);
               rden1 <= (~rden1);
               wradd <= {13{1'b0}};
               rdadd <= {13{1'b0}};
               rdadd_base <= 13'b0000000000001;
            end
            else
            begin
               wradd <= wradd + 1;
               if (rdadd > 13'b1110111111111 & rdadd < 13'b1111111111111)
               begin
                  rdadd <= rdadd_base;
                  rdadd_base <= rdadd_base + 1;
               end
               else
                  rdadd <= rdadd + 13'b0001000000000;
            end
         end
      end
   
   always @(posedge Clk_40)
      
      begin
         if (Rst == 1'b1)
         begin
            Data_I_out <= 33'b000000000000000000000000000000000;
            Data_Q_out <= 33'b000000000000000000000000000000000;
         end
         else
            if (rden0_delay == 1'b1)
            begin
               Data_I_out[32] <= q0_I[35];
               Data_I_out[31:0] <= q0_I[31:0];
               Data_Q_out[32] <= q0_Q[35];
               Data_Q_out[31:0] <= q0_Q[31:0];
            end
            else
            begin
               Data_I_out[32] <= q1_I[35];
               Data_I_out[31:0] <= q1_I[31:0];
               Data_Q_out[32] <= q1_Q[35];
               Data_Q_out[31:0] <= q1_Q[31:0];
            end
      end
   
   Ram0_I Ram0_I_u(.aclr(Rst), .clock(Clk_40), .data(Data_I_in_temp), .rdaddress(rdadd), .rden(rden0), .wraddress(wradd), .wren(wren0), .q(q0_I));
   
   Ram0_Q Ram0_Q_u(.aclr(Rst), .clock(Clk_40), .data(Data_Q_in_temp), .rdaddress(rdadd), .rden(rden0), .wraddress(wradd), .wren(wren0), .q(q0_Q));
   
   Ram1_I Ram1_I_u(.aclr(Rst), .clock(Clk_40), .data(Data_I_in_temp), .rdaddress(rdadd), .rden(rden1), .wraddress(wradd), .wren(wren1), .q(q1_I));
   
   Ram1_Q Ram1_Q_u(.aclr(Rst), .clock(Clk_40), .data(Data_Q_in_temp), .rdaddress(rdadd), .rden(rden1), .wraddress(wradd), .wren(wren1), .q(q1_Q));
   
   always @(posedge Clk_40)
      
      begin
         if (Rst == 1'b1)
         begin
            Prf_out <= 1'b0;
            Prf_in_flag <= 1'b0;
            Prf_in_flag_cont <= 2'b00;
         end
         else
            if (Prf_in == 1'b1)
               Prf_in_flag <= 1'b1;
            else if (Prf_in_flag == 1'b1)
            begin
               if (Prf_in_flag_cont == 2'b01)
               begin
                  Prf_out <= 1'b1;
                  Prf_in_flag <= 1'b0;
                  Prf_in_flag_cont <= 2'b00;
               end
               else
                  Prf_in_flag_cont <= Prf_in_flag_cont + 1;
            end
            else
               Prf_out <= 1'b0;
      end
   
endmodule
