# FPGA-Based Incremental PIDâ€“PWM Controller

## ğŸ“Œ Project Overview
This project implements an **Incremental PIDâ€“PWM Controller** on FPGA for closed-loop motor position/speed control.  
The design focuses on **reduced computational complexity**, **efficient hardware utilization**, and **real-time performance** by combining **Vivado HLS**, **RTL design**, and **IP-based PWM generation**.

Unlike conventional PID controllers that compute absolute control outputs, the **incremental PID algorithm computes only the change in control output**, making it well suited for FPGA-based embedded systems.

---
ğŸ“„ **Detailed Design Report:**  
ğŸ‘‰ [ASIC Term Project Report â€“ Incremental PIDâ€“PWM Controller (PDF)](https://github.com/magantidatta/VLSI/blob/main/HLS%20Design/Incremental%20PID%20PWM%20Controller/ASIC_Term_Project.pdf)

---

## ğŸ§  Key Features
- Incremental PID control using **scaled integer arithmetic**
- Hardware-friendly design with **low computational overhead**
- Modular architecture with **HLS + RTL + IP integration**
- Verified using **C simulation, RTL simulation, and FPGA testing**
- Implemented on **Basys 3 FPGA**

---

## ğŸ—ï¸ System Architecture
The design consists of three major blocks:

### 1ï¸âƒ£ Incremental PID Controller (Vivado HLS)
- Implemented in **C++** using Vivado HLS  
- Computes PWM duty cycle incrementally based on:
  - Current error  
  - Previous errors  
- Uses **fixed-point arithmetic** for efficient FPGA implementation  
- Outputs updated duty cycle within safe limits (**0â€“255**)

### 2ï¸âƒ£ PWM Generator (Vivado IP)
- Generates PWM signal based on duty cycle  
- Adjustable duty cycle resolution  
- Provides `pwm_done` signal at the end of each PWM cycle  

### 3ï¸âƒ£ Control Block (RTL â€“ Verilog)
- Manages synchronization between PID and PWM blocks  
- Generates enable signals for sequential operation  
- Ensures stable and controlled execution  

---

## ğŸ” Incremental PID Equation
The incremental PID control law is given by:

Î”u(n) = KpÂ·(e(n) âˆ’ e(nâˆ’1)) + KiÂ·e(n) + KdÂ·(e(n) âˆ’ 2e(nâˆ’1) + e(nâˆ’2))


Where:
- `e(n)` is the current error  
- `Kp`, `Ki`, `Kd` are scaled PID gains  
- `Î”u(n)` is the change in PWM duty cycle  

---

## ğŸ§ª Verification & Testing
The design was verified at multiple levels:

### âœ” C Simulation (HLS)
- Verified PID logic correctness  
- Tested multiple setpoint and feedback cases  
- Ensured correct incremental behavior  

### âœ” RTL Simulation
- Verified control logic and PWM behavior  
- Observed waveform-level correctness  
- Confirmed enable and handshake signals  

### âœ” FPGA Validation
- Implemented on **Basys 3 FPGA**  
- Observed PWM output behavior on hardware  
- Verified duty cycle response to changing feedback  

---

## ğŸ› ï¸ Tools & Technologies
- **Languages**: C++, Verilog  
- **HLS**: Vivado HLS  
- **EDA Tools**: Vivado, QuestaSim  
- **Hardware**: Basys 3 FPGA  
- **Design Flow**: HLS â†’ RTL Integration â†’ FPGA Implementation  

---

## ğŸš€ Applications
- Embedded motor control  
- Robotics and automation  
- Real-time control systems  
- FPGA-based control accelerators  

---

## ğŸ“Œ Key Learnings
- Hardware implementation of control algorithms  
- HLS to RTL IP integration  
- FPGA-based real-time system design  
- Timing-aware and resource-efficient design practices  

---

## ğŸ“„ Author
**Maganti Shanmukha Sri Datta**  
M.Tech â€“ VLSI Design  
ğŸ“ Hyderabad, India  
