// Seed: 2071404033
macromodule module_0 (
    input tri id_0
);
  wire id_2;
  wire id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  tri   id_2
);
  wire id_4;
  reg  id_5;
  assign id_0 = 1;
  module_0(
      id_2
  );
  always id_5 <= 1;
endmodule
module module_2 (
    output tri id_0,
    input wire id_1,
    input tri0 id_2,
    input tri id_3,
    output tri0 id_4,
    output tri id_5,
    input wor id_6,
    input tri1 id_7,
    input wire id_8,
    input supply0 id_9
    , id_11
);
  wire id_12;
  wire id_13;
  module_0(
      id_8
  );
endmodule
