if {![file exists "D:/OneDrive - Office 365 Fontys/Self/TinyFPGA/CartFirmware/sim/sim_dma/sim_dma.mpf"]} { 
	project new "D:/OneDrive - Office 365 Fontys/Self/TinyFPGA/CartFirmware/sim/sim_dma" sim_dma
	project addfile "D:/OneDrive - Office 365 Fontys/Self/TinyFPGA/CartFirmware/src/dma_controller.vhd"
	project addfile "D:/OneDrive - Office 365 Fontys/Self/TinyFPGA/CartFirmware/src/sim/dma_controller_tb.vhd"
	vlib  work
	vdel -lib work -all 
	vlib work
	vcom -work work "D:/OneDrive - Office 365 Fontys/Self/TinyFPGA/CartFirmware/src/dma_controller.vhd"
	vcom -work work "D:/OneDrive - Office 365 Fontys/Self/TinyFPGA/CartFirmware/src/sim/dma_controller_tb.vhd"
} else {
	project open "D:/OneDrive - Office 365 Fontys/Self/TinyFPGA/CartFirmware/sim/sim_dma/sim_dma"
	project compileoutofdate
}
vsim -L work -L pmi_work -L ovi_machxo3d  dma_controller_tb
view wave
add wave /*
run 1000ns
