
Cryowurst_PCB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007938  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08007ac4  08007ac4  00017ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b24  08007b24  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08007b24  08007b24  00017b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b2c  08007b2c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b2c  08007b2c  00017b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b30  08007b30  00017b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08007b34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  2000000c  08007b40  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002f4  08007b40  000202f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aaec  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dca  00000000  00000000  0003ab28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001770  00000000  00000000  0003d8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001648  00000000  00000000  0003f068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000258dc  00000000  00000000  000406b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001949a  00000000  00000000  00065f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee5e2  00000000  00000000  0007f426  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016da08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006520  00000000  00000000  0016da5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08007aac 	.word	0x08007aac

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08007aac 	.word	0x08007aac

080001cc <strlen>:
 80001cc:	4603      	mov	r3, r0
 80001ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d2:	2a00      	cmp	r2, #0
 80001d4:	d1fb      	bne.n	80001ce <strlen+0x2>
 80001d6:	1a18      	subs	r0, r3, r0
 80001d8:	3801      	subs	r0, #1
 80001da:	4770      	bx	lr

080001dc <__aeabi_uldivmod>:
 80001dc:	b953      	cbnz	r3, 80001f4 <__aeabi_uldivmod+0x18>
 80001de:	b94a      	cbnz	r2, 80001f4 <__aeabi_uldivmod+0x18>
 80001e0:	2900      	cmp	r1, #0
 80001e2:	bf08      	it	eq
 80001e4:	2800      	cmpeq	r0, #0
 80001e6:	bf1c      	itt	ne
 80001e8:	f04f 31ff 	movne.w	r1, #4294967295
 80001ec:	f04f 30ff 	movne.w	r0, #4294967295
 80001f0:	f000 b96e 	b.w	80004d0 <__aeabi_idiv0>
 80001f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001fc:	f000 f806 	bl	800020c <__udivmoddi4>
 8000200:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000208:	b004      	add	sp, #16
 800020a:	4770      	bx	lr

0800020c <__udivmoddi4>:
 800020c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000210:	9d08      	ldr	r5, [sp, #32]
 8000212:	4604      	mov	r4, r0
 8000214:	468c      	mov	ip, r1
 8000216:	2b00      	cmp	r3, #0
 8000218:	f040 8083 	bne.w	8000322 <__udivmoddi4+0x116>
 800021c:	428a      	cmp	r2, r1
 800021e:	4617      	mov	r7, r2
 8000220:	d947      	bls.n	80002b2 <__udivmoddi4+0xa6>
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	b142      	cbz	r2, 800023a <__udivmoddi4+0x2e>
 8000228:	f1c2 0020 	rsb	r0, r2, #32
 800022c:	fa24 f000 	lsr.w	r0, r4, r0
 8000230:	4091      	lsls	r1, r2
 8000232:	4097      	lsls	r7, r2
 8000234:	ea40 0c01 	orr.w	ip, r0, r1
 8000238:	4094      	lsls	r4, r2
 800023a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023e:	0c23      	lsrs	r3, r4, #16
 8000240:	fbbc f6f8 	udiv	r6, ip, r8
 8000244:	fa1f fe87 	uxth.w	lr, r7
 8000248:	fb08 c116 	mls	r1, r8, r6, ip
 800024c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000250:	fb06 f10e 	mul.w	r1, r6, lr
 8000254:	4299      	cmp	r1, r3
 8000256:	d909      	bls.n	800026c <__udivmoddi4+0x60>
 8000258:	18fb      	adds	r3, r7, r3
 800025a:	f106 30ff 	add.w	r0, r6, #4294967295
 800025e:	f080 8119 	bcs.w	8000494 <__udivmoddi4+0x288>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 8116 	bls.w	8000494 <__udivmoddi4+0x288>
 8000268:	3e02      	subs	r6, #2
 800026a:	443b      	add	r3, r7
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0f8 	udiv	r0, r3, r8
 8000274:	fb08 3310 	mls	r3, r8, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000280:	45a6      	cmp	lr, r4
 8000282:	d909      	bls.n	8000298 <__udivmoddi4+0x8c>
 8000284:	193c      	adds	r4, r7, r4
 8000286:	f100 33ff 	add.w	r3, r0, #4294967295
 800028a:	f080 8105 	bcs.w	8000498 <__udivmoddi4+0x28c>
 800028e:	45a6      	cmp	lr, r4
 8000290:	f240 8102 	bls.w	8000498 <__udivmoddi4+0x28c>
 8000294:	3802      	subs	r0, #2
 8000296:	443c      	add	r4, r7
 8000298:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029c:	eba4 040e 	sub.w	r4, r4, lr
 80002a0:	2600      	movs	r6, #0
 80002a2:	b11d      	cbz	r5, 80002ac <__udivmoddi4+0xa0>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ac:	4631      	mov	r1, r6
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	b902      	cbnz	r2, 80002b6 <__udivmoddi4+0xaa>
 80002b4:	deff      	udf	#255	; 0xff
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	2a00      	cmp	r2, #0
 80002bc:	d150      	bne.n	8000360 <__udivmoddi4+0x154>
 80002be:	1bcb      	subs	r3, r1, r7
 80002c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c4:	fa1f f887 	uxth.w	r8, r7
 80002c8:	2601      	movs	r6, #1
 80002ca:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ce:	0c21      	lsrs	r1, r4, #16
 80002d0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d8:	fb08 f30c 	mul.w	r3, r8, ip
 80002dc:	428b      	cmp	r3, r1
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0xe4>
 80002e0:	1879      	adds	r1, r7, r1
 80002e2:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0xe2>
 80002e8:	428b      	cmp	r3, r1
 80002ea:	f200 80e9 	bhi.w	80004c0 <__udivmoddi4+0x2b4>
 80002ee:	4684      	mov	ip, r0
 80002f0:	1ac9      	subs	r1, r1, r3
 80002f2:	b2a3      	uxth	r3, r4
 80002f4:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f8:	fb0e 1110 	mls	r1, lr, r0, r1
 80002fc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000300:	fb08 f800 	mul.w	r8, r8, r0
 8000304:	45a0      	cmp	r8, r4
 8000306:	d907      	bls.n	8000318 <__udivmoddi4+0x10c>
 8000308:	193c      	adds	r4, r7, r4
 800030a:	f100 33ff 	add.w	r3, r0, #4294967295
 800030e:	d202      	bcs.n	8000316 <__udivmoddi4+0x10a>
 8000310:	45a0      	cmp	r8, r4
 8000312:	f200 80d9 	bhi.w	80004c8 <__udivmoddi4+0x2bc>
 8000316:	4618      	mov	r0, r3
 8000318:	eba4 0408 	sub.w	r4, r4, r8
 800031c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000320:	e7bf      	b.n	80002a2 <__udivmoddi4+0x96>
 8000322:	428b      	cmp	r3, r1
 8000324:	d909      	bls.n	800033a <__udivmoddi4+0x12e>
 8000326:	2d00      	cmp	r5, #0
 8000328:	f000 80b1 	beq.w	800048e <__udivmoddi4+0x282>
 800032c:	2600      	movs	r6, #0
 800032e:	e9c5 0100 	strd	r0, r1, [r5]
 8000332:	4630      	mov	r0, r6
 8000334:	4631      	mov	r1, r6
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	fab3 f683 	clz	r6, r3
 800033e:	2e00      	cmp	r6, #0
 8000340:	d14a      	bne.n	80003d8 <__udivmoddi4+0x1cc>
 8000342:	428b      	cmp	r3, r1
 8000344:	d302      	bcc.n	800034c <__udivmoddi4+0x140>
 8000346:	4282      	cmp	r2, r0
 8000348:	f200 80b8 	bhi.w	80004bc <__udivmoddi4+0x2b0>
 800034c:	1a84      	subs	r4, r0, r2
 800034e:	eb61 0103 	sbc.w	r1, r1, r3
 8000352:	2001      	movs	r0, #1
 8000354:	468c      	mov	ip, r1
 8000356:	2d00      	cmp	r5, #0
 8000358:	d0a8      	beq.n	80002ac <__udivmoddi4+0xa0>
 800035a:	e9c5 4c00 	strd	r4, ip, [r5]
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0xa0>
 8000360:	f1c2 0320 	rsb	r3, r2, #32
 8000364:	fa20 f603 	lsr.w	r6, r0, r3
 8000368:	4097      	lsls	r7, r2
 800036a:	fa01 f002 	lsl.w	r0, r1, r2
 800036e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000372:	40d9      	lsrs	r1, r3
 8000374:	4330      	orrs	r0, r6
 8000376:	0c03      	lsrs	r3, r0, #16
 8000378:	fbb1 f6fe 	udiv	r6, r1, lr
 800037c:	fa1f f887 	uxth.w	r8, r7
 8000380:	fb0e 1116 	mls	r1, lr, r6, r1
 8000384:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000388:	fb06 f108 	mul.w	r1, r6, r8
 800038c:	4299      	cmp	r1, r3
 800038e:	fa04 f402 	lsl.w	r4, r4, r2
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x19c>
 8000394:	18fb      	adds	r3, r7, r3
 8000396:	f106 3cff 	add.w	ip, r6, #4294967295
 800039a:	f080 808d 	bcs.w	80004b8 <__udivmoddi4+0x2ac>
 800039e:	4299      	cmp	r1, r3
 80003a0:	f240 808a 	bls.w	80004b8 <__udivmoddi4+0x2ac>
 80003a4:	3e02      	subs	r6, #2
 80003a6:	443b      	add	r3, r7
 80003a8:	1a5b      	subs	r3, r3, r1
 80003aa:	b281      	uxth	r1, r0
 80003ac:	fbb3 f0fe 	udiv	r0, r3, lr
 80003b0:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b8:	fb00 f308 	mul.w	r3, r0, r8
 80003bc:	428b      	cmp	r3, r1
 80003be:	d907      	bls.n	80003d0 <__udivmoddi4+0x1c4>
 80003c0:	1879      	adds	r1, r7, r1
 80003c2:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c6:	d273      	bcs.n	80004b0 <__udivmoddi4+0x2a4>
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d971      	bls.n	80004b0 <__udivmoddi4+0x2a4>
 80003cc:	3802      	subs	r0, #2
 80003ce:	4439      	add	r1, r7
 80003d0:	1acb      	subs	r3, r1, r3
 80003d2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d6:	e778      	b.n	80002ca <__udivmoddi4+0xbe>
 80003d8:	f1c6 0c20 	rsb	ip, r6, #32
 80003dc:	fa03 f406 	lsl.w	r4, r3, r6
 80003e0:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e4:	431c      	orrs	r4, r3
 80003e6:	fa20 f70c 	lsr.w	r7, r0, ip
 80003ea:	fa01 f306 	lsl.w	r3, r1, r6
 80003ee:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003f2:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f6:	431f      	orrs	r7, r3
 80003f8:	0c3b      	lsrs	r3, r7, #16
 80003fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fe:	fa1f f884 	uxth.w	r8, r4
 8000402:	fb0e 1119 	mls	r1, lr, r9, r1
 8000406:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800040a:	fb09 fa08 	mul.w	sl, r9, r8
 800040e:	458a      	cmp	sl, r1
 8000410:	fa02 f206 	lsl.w	r2, r2, r6
 8000414:	fa00 f306 	lsl.w	r3, r0, r6
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x220>
 800041a:	1861      	adds	r1, r4, r1
 800041c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000420:	d248      	bcs.n	80004b4 <__udivmoddi4+0x2a8>
 8000422:	458a      	cmp	sl, r1
 8000424:	d946      	bls.n	80004b4 <__udivmoddi4+0x2a8>
 8000426:	f1a9 0902 	sub.w	r9, r9, #2
 800042a:	4421      	add	r1, r4
 800042c:	eba1 010a 	sub.w	r1, r1, sl
 8000430:	b2bf      	uxth	r7, r7
 8000432:	fbb1 f0fe 	udiv	r0, r1, lr
 8000436:	fb0e 1110 	mls	r1, lr, r0, r1
 800043a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043e:	fb00 f808 	mul.w	r8, r0, r8
 8000442:	45b8      	cmp	r8, r7
 8000444:	d907      	bls.n	8000456 <__udivmoddi4+0x24a>
 8000446:	19e7      	adds	r7, r4, r7
 8000448:	f100 31ff 	add.w	r1, r0, #4294967295
 800044c:	d22e      	bcs.n	80004ac <__udivmoddi4+0x2a0>
 800044e:	45b8      	cmp	r8, r7
 8000450:	d92c      	bls.n	80004ac <__udivmoddi4+0x2a0>
 8000452:	3802      	subs	r0, #2
 8000454:	4427      	add	r7, r4
 8000456:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800045a:	eba7 0708 	sub.w	r7, r7, r8
 800045e:	fba0 8902 	umull	r8, r9, r0, r2
 8000462:	454f      	cmp	r7, r9
 8000464:	46c6      	mov	lr, r8
 8000466:	4649      	mov	r1, r9
 8000468:	d31a      	bcc.n	80004a0 <__udivmoddi4+0x294>
 800046a:	d017      	beq.n	800049c <__udivmoddi4+0x290>
 800046c:	b15d      	cbz	r5, 8000486 <__udivmoddi4+0x27a>
 800046e:	ebb3 020e 	subs.w	r2, r3, lr
 8000472:	eb67 0701 	sbc.w	r7, r7, r1
 8000476:	fa07 fc0c 	lsl.w	ip, r7, ip
 800047a:	40f2      	lsrs	r2, r6
 800047c:	ea4c 0202 	orr.w	r2, ip, r2
 8000480:	40f7      	lsrs	r7, r6
 8000482:	e9c5 2700 	strd	r2, r7, [r5]
 8000486:	2600      	movs	r6, #0
 8000488:	4631      	mov	r1, r6
 800048a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048e:	462e      	mov	r6, r5
 8000490:	4628      	mov	r0, r5
 8000492:	e70b      	b.n	80002ac <__udivmoddi4+0xa0>
 8000494:	4606      	mov	r6, r0
 8000496:	e6e9      	b.n	800026c <__udivmoddi4+0x60>
 8000498:	4618      	mov	r0, r3
 800049a:	e6fd      	b.n	8000298 <__udivmoddi4+0x8c>
 800049c:	4543      	cmp	r3, r8
 800049e:	d2e5      	bcs.n	800046c <__udivmoddi4+0x260>
 80004a0:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a4:	eb69 0104 	sbc.w	r1, r9, r4
 80004a8:	3801      	subs	r0, #1
 80004aa:	e7df      	b.n	800046c <__udivmoddi4+0x260>
 80004ac:	4608      	mov	r0, r1
 80004ae:	e7d2      	b.n	8000456 <__udivmoddi4+0x24a>
 80004b0:	4660      	mov	r0, ip
 80004b2:	e78d      	b.n	80003d0 <__udivmoddi4+0x1c4>
 80004b4:	4681      	mov	r9, r0
 80004b6:	e7b9      	b.n	800042c <__udivmoddi4+0x220>
 80004b8:	4666      	mov	r6, ip
 80004ba:	e775      	b.n	80003a8 <__udivmoddi4+0x19c>
 80004bc:	4630      	mov	r0, r6
 80004be:	e74a      	b.n	8000356 <__udivmoddi4+0x14a>
 80004c0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c4:	4439      	add	r1, r7
 80004c6:	e713      	b.n	80002f0 <__udivmoddi4+0xe4>
 80004c8:	3802      	subs	r0, #2
 80004ca:	443c      	add	r4, r7
 80004cc:	e724      	b.n	8000318 <__udivmoddi4+0x10c>
 80004ce:	bf00      	nop

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004da:	f001 fc54 	bl	8001d86 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004de:	f000 f863 	bl	80005a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e2:	f000 fa8b 	bl	80009fc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004e6:	f000 fa59 	bl	800099c <MX_USART2_UART_Init>
  MX_I2C3_Init();
 80004ea:	f000 f921 	bl	8000730 <MX_I2C3_Init>
  MX_RTC_Init();
 80004ee:	f000 f95f 	bl	80007b0 <MX_RTC_Init>
  MX_USART1_UART_Init();
 80004f2:	f000 fa23 	bl	800093c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80004f6:	f000 f983 	bl	8000800 <MX_TIM1_Init>
  MX_ADC1_Init();
 80004fa:	f000 f8b5 	bl	8000668 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /*CRYOEGG 19 WAKEUP CODE*/
  // wakeup functionality
  /* Check and handle if the system was resumed from StandBy mode */
  if(__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 80004fe:	4b26      	ldr	r3, [pc, #152]	; (8000598 <main+0xc4>)
 8000500:	691b      	ldr	r3, [r3, #16]
 8000502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000506:	2b00      	cmp	r3, #0
 8000508:	d003      	beq.n	8000512 <main+0x3e>
  {
	  /* Clear Standby flag */
	  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800050a:	4b23      	ldr	r3, [pc, #140]	; (8000598 <main+0xc4>)
 800050c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000510:	619a      	str	r2, [r3, #24]
   * - Clear all related wakeup flags,
   * - Re-enable all used wakeup sources,
   * - Enter the Standby mode.
   * */
  /* Disable all used wakeup sources*/
  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8000512:	4822      	ldr	r0, [pc, #136]	; (800059c <main+0xc8>)
 8000514:	f005 fa64 	bl	80059e0 <HAL_RTCEx_DeactivateWakeUpTimer>
  /* Clear all related wakeup flags */
  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000518:	4b1f      	ldr	r3, [pc, #124]	; (8000598 <main+0xc4>)
 800051a:	221f      	movs	r2, #31
 800051c:	619a      	str	r2, [r3, #24]
  /*CRYOEGG 19 WAKEUP CODE*/

  //Enable Sensor 3v3
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 800051e:	2201      	movs	r2, #1
 8000520:	2120      	movs	r1, #32
 8000522:	481f      	ldr	r0, [pc, #124]	; (80005a0 <main+0xcc>)
 8000524:	f003 f9c0 	bl	80038a8 <HAL_GPIO_WritePin>
   HAL_Delay(1000);
 8000528:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800052c:	f001 fca0 	bl	8001e70 <HAL_Delay>

    setup_tilt_sensor();
 8000530:	f000 ff22 	bl	8001378 <setup_tilt_sensor>
    setup_imu_sensor();
 8000534:	f000 fcd0 	bl	8000ed8 <setup_imu_sensor>
    setup_temperature_sensor();
 8000538:	f000 fbec 	bl	8000d14 <setup_temperature_sensor>

  //Enable Radio Modem
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800053c:	2201      	movs	r2, #1
 800053e:	2101      	movs	r1, #1
 8000540:	4818      	ldr	r0, [pc, #96]	; (80005a4 <main+0xd0>)
 8000542:	f003 f9b1 	bl	80038a8 <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 8000546:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800054a:	f001 fc91 	bl	8001e70 <HAL_Delay>
  assemble_and_send_packet();
 800054e:	f001 f855 	bl	80015fc <assemble_and_send_packet>
  //turn on led
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000552:	2201      	movs	r2, #1
 8000554:	2102      	movs	r1, #2
 8000556:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800055a:	f003 f9a5 	bl	80038a8 <HAL_GPIO_WritePin>

  HAL_Delay(3000);
 800055e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000562:	f001 fc85 	bl	8001e70 <HAL_Delay>
  //Disable Sensor 3v3
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8000566:	2200      	movs	r2, #0
 8000568:	2120      	movs	r1, #32
 800056a:	480d      	ldr	r0, [pc, #52]	; (80005a0 <main+0xcc>)
 800056c:	f003 f99c 	bl	80038a8 <HAL_GPIO_WritePin>
  //Disable Radio Modem
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2101      	movs	r1, #1
 8000574:	480b      	ldr	r0, [pc, #44]	; (80005a4 <main+0xd0>)
 8000576:	f003 f997 	bl	80038a8 <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 800057a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800057e:	f001 fc77 	bl	8001e70 <HAL_Delay>

  HAL_StatusTypeDef rtc_ret;
  // configure wakeup timer - set the clock to count in seconds, 0x3C seconds = 60 seconds
  rtc_ret = HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x00005, RTC_WAKEUPCLOCK_CK_SPRE_16BITS);
 8000582:	2204      	movs	r2, #4
 8000584:	2105      	movs	r1, #5
 8000586:	4805      	ldr	r0, [pc, #20]	; (800059c <main+0xc8>)
 8000588:	f005 f996 	bl	80058b8 <HAL_RTCEx_SetWakeUpTimer_IT>
 800058c:	4603      	mov	r3, r0
 800058e:	71fb      	strb	r3, [r7, #7]

//  strcpy((char*)buf, "sleep\r\n");
//  HAL_UART_Transmit(&huart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
  /* Enter the Shutdown mode */
  HAL_PWREx_EnterSHUTDOWNMode();
 8000590:	f003 ff08 	bl	80043a4 <HAL_PWREx_EnterSHUTDOWNMode>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000594:	e7fe      	b.n	8000594 <main+0xc0>
 8000596:	bf00      	nop
 8000598:	40007000 	.word	0x40007000
 800059c:	200001c4 	.word	0x200001c4
 80005a0:	48000800 	.word	0x48000800
 80005a4:	48000400 	.word	0x48000400

080005a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b096      	sub	sp, #88	; 0x58
 80005ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ae:	f107 0314 	add.w	r3, r7, #20
 80005b2:	2244      	movs	r2, #68	; 0x44
 80005b4:	2100      	movs	r1, #0
 80005b6:	4618      	mov	r0, r3
 80005b8:	f007 fa70 	bl	8007a9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005bc:	463b      	mov	r3, r7
 80005be:	2200      	movs	r2, #0
 80005c0:	601a      	str	r2, [r3, #0]
 80005c2:	605a      	str	r2, [r3, #4]
 80005c4:	609a      	str	r2, [r3, #8]
 80005c6:	60da      	str	r2, [r3, #12]
 80005c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005ca:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005ce:	f003 fe93 	bl	80042f8 <HAL_PWREx_ControlVoltageScaling>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005d8:	f001 f8f8 	bl	80017cc <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80005dc:	f003 fe6e 	bl	80042bc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80005e0:	4b20      	ldr	r3, [pc, #128]	; (8000664 <SystemClock_Config+0xbc>)
 80005e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80005e6:	4a1f      	ldr	r2, [pc, #124]	; (8000664 <SystemClock_Config+0xbc>)
 80005e8:	f023 0318 	bic.w	r3, r3, #24
 80005ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80005f0:	2306      	movs	r3, #6
 80005f2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80005f4:	2301      	movs	r3, #1
 80005f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005fc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005fe:	2310      	movs	r3, #16
 8000600:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000602:	2302      	movs	r3, #2
 8000604:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000606:	2302      	movs	r3, #2
 8000608:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800060a:	2301      	movs	r3, #1
 800060c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800060e:	230a      	movs	r3, #10
 8000610:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000612:	2307      	movs	r3, #7
 8000614:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000616:	2302      	movs	r3, #2
 8000618:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800061a:	2302      	movs	r3, #2
 800061c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4618      	mov	r0, r3
 8000624:	f003 fed8 	bl	80043d8 <HAL_RCC_OscConfig>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800062e:	f001 f8cd 	bl	80017cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000632:	230f      	movs	r3, #15
 8000634:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000636:	2303      	movs	r3, #3
 8000638:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063a:	2300      	movs	r3, #0
 800063c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800063e:	2300      	movs	r3, #0
 8000640:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000642:	2300      	movs	r3, #0
 8000644:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000646:	463b      	mov	r3, r7
 8000648:	2104      	movs	r1, #4
 800064a:	4618      	mov	r0, r3
 800064c:	f004 fae4 	bl	8004c18 <HAL_RCC_ClockConfig>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000656:	f001 f8b9 	bl	80017cc <Error_Handler>
  }
}
 800065a:	bf00      	nop
 800065c:	3758      	adds	r7, #88	; 0x58
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40021000 	.word	0x40021000

08000668 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800066e:	463b      	mov	r3, r7
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]
 800067c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800067e:	4b29      	ldr	r3, [pc, #164]	; (8000724 <MX_ADC1_Init+0xbc>)
 8000680:	4a29      	ldr	r2, [pc, #164]	; (8000728 <MX_ADC1_Init+0xc0>)
 8000682:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000684:	4b27      	ldr	r3, [pc, #156]	; (8000724 <MX_ADC1_Init+0xbc>)
 8000686:	2200      	movs	r2, #0
 8000688:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800068a:	4b26      	ldr	r3, [pc, #152]	; (8000724 <MX_ADC1_Init+0xbc>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000690:	4b24      	ldr	r3, [pc, #144]	; (8000724 <MX_ADC1_Init+0xbc>)
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000696:	4b23      	ldr	r3, [pc, #140]	; (8000724 <MX_ADC1_Init+0xbc>)
 8000698:	2200      	movs	r2, #0
 800069a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800069c:	4b21      	ldr	r3, [pc, #132]	; (8000724 <MX_ADC1_Init+0xbc>)
 800069e:	2204      	movs	r2, #4
 80006a0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006a2:	4b20      	ldr	r3, [pc, #128]	; (8000724 <MX_ADC1_Init+0xbc>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006a8:	4b1e      	ldr	r3, [pc, #120]	; (8000724 <MX_ADC1_Init+0xbc>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80006ae:	4b1d      	ldr	r3, [pc, #116]	; (8000724 <MX_ADC1_Init+0xbc>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006b4:	4b1b      	ldr	r3, [pc, #108]	; (8000724 <MX_ADC1_Init+0xbc>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006bc:	4b19      	ldr	r3, [pc, #100]	; (8000724 <MX_ADC1_Init+0xbc>)
 80006be:	2200      	movs	r2, #0
 80006c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006c2:	4b18      	ldr	r3, [pc, #96]	; (8000724 <MX_ADC1_Init+0xbc>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006c8:	4b16      	ldr	r3, [pc, #88]	; (8000724 <MX_ADC1_Init+0xbc>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006d0:	4b14      	ldr	r3, [pc, #80]	; (8000724 <MX_ADC1_Init+0xbc>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80006d6:	4b13      	ldr	r3, [pc, #76]	; (8000724 <MX_ADC1_Init+0xbc>)
 80006d8:	2200      	movs	r2, #0
 80006da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006de:	4811      	ldr	r0, [pc, #68]	; (8000724 <MX_ADC1_Init+0xbc>)
 80006e0:	f001 fe00 	bl	80022e4 <HAL_ADC_Init>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80006ea:	f001 f86f 	bl	80017cc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80006ee:	4b0f      	ldr	r3, [pc, #60]	; (800072c <MX_ADC1_Init+0xc4>)
 80006f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006f2:	2306      	movs	r3, #6
 80006f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006f6:	2300      	movs	r3, #0
 80006f8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006fa:	237f      	movs	r3, #127	; 0x7f
 80006fc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006fe:	2304      	movs	r3, #4
 8000700:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000702:	2300      	movs	r3, #0
 8000704:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000706:	463b      	mov	r3, r7
 8000708:	4619      	mov	r1, r3
 800070a:	4806      	ldr	r0, [pc, #24]	; (8000724 <MX_ADC1_Init+0xbc>)
 800070c:	f002 f864 	bl	80027d8 <HAL_ADC_ConfigChannel>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000716:	f001 f859 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800071a:	bf00      	nop
 800071c:	3718      	adds	r7, #24
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	200000d0 	.word	0x200000d0
 8000728:	50040000 	.word	0x50040000
 800072c:	14f00020 	.word	0x14f00020

08000730 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000734:	4b1b      	ldr	r3, [pc, #108]	; (80007a4 <MX_I2C3_Init+0x74>)
 8000736:	4a1c      	ldr	r2, [pc, #112]	; (80007a8 <MX_I2C3_Init+0x78>)
 8000738:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10909CEC;
 800073a:	4b1a      	ldr	r3, [pc, #104]	; (80007a4 <MX_I2C3_Init+0x74>)
 800073c:	4a1b      	ldr	r2, [pc, #108]	; (80007ac <MX_I2C3_Init+0x7c>)
 800073e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000740:	4b18      	ldr	r3, [pc, #96]	; (80007a4 <MX_I2C3_Init+0x74>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000746:	4b17      	ldr	r3, [pc, #92]	; (80007a4 <MX_I2C3_Init+0x74>)
 8000748:	2201      	movs	r2, #1
 800074a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800074c:	4b15      	ldr	r3, [pc, #84]	; (80007a4 <MX_I2C3_Init+0x74>)
 800074e:	2200      	movs	r2, #0
 8000750:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000752:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <MX_I2C3_Init+0x74>)
 8000754:	2200      	movs	r2, #0
 8000756:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <MX_I2C3_Init+0x74>)
 800075a:	2200      	movs	r2, #0
 800075c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800075e:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <MX_I2C3_Init+0x74>)
 8000760:	2200      	movs	r2, #0
 8000762:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000764:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <MX_I2C3_Init+0x74>)
 8000766:	2200      	movs	r2, #0
 8000768:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800076a:	480e      	ldr	r0, [pc, #56]	; (80007a4 <MX_I2C3_Init+0x74>)
 800076c:	f003 f8b4 	bl	80038d8 <HAL_I2C_Init>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000776:	f001 f829 	bl	80017cc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800077a:	2100      	movs	r1, #0
 800077c:	4809      	ldr	r0, [pc, #36]	; (80007a4 <MX_I2C3_Init+0x74>)
 800077e:	f003 fd05 	bl	800418c <HAL_I2CEx_ConfigAnalogFilter>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000788:	f001 f820 	bl	80017cc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800078c:	2100      	movs	r1, #0
 800078e:	4805      	ldr	r0, [pc, #20]	; (80007a4 <MX_I2C3_Init+0x74>)
 8000790:	f003 fd47 	bl	8004222 <HAL_I2CEx_ConfigDigitalFilter>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800079a:	f001 f817 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000068 	.word	0x20000068
 80007a8:	40005c00 	.word	0x40005c00
 80007ac:	10909cec 	.word	0x10909cec

080007b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80007b4:	4b10      	ldr	r3, [pc, #64]	; (80007f8 <MX_RTC_Init+0x48>)
 80007b6:	4a11      	ldr	r2, [pc, #68]	; (80007fc <MX_RTC_Init+0x4c>)
 80007b8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80007ba:	4b0f      	ldr	r3, [pc, #60]	; (80007f8 <MX_RTC_Init+0x48>)
 80007bc:	2200      	movs	r2, #0
 80007be:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80007c0:	4b0d      	ldr	r3, [pc, #52]	; (80007f8 <MX_RTC_Init+0x48>)
 80007c2:	227f      	movs	r2, #127	; 0x7f
 80007c4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80007c6:	4b0c      	ldr	r3, [pc, #48]	; (80007f8 <MX_RTC_Init+0x48>)
 80007c8:	22ff      	movs	r2, #255	; 0xff
 80007ca:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80007cc:	4b0a      	ldr	r3, [pc, #40]	; (80007f8 <MX_RTC_Init+0x48>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80007d2:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <MX_RTC_Init+0x48>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80007d8:	4b07      	ldr	r3, [pc, #28]	; (80007f8 <MX_RTC_Init+0x48>)
 80007da:	2200      	movs	r2, #0
 80007dc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007de:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <MX_RTC_Init+0x48>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007e4:	4804      	ldr	r0, [pc, #16]	; (80007f8 <MX_RTC_Init+0x48>)
 80007e6:	f004 ff55 	bl	8005694 <HAL_RTC_Init>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80007f0:	f000 ffec 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007f4:	bf00      	nop
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	200001c4 	.word	0x200001c4
 80007fc:	40002800 	.word	0x40002800

08000800 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b096      	sub	sp, #88	; 0x58
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000806:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000812:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]
 800081c:	609a      	str	r2, [r3, #8]
 800081e:	60da      	str	r2, [r3, #12]
 8000820:	611a      	str	r2, [r3, #16]
 8000822:	615a      	str	r2, [r3, #20]
 8000824:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	222c      	movs	r2, #44	; 0x2c
 800082a:	2100      	movs	r1, #0
 800082c:	4618      	mov	r0, r3
 800082e:	f007 f935 	bl	8007a9c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000832:	4b40      	ldr	r3, [pc, #256]	; (8000934 <MX_TIM1_Init+0x134>)
 8000834:	4a40      	ldr	r2, [pc, #256]	; (8000938 <MX_TIM1_Init+0x138>)
 8000836:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20000;
 8000838:	4b3e      	ldr	r3, [pc, #248]	; (8000934 <MX_TIM1_Init+0x134>)
 800083a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800083e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000840:	4b3c      	ldr	r3, [pc, #240]	; (8000934 <MX_TIM1_Init+0x134>)
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 6;
 8000846:	4b3b      	ldr	r3, [pc, #236]	; (8000934 <MX_TIM1_Init+0x134>)
 8000848:	2206      	movs	r2, #6
 800084a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800084c:	4b39      	ldr	r3, [pc, #228]	; (8000934 <MX_TIM1_Init+0x134>)
 800084e:	2200      	movs	r2, #0
 8000850:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000852:	4b38      	ldr	r3, [pc, #224]	; (8000934 <MX_TIM1_Init+0x134>)
 8000854:	2200      	movs	r2, #0
 8000856:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000858:	4b36      	ldr	r3, [pc, #216]	; (8000934 <MX_TIM1_Init+0x134>)
 800085a:	2200      	movs	r2, #0
 800085c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800085e:	4835      	ldr	r0, [pc, #212]	; (8000934 <MX_TIM1_Init+0x134>)
 8000860:	f005 f94c 	bl	8005afc <HAL_TIM_PWM_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800086a:	f000 ffaf 	bl	80017cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800086e:	2300      	movs	r3, #0
 8000870:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000872:	2300      	movs	r3, #0
 8000874:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000876:	2300      	movs	r3, #0
 8000878:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800087a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800087e:	4619      	mov	r1, r3
 8000880:	482c      	ldr	r0, [pc, #176]	; (8000934 <MX_TIM1_Init+0x134>)
 8000882:	f005 ff11 	bl	80066a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800088c:	f000 ff9e 	bl	80017cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000890:	2360      	movs	r3, #96	; 0x60
 8000892:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 3;
 8000894:	2303      	movs	r3, #3
 8000896:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000898:	2300      	movs	r3, #0
 800089a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800089c:	2300      	movs	r3, #0
 800089e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008a0:	2300      	movs	r3, #0
 80008a2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008a4:	2300      	movs	r3, #0
 80008a6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008a8:	2300      	movs	r3, #0
 80008aa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008b0:	2200      	movs	r2, #0
 80008b2:	4619      	mov	r1, r3
 80008b4:	481f      	ldr	r0, [pc, #124]	; (8000934 <MX_TIM1_Init+0x134>)
 80008b6:	f005 fadf 	bl	8005e78 <HAL_TIM_PWM_ConfigChannel>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80008c0:	f000 ff84 	bl	80017cc <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80008c4:	2302      	movs	r3, #2
 80008c6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80008c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008cc:	220c      	movs	r2, #12
 80008ce:	4619      	mov	r1, r3
 80008d0:	4818      	ldr	r0, [pc, #96]	; (8000934 <MX_TIM1_Init+0x134>)
 80008d2:	f005 fad1 	bl	8005e78 <HAL_TIM_PWM_ConfigChannel>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_TIM1_Init+0xe0>
  {
    Error_Handler();
 80008dc:	f000 ff76 	bl	80017cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008e0:	2300      	movs	r3, #0
 80008e2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80008e4:	2300      	movs	r3, #0
 80008e6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008e8:	2300      	movs	r3, #0
 80008ea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008f8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80008fe:	2300      	movs	r3, #0
 8000900:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000902:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000906:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000908:	2300      	movs	r3, #0
 800090a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800090c:	2300      	movs	r3, #0
 800090e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000910:	1d3b      	adds	r3, r7, #4
 8000912:	4619      	mov	r1, r3
 8000914:	4807      	ldr	r0, [pc, #28]	; (8000934 <MX_TIM1_Init+0x134>)
 8000916:	f005 ff2d 	bl	8006774 <HAL_TIMEx_ConfigBreakDeadTime>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 8000920:	f000 ff54 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000924:	4803      	ldr	r0, [pc, #12]	; (8000934 <MX_TIM1_Init+0x134>)
 8000926:	f001 f8b5 	bl	8001a94 <HAL_TIM_MspPostInit>

}
 800092a:	bf00      	nop
 800092c:	3758      	adds	r7, #88	; 0x58
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	200001e8 	.word	0x200001e8
 8000938:	40012c00 	.word	0x40012c00

0800093c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000940:	4b14      	ldr	r3, [pc, #80]	; (8000994 <MX_USART1_UART_Init+0x58>)
 8000942:	4a15      	ldr	r2, [pc, #84]	; (8000998 <MX_USART1_UART_Init+0x5c>)
 8000944:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000946:	4b13      	ldr	r3, [pc, #76]	; (8000994 <MX_USART1_UART_Init+0x58>)
 8000948:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800094c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800094e:	4b11      	ldr	r3, [pc, #68]	; (8000994 <MX_USART1_UART_Init+0x58>)
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000954:	4b0f      	ldr	r3, [pc, #60]	; (8000994 <MX_USART1_UART_Init+0x58>)
 8000956:	2200      	movs	r2, #0
 8000958:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800095a:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <MX_USART1_UART_Init+0x58>)
 800095c:	2200      	movs	r2, #0
 800095e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000960:	4b0c      	ldr	r3, [pc, #48]	; (8000994 <MX_USART1_UART_Init+0x58>)
 8000962:	220c      	movs	r2, #12
 8000964:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000966:	4b0b      	ldr	r3, [pc, #44]	; (8000994 <MX_USART1_UART_Init+0x58>)
 8000968:	2200      	movs	r2, #0
 800096a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800096c:	4b09      	ldr	r3, [pc, #36]	; (8000994 <MX_USART1_UART_Init+0x58>)
 800096e:	2200      	movs	r2, #0
 8000970:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000972:	4b08      	ldr	r3, [pc, #32]	; (8000994 <MX_USART1_UART_Init+0x58>)
 8000974:	2200      	movs	r2, #0
 8000976:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000978:	4b06      	ldr	r3, [pc, #24]	; (8000994 <MX_USART1_UART_Init+0x58>)
 800097a:	2200      	movs	r2, #0
 800097c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800097e:	4805      	ldr	r0, [pc, #20]	; (8000994 <MX_USART1_UART_Init+0x58>)
 8000980:	f005 ff70 	bl	8006864 <HAL_UART_Init>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800098a:	f000 ff1f 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	20000140 	.word	0x20000140
 8000998:	40013800 	.word	0x40013800

0800099c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009a0:	4b14      	ldr	r3, [pc, #80]	; (80009f4 <MX_USART2_UART_Init+0x58>)
 80009a2:	4a15      	ldr	r2, [pc, #84]	; (80009f8 <MX_USART2_UART_Init+0x5c>)
 80009a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 80009a6:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <MX_USART2_UART_Init+0x58>)
 80009a8:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 80009ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009ae:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <MX_USART2_UART_Init+0x58>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009b4:	4b0f      	ldr	r3, [pc, #60]	; (80009f4 <MX_USART2_UART_Init+0x58>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009ba:	4b0e      	ldr	r3, [pc, #56]	; (80009f4 <MX_USART2_UART_Init+0x58>)
 80009bc:	2200      	movs	r2, #0
 80009be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009c0:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <MX_USART2_UART_Init+0x58>)
 80009c2:	220c      	movs	r2, #12
 80009c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c6:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <MX_USART2_UART_Init+0x58>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009cc:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <MX_USART2_UART_Init+0x58>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009d2:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <MX_USART2_UART_Init+0x58>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009d8:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <MX_USART2_UART_Init+0x58>)
 80009da:	2200      	movs	r2, #0
 80009dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 80009de:	4805      	ldr	r0, [pc, #20]	; (80009f4 <MX_USART2_UART_Init+0x58>)
 80009e0:	f005 ff8e 	bl	8006900 <HAL_HalfDuplex_Init>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009ea:	f000 feef 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	2000026c 	.word	0x2000026c
 80009f8:	40004400 	.word	0x40004400

080009fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b088      	sub	sp, #32
 8000a00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a02:	f107 030c 	add.w	r3, r7, #12
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]
 8000a0c:	609a      	str	r2, [r3, #8]
 8000a0e:	60da      	str	r2, [r3, #12]
 8000a10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a12:	4b3a      	ldr	r3, [pc, #232]	; (8000afc <MX_GPIO_Init+0x100>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a16:	4a39      	ldr	r2, [pc, #228]	; (8000afc <MX_GPIO_Init+0x100>)
 8000a18:	f043 0304 	orr.w	r3, r3, #4
 8000a1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a1e:	4b37      	ldr	r3, [pc, #220]	; (8000afc <MX_GPIO_Init+0x100>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a22:	f003 0304 	and.w	r3, r3, #4
 8000a26:	60bb      	str	r3, [r7, #8]
 8000a28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	4b34      	ldr	r3, [pc, #208]	; (8000afc <MX_GPIO_Init+0x100>)
 8000a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2e:	4a33      	ldr	r2, [pc, #204]	; (8000afc <MX_GPIO_Init+0x100>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a36:	4b31      	ldr	r3, [pc, #196]	; (8000afc <MX_GPIO_Init+0x100>)
 8000a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a42:	4b2e      	ldr	r3, [pc, #184]	; (8000afc <MX_GPIO_Init+0x100>)
 8000a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a46:	4a2d      	ldr	r2, [pc, #180]	; (8000afc <MX_GPIO_Init+0x100>)
 8000a48:	f043 0302 	orr.w	r3, r3, #2
 8000a4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a4e:	4b2b      	ldr	r3, [pc, #172]	; (8000afc <MX_GPIO_Init+0x100>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a52:	f003 0302 	and.w	r3, r3, #2
 8000a56:	603b      	str	r3, [r7, #0]
 8000a58:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2102      	movs	r1, #2
 8000a5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a62:	f002 ff21 	bl	80038a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8000a66:	2200      	movs	r2, #0
 8000a68:	2120      	movs	r1, #32
 8000a6a:	4825      	ldr	r0, [pc, #148]	; (8000b00 <MX_GPIO_Init+0x104>)
 8000a6c:	f002 ff1c 	bl	80038a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000a70:	2200      	movs	r2, #0
 8000a72:	2101      	movs	r1, #1
 8000a74:	4823      	ldr	r0, [pc, #140]	; (8000b04 <MX_GPIO_Init+0x108>)
 8000a76:	f002 ff17 	bl	80038a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a86:	2300      	movs	r3, #0
 8000a88:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8a:	f107 030c 	add.w	r3, r7, #12
 8000a8e:	4619      	mov	r1, r3
 8000a90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a94:	f002 fd8e 	bl	80035b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000a98:	2320      	movs	r3, #32
 8000a9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aa8:	f107 030c 	add.w	r3, r7, #12
 8000aac:	4619      	mov	r1, r3
 8000aae:	4814      	ldr	r0, [pc, #80]	; (8000b00 <MX_GPIO_Init+0x104>)
 8000ab0:	f002 fd80 	bl	80035b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac4:	f107 030c 	add.w	r3, r7, #12
 8000ac8:	4619      	mov	r1, r3
 8000aca:	480e      	ldr	r0, [pc, #56]	; (8000b04 <MX_GPIO_Init+0x108>)
 8000acc:	f002 fd72 	bl	80035b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000ad0:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000ad4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ad6:	2312      	movs	r3, #18
 8000ad8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ade:	2303      	movs	r3, #3
 8000ae0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ae2:	2304      	movs	r3, #4
 8000ae4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae6:	f107 030c 	add.w	r3, r7, #12
 8000aea:	4619      	mov	r1, r3
 8000aec:	4805      	ldr	r0, [pc, #20]	; (8000b04 <MX_GPIO_Init+0x108>)
 8000aee:	f002 fd61 	bl	80035b4 <HAL_GPIO_Init>

}
 8000af2:	bf00      	nop
 8000af4:	3720      	adds	r7, #32
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40021000 	.word	0x40021000
 8000b00:	48000800 	.word	0x48000800
 8000b04:	48000400 	.word	0x48000400

08000b08 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a31      	ldr	r2, [pc, #196]	; (8000bdc <HAL_UART_RxCpltCallback+0xd4>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d15c      	bne.n	8000bd4 <HAL_UART_RxCpltCallback+0xcc>
	{


		//"$" is char found at start of sensor data string
		if(TILT_RX_BUF[0] == '$'){
 8000b1a:	4b31      	ldr	r3, [pc, #196]	; (8000be0 <HAL_UART_RxCpltCallback+0xd8>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	2b24      	cmp	r3, #36	; 0x24
 8000b20:	d102      	bne.n	8000b28 <HAL_UART_RxCpltCallback+0x20>
			TILT_RX_DATA_INDEX = 0;
 8000b22:	4b30      	ldr	r3, [pc, #192]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
		}

		TILT_RX_DATA[TILT_RX_DATA_INDEX] = TILT_RX_BUF[0];
 8000b28:	4b2e      	ldr	r3, [pc, #184]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a2c      	ldr	r2, [pc, #176]	; (8000be0 <HAL_UART_RxCpltCallback+0xd8>)
 8000b2e:	7811      	ldrb	r1, [r2, #0]
 8000b30:	4a2d      	ldr	r2, [pc, #180]	; (8000be8 <HAL_UART_RxCpltCallback+0xe0>)
 8000b32:	54d1      	strb	r1, [r2, r3]

		//"\n" char is found at end of sensor data string
		if(TILT_RX_BUF[0] == '\n'){
 8000b34:	4b2a      	ldr	r3, [pc, #168]	; (8000be0 <HAL_UART_RxCpltCallback+0xd8>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b0a      	cmp	r3, #10
 8000b3a:	d106      	bne.n	8000b4a <HAL_UART_RxCpltCallback+0x42>
			TILT_RX_DATA_INDEX = 0;
 8000b3c:	4b29      	ldr	r3, [pc, #164]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
			TILT_RX_FLAG = true;
 8000b42:	4b2a      	ldr	r3, [pc, #168]	; (8000bec <HAL_UART_RxCpltCallback+0xe4>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	701a      	strb	r2, [r3, #0]
			TILT_RX_DATA_INDEX = (TILT_RX_DATA_INDEX + 1) > 47? 0 : TILT_RX_DATA_INDEX + 1;
			HAL_UART_Receive_IT(&huart1, TILT_RX_BUF, 1);
		}

	}
}
 8000b48:	e044      	b.n	8000bd4 <HAL_UART_RxCpltCallback+0xcc>
			if(TILT_RX_DATA_INDEX == 1){
 8000b4a:	4b26      	ldr	r3, [pc, #152]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d106      	bne.n	8000b60 <HAL_UART_RxCpltCallback+0x58>
				TILT_CHKSUM = TILT_RX_DATA[TILT_RX_DATA_INDEX];
 8000b52:	4b24      	ldr	r3, [pc, #144]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a24      	ldr	r2, [pc, #144]	; (8000be8 <HAL_UART_RxCpltCallback+0xe0>)
 8000b58:	5cd2      	ldrb	r2, [r2, r3]
 8000b5a:	4b25      	ldr	r3, [pc, #148]	; (8000bf0 <HAL_UART_RxCpltCallback+0xe8>)
 8000b5c:	701a      	strb	r2, [r3, #0]
 8000b5e:	e00d      	b.n	8000b7c <HAL_UART_RxCpltCallback+0x74>
			}else if(TILT_RX_DATA_INDEX < 43){
 8000b60:	4b20      	ldr	r3, [pc, #128]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	2b2a      	cmp	r3, #42	; 0x2a
 8000b66:	dc09      	bgt.n	8000b7c <HAL_UART_RxCpltCallback+0x74>
				TILT_CHKSUM ^= TILT_RX_DATA[TILT_RX_DATA_INDEX];
 8000b68:	4b1e      	ldr	r3, [pc, #120]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a1e      	ldr	r2, [pc, #120]	; (8000be8 <HAL_UART_RxCpltCallback+0xe0>)
 8000b6e:	5cd2      	ldrb	r2, [r2, r3]
 8000b70:	4b1f      	ldr	r3, [pc, #124]	; (8000bf0 <HAL_UART_RxCpltCallback+0xe8>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	4053      	eors	r3, r2
 8000b76:	b2da      	uxtb	r2, r3
 8000b78:	4b1d      	ldr	r3, [pc, #116]	; (8000bf0 <HAL_UART_RxCpltCallback+0xe8>)
 8000b7a:	701a      	strb	r2, [r3, #0]
			if(TILT_RX_DATA_INDEX == 44){
 8000b7c:	4b19      	ldr	r3, [pc, #100]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b2c      	cmp	r3, #44	; 0x2c
 8000b82:	d106      	bne.n	8000b92 <HAL_UART_RxCpltCallback+0x8a>
				TILT_CHKSUM_RETREIVED[0] = TILT_RX_DATA[TILT_RX_DATA_INDEX];
 8000b84:	4b17      	ldr	r3, [pc, #92]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a17      	ldr	r2, [pc, #92]	; (8000be8 <HAL_UART_RxCpltCallback+0xe0>)
 8000b8a:	5cd2      	ldrb	r2, [r2, r3]
 8000b8c:	4b19      	ldr	r3, [pc, #100]	; (8000bf4 <HAL_UART_RxCpltCallback+0xec>)
 8000b8e:	701a      	strb	r2, [r3, #0]
 8000b90:	e009      	b.n	8000ba6 <HAL_UART_RxCpltCallback+0x9e>
			}else if(TILT_RX_DATA_INDEX == 45){
 8000b92:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	2b2d      	cmp	r3, #45	; 0x2d
 8000b98:	d105      	bne.n	8000ba6 <HAL_UART_RxCpltCallback+0x9e>
				TILT_CHKSUM_RETREIVED[1] = TILT_RX_DATA[TILT_RX_DATA_INDEX];
 8000b9a:	4b12      	ldr	r3, [pc, #72]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a12      	ldr	r2, [pc, #72]	; (8000be8 <HAL_UART_RxCpltCallback+0xe0>)
 8000ba0:	5cd2      	ldrb	r2, [r2, r3]
 8000ba2:	4b14      	ldr	r3, [pc, #80]	; (8000bf4 <HAL_UART_RxCpltCallback+0xec>)
 8000ba4:	705a      	strb	r2, [r3, #1]
			if(TILT_RX_DATA_INDEX + 1 > 47){
 8000ba6:	4b0f      	ldr	r3, [pc, #60]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	2b2e      	cmp	r3, #46	; 0x2e
 8000bac:	dd02      	ble.n	8000bb4 <HAL_UART_RxCpltCallback+0xac>
				TILT_RX_FLAG = true;
 8000bae:	4b0f      	ldr	r3, [pc, #60]	; (8000bec <HAL_UART_RxCpltCallback+0xe4>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	701a      	strb	r2, [r3, #0]
			TILT_RX_DATA_INDEX = (TILT_RX_DATA_INDEX + 1) > 47? 0 : TILT_RX_DATA_INDEX + 1;
 8000bb4:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	2b2e      	cmp	r3, #46	; 0x2e
 8000bba:	dc03      	bgt.n	8000bc4 <HAL_UART_RxCpltCallback+0xbc>
 8000bbc:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	e000      	b.n	8000bc6 <HAL_UART_RxCpltCallback+0xbe>
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	4a07      	ldr	r2, [pc, #28]	; (8000be4 <HAL_UART_RxCpltCallback+0xdc>)
 8000bc8:	6013      	str	r3, [r2, #0]
			HAL_UART_Receive_IT(&huart1, TILT_RX_BUF, 1);
 8000bca:	2201      	movs	r2, #1
 8000bcc:	4904      	ldr	r1, [pc, #16]	; (8000be0 <HAL_UART_RxCpltCallback+0xd8>)
 8000bce:	480a      	ldr	r0, [pc, #40]	; (8000bf8 <HAL_UART_RxCpltCallback+0xf0>)
 8000bd0:	f005 ff80 	bl	8006ad4 <HAL_UART_Receive_IT>
}
 8000bd4:	bf00      	nop
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	40013800 	.word	0x40013800
 8000be0:	20000030 	.word	0x20000030
 8000be4:	20000028 	.word	0x20000028
 8000be8:	20000234 	.word	0x20000234
 8000bec:	2000002c 	.word	0x2000002c
 8000bf0:	2000002d 	.word	0x2000002d
 8000bf4:	200000cc 	.word	0x200000cc
 8000bf8:	20000140 	.word	0x20000140

08000bfc <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a05      	ldr	r2, [pc, #20]	; (8000c20 <HAL_UART_ErrorCallback+0x24>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d102      	bne.n	8000c14 <HAL_UART_ErrorCallback+0x18>
	{
		//if error set rx flag to true to exit while loop
		TILT_RX_FLAG = true;
 8000c0e:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <HAL_UART_ErrorCallback+0x28>)
 8000c10:	2201      	movs	r2, #1
 8000c12:	701a      	strb	r2, [r3, #0]
	}
}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	40013800 	.word	0x40013800
 8000c24:	2000002c 	.word	0x2000002c

08000c28 <tilt_helper_char_to_int>:
  * 		by TILT-05 sensor to int.
  * @param start Start index of section in TILT_RX_DATA string to be converted (int)
  * @param unit_size Size of character section in TILT_RX_DATA string (int)
  * @retval int16_t Character section converted to int16_t
  */
int16_t tilt_helper_char_to_int(int start, int size, int unit_size){
 8000c28:	b480      	push	{r7}
 8000c2a:	b087      	sub	sp, #28
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	60f8      	str	r0, [r7, #12]
 8000c30:	60b9      	str	r1, [r7, #8]
 8000c32:	607a      	str	r2, [r7, #4]
	int16_t temp = 0;
 8000c34:	2300      	movs	r3, #0
 8000c36:	82fb      	strh	r3, [r7, #22]
	for(int i=start + 1; i<size + start; i++){
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	613b      	str	r3, [r7, #16]
 8000c3e:	e01f      	b.n	8000c80 <tilt_helper_char_to_int+0x58>
		if(TILT_RX_DATA[i] == '.'){
 8000c40:	4a1d      	ldr	r2, [pc, #116]	; (8000cb8 <tilt_helper_char_to_int+0x90>)
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	4413      	add	r3, r2
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b2e      	cmp	r3, #46	; 0x2e
 8000c4a:	d016      	beq.n	8000c7a <tilt_helper_char_to_int+0x52>
			//skip decimal dot
		}else{
			temp += (TILT_RX_DATA[i] - '0') * unit_size;
 8000c4c:	4a1a      	ldr	r2, [pc, #104]	; (8000cb8 <tilt_helper_char_to_int+0x90>)
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	4413      	add	r3, r2
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	3b30      	subs	r3, #48	; 0x30
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	fb12 f303 	smulbb	r3, r2, r3
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	8afb      	ldrh	r3, [r7, #22]
 8000c64:	4413      	add	r3, r2
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	82fb      	strh	r3, [r7, #22]
			unit_size /= 10;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4a13      	ldr	r2, [pc, #76]	; (8000cbc <tilt_helper_char_to_int+0x94>)
 8000c6e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c72:	1092      	asrs	r2, r2, #2
 8000c74:	17db      	asrs	r3, r3, #31
 8000c76:	1ad3      	subs	r3, r2, r3
 8000c78:	607b      	str	r3, [r7, #4]
	for(int i=start + 1; i<size + start; i++){
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	613b      	str	r3, [r7, #16]
 8000c80:	68ba      	ldr	r2, [r7, #8]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	4413      	add	r3, r2
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	dbd9      	blt.n	8000c40 <tilt_helper_char_to_int+0x18>
		}
	}
	temp = TILT_RX_DATA[start] == '-'? temp * (-1) : temp;
 8000c8c:	4a0a      	ldr	r2, [pc, #40]	; (8000cb8 <tilt_helper_char_to_int+0x90>)
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	4413      	add	r3, r2
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	2b2d      	cmp	r3, #45	; 0x2d
 8000c96:	d104      	bne.n	8000ca2 <tilt_helper_char_to_int+0x7a>
 8000c98:	8afb      	ldrh	r3, [r7, #22]
 8000c9a:	425b      	negs	r3, r3
 8000c9c:	b29b      	uxth	r3, r3
 8000c9e:	b21b      	sxth	r3, r3
 8000ca0:	e001      	b.n	8000ca6 <tilt_helper_char_to_int+0x7e>
 8000ca2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000ca6:	82fb      	strh	r3, [r7, #22]
	return temp;
 8000ca8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	371c      	adds	r7, #28
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr
 8000cb8:	20000234 	.word	0x20000234
 8000cbc:	66666667 	.word	0x66666667

08000cc0 <hexchar2int>:
uint8_t hexchar2int(char ch)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
    if (ch >= '0' && ch <= '9')
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	2b2f      	cmp	r3, #47	; 0x2f
 8000cce:	d906      	bls.n	8000cde <hexchar2int+0x1e>
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	2b39      	cmp	r3, #57	; 0x39
 8000cd4:	d803      	bhi.n	8000cde <hexchar2int+0x1e>
        return ch - '0';
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	3b30      	subs	r3, #48	; 0x30
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	e014      	b.n	8000d08 <hexchar2int+0x48>
    if (ch >= 'A' && ch <= 'F')
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	2b40      	cmp	r3, #64	; 0x40
 8000ce2:	d906      	bls.n	8000cf2 <hexchar2int+0x32>
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	2b46      	cmp	r3, #70	; 0x46
 8000ce8:	d803      	bhi.n	8000cf2 <hexchar2int+0x32>
        return ch - 'A' + 10;
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	3b37      	subs	r3, #55	; 0x37
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	e00a      	b.n	8000d08 <hexchar2int+0x48>
    if (ch >= 'a' && ch <= 'f')
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	2b60      	cmp	r3, #96	; 0x60
 8000cf6:	d906      	bls.n	8000d06 <hexchar2int+0x46>
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	2b66      	cmp	r3, #102	; 0x66
 8000cfc:	d803      	bhi.n	8000d06 <hexchar2int+0x46>
        return ch - 'a' + 10;
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	3b57      	subs	r3, #87	; 0x57
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	e000      	b.n	8000d08 <hexchar2int+0x48>
    return 16;
 8000d06:	2310      	movs	r3, #16
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <setup_temperature_sensor>:
  * @brief Setup Temperature Sensor Function
  * @note Function used to set TMP117 to shutdown mode on startup.
  * @param None
  * @retval bool Status
  */
bool setup_temperature_sensor(void){
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af02      	add	r7, sp, #8
	//1.5ms wait after startup
	HAL_Delay(50);
 8000d1a:	2032      	movs	r0, #50	; 0x32
 8000d1c:	f001 f8a8 	bl	8001e70 <HAL_Delay>
	uint8_t rec_buf[2];

	HAL_StatusTypeDef HAL_temperature_ret;

	//Fill pointer register with device id reg address
	uint16_t id_reg = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	81fb      	strh	r3, [r7, #14]
	cmd_buf[0] = TMP117_DEVICE_ID_REG;
 8000d24:	230f      	movs	r3, #15
 8000d26:	713b      	strb	r3, [r7, #4]
	HAL_temperature_ret = HAL_I2C_Master_Transmit(&hi2c3, TMP117_ADDR, cmd_buf, 1, TMP117_I2C_DELAY);
 8000d28:	2390      	movs	r3, #144	; 0x90
 8000d2a:	b299      	uxth	r1, r3
 8000d2c:	1d3a      	adds	r2, r7, #4
 8000d2e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d32:	9300      	str	r3, [sp, #0]
 8000d34:	2301      	movs	r3, #1
 8000d36:	4833      	ldr	r0, [pc, #204]	; (8000e04 <setup_temperature_sensor+0xf0>)
 8000d38:	f002 fe5e 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	737b      	strb	r3, [r7, #13]
	//Read device id register
	HAL_temperature_ret = HAL_I2C_Master_Receive(&hi2c3, TMP117_ADDR, rec_buf, 2, TMP117_I2C_DELAY);
 8000d40:	2390      	movs	r3, #144	; 0x90
 8000d42:	b299      	uxth	r1, r3
 8000d44:	463a      	mov	r2, r7
 8000d46:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d4a:	9300      	str	r3, [sp, #0]
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	482d      	ldr	r0, [pc, #180]	; (8000e04 <setup_temperature_sensor+0xf0>)
 8000d50:	f002 ff46 	bl	8003be0 <HAL_I2C_Master_Receive>
 8000d54:	4603      	mov	r3, r0
 8000d56:	737b      	strb	r3, [r7, #13]
	id_reg = ((uint16_t)rec_buf[0] << 8 | rec_buf[1]);
 8000d58:	783b      	ldrb	r3, [r7, #0]
 8000d5a:	021b      	lsls	r3, r3, #8
 8000d5c:	b21a      	sxth	r2, r3
 8000d5e:	787b      	ldrb	r3, [r7, #1]
 8000d60:	b21b      	sxth	r3, r3
 8000d62:	4313      	orrs	r3, r2
 8000d64:	b21b      	sxth	r3, r3
 8000d66:	81fb      	strh	r3, [r7, #14]

	//default id reg 279 base10

	uint16_t config_reg = 0;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	817b      	strh	r3, [r7, #10]

	//Read config register
	cmd_buf[0] = TMP117_CONFIG_REG;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	713b      	strb	r3, [r7, #4]
	HAL_temperature_ret = HAL_I2C_Master_Transmit(&hi2c3, TMP117_ADDR, cmd_buf, 1, TMP117_I2C_DELAY);
 8000d70:	2390      	movs	r3, #144	; 0x90
 8000d72:	b299      	uxth	r1, r3
 8000d74:	1d3a      	adds	r2, r7, #4
 8000d76:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d7a:	9300      	str	r3, [sp, #0]
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	4821      	ldr	r0, [pc, #132]	; (8000e04 <setup_temperature_sensor+0xf0>)
 8000d80:	f002 fe3a 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8000d84:	4603      	mov	r3, r0
 8000d86:	737b      	strb	r3, [r7, #13]
	HAL_temperature_ret = HAL_I2C_Master_Receive(&hi2c3, TMP117_ADDR, rec_buf, 2, TMP117_I2C_DELAY);
 8000d88:	2390      	movs	r3, #144	; 0x90
 8000d8a:	b299      	uxth	r1, r3
 8000d8c:	463a      	mov	r2, r7
 8000d8e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d92:	9300      	str	r3, [sp, #0]
 8000d94:	2302      	movs	r3, #2
 8000d96:	481b      	ldr	r0, [pc, #108]	; (8000e04 <setup_temperature_sensor+0xf0>)
 8000d98:	f002 ff22 	bl	8003be0 <HAL_I2C_Master_Receive>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	737b      	strb	r3, [r7, #13]
	config_reg = ((uint16_t)rec_buf[0] << 8 | rec_buf[1]);
 8000da0:	783b      	ldrb	r3, [r7, #0]
 8000da2:	021b      	lsls	r3, r3, #8
 8000da4:	b21a      	sxth	r2, r3
 8000da6:	787b      	ldrb	r3, [r7, #1]
 8000da8:	b21b      	sxth	r3, r3
 8000daa:	4313      	orrs	r3, r2
 8000dac:	b21b      	sxth	r3, r3
 8000dae:	817b      	strh	r3, [r7, #10]

	//Set bit [10, 11] so that sensor can go from continuous -> shutdown mode
	config_reg |= 0x0400;
 8000db0:	897b      	ldrh	r3, [r7, #10]
 8000db2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000db6:	817b      	strh	r3, [r7, #10]
	cmd_buf[0] = TMP117_CONFIG_REG;
 8000db8:	2301      	movs	r3, #1
 8000dba:	713b      	strb	r3, [r7, #4]
	cmd_buf[1] = config_reg >> 8;
 8000dbc:	897b      	ldrh	r3, [r7, #10]
 8000dbe:	0a1b      	lsrs	r3, r3, #8
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	717b      	strb	r3, [r7, #5]
	cmd_buf[2] = config_reg & 0x00FF;
 8000dc6:	897b      	ldrh	r3, [r7, #10]
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	71bb      	strb	r3, [r7, #6]
	HAL_temperature_ret = HAL_I2C_Master_Transmit(&hi2c3, TMP117_ADDR, cmd_buf, 3, TMP117_I2C_DELAY);
 8000dcc:	2390      	movs	r3, #144	; 0x90
 8000dce:	b299      	uxth	r1, r3
 8000dd0:	1d3a      	adds	r2, r7, #4
 8000dd2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000dd6:	9300      	str	r3, [sp, #0]
 8000dd8:	2303      	movs	r3, #3
 8000dda:	480a      	ldr	r0, [pc, #40]	; (8000e04 <setup_temperature_sensor+0xf0>)
 8000ddc:	f002 fe0c 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8000de0:	4603      	mov	r3, r0
 8000de2:	737b      	strb	r3, [r7, #13]

	if(HAL_temperature_ret == HAL_OK && id_reg == 279){
 8000de4:	7b7b      	ldrb	r3, [r7, #13]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d106      	bne.n	8000df8 <setup_temperature_sensor+0xe4>
 8000dea:	89fb      	ldrh	r3, [r7, #14]
 8000dec:	f240 1217 	movw	r2, #279	; 0x117
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d101      	bne.n	8000df8 <setup_temperature_sensor+0xe4>
		return true;
 8000df4:	2301      	movs	r3, #1
 8000df6:	e000      	b.n	8000dfa <setup_temperature_sensor+0xe6>
	}
	return false;
 8000df8:	2300      	movs	r3, #0

}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3710      	adds	r7, #16
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20000068 	.word	0x20000068

08000e08 <read_temperature_sensor>:
  * @brief Read Temperature Sensor Function
  * @note	Function used to read raw temperature from TMP117.
  * @param None
  * @retval TEMPERATURE_DATA Raw sensor data
  */
TEMPERATURE_DATA read_temperature_sensor(void){
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af02      	add	r7, sp, #8
	TEMPERATURE_DATA data;
	uint8_t cmd_buf[3];
	uint8_t rec_buf[2];

	uint16_t config_reg = 0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	81fb      	strh	r3, [r7, #14]

	//Read config register
	cmd_buf[0] = TMP117_CONFIG_REG;
 8000e12:	2301      	movs	r3, #1
 8000e14:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c3, TMP117_ADDR, cmd_buf, 1, TMP117_I2C_DELAY);
 8000e16:	2390      	movs	r3, #144	; 0x90
 8000e18:	b299      	uxth	r1, r3
 8000e1a:	f107 0208 	add.w	r2, r7, #8
 8000e1e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e22:	9300      	str	r3, [sp, #0]
 8000e24:	2301      	movs	r3, #1
 8000e26:	482b      	ldr	r0, [pc, #172]	; (8000ed4 <read_temperature_sensor+0xcc>)
 8000e28:	f002 fde6 	bl	80039f8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c3, TMP117_ADDR, rec_buf, 2, TMP117_I2C_DELAY);
 8000e2c:	2390      	movs	r3, #144	; 0x90
 8000e2e:	b299      	uxth	r1, r3
 8000e30:	1d3a      	adds	r2, r7, #4
 8000e32:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	2302      	movs	r3, #2
 8000e3a:	4826      	ldr	r0, [pc, #152]	; (8000ed4 <read_temperature_sensor+0xcc>)
 8000e3c:	f002 fed0 	bl	8003be0 <HAL_I2C_Master_Receive>
	config_reg = ((uint16_t)rec_buf[0] << 8 | rec_buf[1]);
 8000e40:	793b      	ldrb	r3, [r7, #4]
 8000e42:	021b      	lsls	r3, r3, #8
 8000e44:	b21a      	sxth	r2, r3
 8000e46:	797b      	ldrb	r3, [r7, #5]
 8000e48:	b21b      	sxth	r3, r3
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	b21b      	sxth	r3, r3
 8000e4e:	81fb      	strh	r3, [r7, #14]

	//Set bit [10, 11] so that sensor can perform one-shot conversion
	config_reg |= 0x0C00;
 8000e50:	89fb      	ldrh	r3, [r7, #14]
 8000e52:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000e56:	81fb      	strh	r3, [r7, #14]
	cmd_buf[0] = TMP117_CONFIG_REG;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	723b      	strb	r3, [r7, #8]
	cmd_buf[1] = config_reg >> 8;
 8000e5c:	89fb      	ldrh	r3, [r7, #14]
 8000e5e:	0a1b      	lsrs	r3, r3, #8
 8000e60:	b29b      	uxth	r3, r3
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	727b      	strb	r3, [r7, #9]
	cmd_buf[2] = config_reg & 0x00FF;
 8000e66:	89fb      	ldrh	r3, [r7, #14]
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(&hi2c3, TMP117_ADDR, cmd_buf, 3, TMP117_I2C_DELAY);
 8000e6c:	2390      	movs	r3, #144	; 0x90
 8000e6e:	b299      	uxth	r1, r3
 8000e70:	f107 0208 	add.w	r2, r7, #8
 8000e74:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e78:	9300      	str	r3, [sp, #0]
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	4815      	ldr	r0, [pc, #84]	; (8000ed4 <read_temperature_sensor+0xcc>)
 8000e7e:	f002 fdbb 	bl	80039f8 <HAL_I2C_Master_Transmit>

	//Wait for conversion to finish
	HAL_Delay(1000);
 8000e82:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e86:	f000 fff3 	bl	8001e70 <HAL_Delay>

	//Temperature register is where temperature value is stored
	cmd_buf[0] = TMP117_TEMPERATURE_REG;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(&hi2c3, TMP117_ADDR, cmd_buf, 1, TMP117_I2C_DELAY);
 8000e8e:	2390      	movs	r3, #144	; 0x90
 8000e90:	b299      	uxth	r1, r3
 8000e92:	f107 0208 	add.w	r2, r7, #8
 8000e96:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e9a:	9300      	str	r3, [sp, #0]
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	480d      	ldr	r0, [pc, #52]	; (8000ed4 <read_temperature_sensor+0xcc>)
 8000ea0:	f002 fdaa 	bl	80039f8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c3, TMP117_ADDR, rec_buf, 2, TMP117_I2C_DELAY);
 8000ea4:	2390      	movs	r3, #144	; 0x90
 8000ea6:	b299      	uxth	r1, r3
 8000ea8:	1d3a      	adds	r2, r7, #4
 8000eaa:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000eae:	9300      	str	r3, [sp, #0]
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	4808      	ldr	r0, [pc, #32]	; (8000ed4 <read_temperature_sensor+0xcc>)
 8000eb4:	f002 fe94 	bl	8003be0 <HAL_I2C_Master_Receive>
	data.temperature = ((uint16_t)rec_buf[0] << 8 | rec_buf[1]);
 8000eb8:	793b      	ldrb	r3, [r7, #4]
 8000eba:	021b      	lsls	r3, r3, #8
 8000ebc:	b21a      	sxth	r2, r3
 8000ebe:	797b      	ldrb	r3, [r7, #5]
 8000ec0:	b21b      	sxth	r3, r3
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	81bb      	strh	r3, [r7, #12]

	return data;
 8000ec8:	89bb      	ldrh	r3, [r7, #12]
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3710      	adds	r7, #16
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000068 	.word	0x20000068

08000ed8 <setup_imu_sensor>:
  * @brief Setup IMU Sensor Function
  * @note	Function used to setup MPU9250.
  * @param None
  * @retval bool Status
  */
bool setup_imu_sensor(void){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b088      	sub	sp, #32
 8000edc:	af02      	add	r7, sp, #8
	uint8_t cmd_buf[2];
	uint8_t rec_buf[2];

	/*MAGNETOMETER DATA REGISTER READS ---- START*/

	uint8_t mag_id = 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	75bb      	strb	r3, [r7, #22]
	volatile uint8_t mag_status = 0;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	71fb      	strb	r3, [r7, #7]
	uint8_t mag_status2 = 0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	757b      	strb	r3, [r7, #21]
	uint8_t mag_control = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	753b      	strb	r3, [r7, #20]
	bool mag_setup_status = false;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	75fb      	strb	r3, [r7, #23]

	uint8_t icm20948_pwr_mgt_2 = 0;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	74fb      	strb	r3, [r7, #19]
	//pwr mgt 2
	cmd_buf[0] = 0x07;
 8000ef6:	2307      	movs	r3, #7
 8000ef8:	733b      	strb	r3, [r7, #12]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, ICM20948_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 8000efa:	23d0      	movs	r3, #208	; 0xd0
 8000efc:	b299      	uxth	r1, r3
 8000efe:	f107 020c 	add.w	r2, r7, #12
 8000f02:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2301      	movs	r3, #1
 8000f0a:	4879      	ldr	r0, [pc, #484]	; (80010f0 <setup_imu_sensor+0x218>)
 8000f0c:	f002 fd74 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8000f10:	4603      	mov	r3, r0
 8000f12:	74bb      	strb	r3, [r7, #18]
	HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, ICM20948_ADDR, rec_buf, 1, MPU9250_I2C_DELAY);
 8000f14:	23d0      	movs	r3, #208	; 0xd0
 8000f16:	b299      	uxth	r1, r3
 8000f18:	f107 0208 	add.w	r2, r7, #8
 8000f1c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	2301      	movs	r3, #1
 8000f24:	4872      	ldr	r0, [pc, #456]	; (80010f0 <setup_imu_sensor+0x218>)
 8000f26:	f002 fe5b 	bl	8003be0 <HAL_I2C_Master_Receive>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	74bb      	strb	r3, [r7, #18]
	icm20948_pwr_mgt_2 = rec_buf[0];
 8000f2e:	7a3b      	ldrb	r3, [r7, #8]
 8000f30:	74fb      	strb	r3, [r7, #19]

	//turn off gyro and accel
	cmd_buf[0] = 0x07;
 8000f32:	2307      	movs	r3, #7
 8000f34:	733b      	strb	r3, [r7, #12]
	cmd_buf[1] = icm20948_pwr_mgt_2 | 0x3F;
 8000f36:	7cfb      	ldrb	r3, [r7, #19]
 8000f38:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	737b      	strb	r3, [r7, #13]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, ICM20948_ADDR, cmd_buf, 2, MPU9250_I2C_DELAY);
 8000f40:	23d0      	movs	r3, #208	; 0xd0
 8000f42:	b299      	uxth	r1, r3
 8000f44:	f107 020c 	add.w	r2, r7, #12
 8000f48:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	2302      	movs	r3, #2
 8000f50:	4867      	ldr	r0, [pc, #412]	; (80010f0 <setup_imu_sensor+0x218>)
 8000f52:	f002 fd51 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8000f56:	4603      	mov	r3, r0
 8000f58:	74bb      	strb	r3, [r7, #18]

	uint8_t icm20948_pwr_mgt_1 = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	747b      	strb	r3, [r7, #17]
	//pwr mgt 1
	cmd_buf[0] = 0x06;
 8000f5e:	2306      	movs	r3, #6
 8000f60:	733b      	strb	r3, [r7, #12]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, ICM20948_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 8000f62:	23d0      	movs	r3, #208	; 0xd0
 8000f64:	b299      	uxth	r1, r3
 8000f66:	f107 020c 	add.w	r2, r7, #12
 8000f6a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	2301      	movs	r3, #1
 8000f72:	485f      	ldr	r0, [pc, #380]	; (80010f0 <setup_imu_sensor+0x218>)
 8000f74:	f002 fd40 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	74bb      	strb	r3, [r7, #18]
	HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, ICM20948_ADDR, rec_buf, 1, MPU9250_I2C_DELAY);
 8000f7c:	23d0      	movs	r3, #208	; 0xd0
 8000f7e:	b299      	uxth	r1, r3
 8000f80:	f107 0208 	add.w	r2, r7, #8
 8000f84:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000f88:	9300      	str	r3, [sp, #0]
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	4858      	ldr	r0, [pc, #352]	; (80010f0 <setup_imu_sensor+0x218>)
 8000f8e:	f002 fe27 	bl	8003be0 <HAL_I2C_Master_Receive>
 8000f92:	4603      	mov	r3, r0
 8000f94:	74bb      	strb	r3, [r7, #18]
	icm20948_pwr_mgt_1 = rec_buf[0];
 8000f96:	7a3b      	ldrb	r3, [r7, #8]
 8000f98:	747b      	strb	r3, [r7, #17]

	//turn on sensor by clearing sleep bit
	cmd_buf[0] = 0x06;
 8000f9a:	2306      	movs	r3, #6
 8000f9c:	733b      	strb	r3, [r7, #12]
	cmd_buf[1] = icm20948_pwr_mgt_1 & 0xBF;
 8000f9e:	7c7b      	ldrb	r3, [r7, #17]
 8000fa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	737b      	strb	r3, [r7, #13]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, ICM20948_ADDR, cmd_buf, 2, MPU9250_I2C_DELAY);
 8000fa8:	23d0      	movs	r3, #208	; 0xd0
 8000faa:	b299      	uxth	r1, r3
 8000fac:	f107 020c 	add.w	r2, r7, #12
 8000fb0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	484d      	ldr	r0, [pc, #308]	; (80010f0 <setup_imu_sensor+0x218>)
 8000fba:	f002 fd1d 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	74bb      	strb	r3, [r7, #18]

	uint8_t icm20948_int_pin_cfg = 0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	743b      	strb	r3, [r7, #16]
	//Read int_pin_cfg register on icm20948
	cmd_buf[0] = ICM20948_INT_PIN_CFG;
 8000fc6:	230f      	movs	r3, #15
 8000fc8:	733b      	strb	r3, [r7, #12]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, ICM20948_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 8000fca:	23d0      	movs	r3, #208	; 0xd0
 8000fcc:	b299      	uxth	r1, r3
 8000fce:	f107 020c 	add.w	r2, r7, #12
 8000fd2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	2301      	movs	r3, #1
 8000fda:	4845      	ldr	r0, [pc, #276]	; (80010f0 <setup_imu_sensor+0x218>)
 8000fdc:	f002 fd0c 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	74bb      	strb	r3, [r7, #18]
	HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, ICM20948_ADDR, rec_buf, 1, MPU9250_I2C_DELAY);
 8000fe4:	23d0      	movs	r3, #208	; 0xd0
 8000fe6:	b299      	uxth	r1, r3
 8000fe8:	f107 0208 	add.w	r2, r7, #8
 8000fec:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	483e      	ldr	r0, [pc, #248]	; (80010f0 <setup_imu_sensor+0x218>)
 8000ff6:	f002 fdf3 	bl	8003be0 <HAL_I2C_Master_Receive>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	74bb      	strb	r3, [r7, #18]

	icm20948_int_pin_cfg = rec_buf[0];
 8000ffe:	7a3b      	ldrb	r3, [r7, #8]
 8001000:	743b      	strb	r3, [r7, #16]

	//Set BYPASS bit to high to allow I2C communication from mcu to magnetometer
	cmd_buf[0] = ICM20948_INT_PIN_CFG;
 8001002:	230f      	movs	r3, #15
 8001004:	733b      	strb	r3, [r7, #12]
	cmd_buf[1] = icm20948_int_pin_cfg | 0x02;
 8001006:	7c3b      	ldrb	r3, [r7, #16]
 8001008:	f043 0302 	orr.w	r3, r3, #2
 800100c:	b2db      	uxtb	r3, r3
 800100e:	737b      	strb	r3, [r7, #13]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, ICM20948_ADDR, cmd_buf, 2, MPU9250_I2C_DELAY);
 8001010:	23d0      	movs	r3, #208	; 0xd0
 8001012:	b299      	uxth	r1, r3
 8001014:	f107 020c 	add.w	r2, r7, #12
 8001018:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	2302      	movs	r3, #2
 8001020:	4833      	ldr	r0, [pc, #204]	; (80010f0 <setup_imu_sensor+0x218>)
 8001022:	f002 fce9 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8001026:	4603      	mov	r3, r0
 8001028:	74bb      	strb	r3, [r7, #18]

	//Read Device ID, default 0x09
	cmd_buf[0] = 0x01;
 800102a:	2301      	movs	r3, #1
 800102c:	733b      	strb	r3, [r7, #12]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, AK09916_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 800102e:	2318      	movs	r3, #24
 8001030:	b299      	uxth	r1, r3
 8001032:	f107 020c 	add.w	r2, r7, #12
 8001036:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	2301      	movs	r3, #1
 800103e:	482c      	ldr	r0, [pc, #176]	; (80010f0 <setup_imu_sensor+0x218>)
 8001040:	f002 fcda 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8001044:	4603      	mov	r3, r0
 8001046:	74bb      	strb	r3, [r7, #18]
	HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, AK09916_ADDR, rec_buf, 1, MPU9250_I2C_DELAY);
 8001048:	2318      	movs	r3, #24
 800104a:	b299      	uxth	r1, r3
 800104c:	f107 0208 	add.w	r2, r7, #8
 8001050:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	2301      	movs	r3, #1
 8001058:	4825      	ldr	r0, [pc, #148]	; (80010f0 <setup_imu_sensor+0x218>)
 800105a:	f002 fdc1 	bl	8003be0 <HAL_I2C_Master_Receive>
 800105e:	4603      	mov	r3, r0
 8001060:	74bb      	strb	r3, [r7, #18]
	mag_id = rec_buf[0];
 8001062:	7a3b      	ldrb	r3, [r7, #8]
 8001064:	75bb      	strb	r3, [r7, #22]

	//Read CNTL2 register
	cmd_buf[0] = ICM20948_MAG_CNTL2;
 8001066:	2331      	movs	r3, #49	; 0x31
 8001068:	733b      	strb	r3, [r7, #12]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, AK09916_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 800106a:	2318      	movs	r3, #24
 800106c:	b299      	uxth	r1, r3
 800106e:	f107 020c 	add.w	r2, r7, #12
 8001072:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001076:	9300      	str	r3, [sp, #0]
 8001078:	2301      	movs	r3, #1
 800107a:	481d      	ldr	r0, [pc, #116]	; (80010f0 <setup_imu_sensor+0x218>)
 800107c:	f002 fcbc 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8001080:	4603      	mov	r3, r0
 8001082:	74bb      	strb	r3, [r7, #18]
	HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, AK09916_ADDR, rec_buf, 1, MPU9250_I2C_DELAY);
 8001084:	2318      	movs	r3, #24
 8001086:	b299      	uxth	r1, r3
 8001088:	f107 0208 	add.w	r2, r7, #8
 800108c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	2301      	movs	r3, #1
 8001094:	4816      	ldr	r0, [pc, #88]	; (80010f0 <setup_imu_sensor+0x218>)
 8001096:	f002 fda3 	bl	8003be0 <HAL_I2C_Master_Receive>
 800109a:	4603      	mov	r3, r0
 800109c:	74bb      	strb	r3, [r7, #18]
	mag_control = rec_buf[0];
 800109e:	7a3b      	ldrb	r3, [r7, #8]
 80010a0:	753b      	strb	r3, [r7, #20]

	//Wait at least 100microseconds before switching to single measurement mode
	HAL_Delay(1);
 80010a2:	2001      	movs	r0, #1
 80010a4:	f000 fee4 	bl	8001e70 <HAL_Delay>

	//Set power down mode (xxxx0000 == power down mode)
	cmd_buf[0] = ICM20948_MAG_CNTL2;
 80010a8:	2331      	movs	r3, #49	; 0x31
 80010aa:	733b      	strb	r3, [r7, #12]
	cmd_buf[1] = (mag_control & 0x0) & 0xE;
 80010ac:	2300      	movs	r3, #0
 80010ae:	737b      	strb	r3, [r7, #13]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, AK09916_ADDR, cmd_buf, 2, MPU9250_I2C_DELAY);
 80010b0:	2318      	movs	r3, #24
 80010b2:	b299      	uxth	r1, r3
 80010b4:	f107 020c 	add.w	r2, r7, #12
 80010b8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	2302      	movs	r3, #2
 80010c0:	480b      	ldr	r0, [pc, #44]	; (80010f0 <setup_imu_sensor+0x218>)
 80010c2:	f002 fc99 	bl	80039f8 <HAL_I2C_Master_Transmit>
 80010c6:	4603      	mov	r3, r0
 80010c8:	74bb      	strb	r3, [r7, #18]

	if(mag_id == 0x09 && HAL_imu_ret == HAL_OK){
 80010ca:	7dbb      	ldrb	r3, [r7, #22]
 80010cc:	2b09      	cmp	r3, #9
 80010ce:	d104      	bne.n	80010da <setup_imu_sensor+0x202>
 80010d0:	7cbb      	ldrb	r3, [r7, #18]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d101      	bne.n	80010da <setup_imu_sensor+0x202>
		mag_setup_status = true;
 80010d6:	2301      	movs	r3, #1
 80010d8:	75fb      	strb	r3, [r7, #23]
		accel_setup_status = true;
	}
	*/

	//if(mag_setup_status && gyro_setup_status && accel_setup_status){
	if(mag_setup_status){
 80010da:	7dfb      	ldrb	r3, [r7, #23]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <setup_imu_sensor+0x20c>
		return true;
 80010e0:	2301      	movs	r3, #1
 80010e2:	e000      	b.n	80010e6 <setup_imu_sensor+0x20e>
	}
	return false;
 80010e4:	2300      	movs	r3, #0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3718      	adds	r7, #24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000068 	.word	0x20000068

080010f4 <read_imu_sensor>:
  * @brief Read IMU Sensor Function
  * @note	Function used to read raw gyro, accelerometer, magnetometer values from MPU9250.
  * @param None
  * @retval IMU_DATA Raw sensor data
  */
IMU_DATA read_imu_sensor(void){
 80010f4:	b5b0      	push	{r4, r5, r7, lr}
 80010f6:	b08e      	sub	sp, #56	; 0x38
 80010f8:	af02      	add	r7, sp, #8
 80010fa:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buf[2];
	uint8_t rec_buf[2];

	/*MAGNETOMETER DATA REGISTER READS ---- START*/

	int16_t mag_read_x = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int16_t mag_read_y = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	85bb      	strh	r3, [r7, #44]	; 0x2c
	int16_t mag_read_z = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint8_t mag_id = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	volatile uint8_t mag_status = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	72fb      	strb	r3, [r7, #11]
	uint8_t mag_status2 = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	uint8_t mag_control = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	//Read CNTL1 register
	cmd_buf[0] = ICM20948_MAG_CNTL2;
 800111e:	2331      	movs	r3, #49	; 0x31
 8001120:	743b      	strb	r3, [r7, #16]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, AK09916_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 8001122:	2318      	movs	r3, #24
 8001124:	b299      	uxth	r1, r3
 8001126:	f107 0210 	add.w	r2, r7, #16
 800112a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	2301      	movs	r3, #1
 8001132:	4890      	ldr	r0, [pc, #576]	; (8001374 <read_imu_sensor+0x280>)
 8001134:	f002 fc60 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8001138:	4603      	mov	r3, r0
 800113a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, AK09916_ADDR, rec_buf, 1, MPU9250_I2C_DELAY);
 800113e:	2318      	movs	r3, #24
 8001140:	b299      	uxth	r1, r3
 8001142:	f107 020c 	add.w	r2, r7, #12
 8001146:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2301      	movs	r3, #1
 800114e:	4889      	ldr	r0, [pc, #548]	; (8001374 <read_imu_sensor+0x280>)
 8001150:	f002 fd46 	bl	8003be0 <HAL_I2C_Master_Receive>
 8001154:	4603      	mov	r3, r0
 8001156:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	mag_control = rec_buf[0];
 800115a:	7b3b      	ldrb	r3, [r7, #12]
 800115c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	//Set single measurement mode (xxxx0001 == single measurement mode)
	cmd_buf[0] = ICM20948_MAG_CNTL2;
 8001160:	2331      	movs	r3, #49	; 0x31
 8001162:	743b      	strb	r3, [r7, #16]
	cmd_buf[1] = (mag_control & 0x0) | 0x1;
 8001164:	2301      	movs	r3, #1
 8001166:	747b      	strb	r3, [r7, #17]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, AK09916_ADDR, cmd_buf, 2, MPU9250_I2C_DELAY);
 8001168:	2318      	movs	r3, #24
 800116a:	b299      	uxth	r1, r3
 800116c:	f107 0210 	add.w	r2, r7, #16
 8001170:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	2302      	movs	r3, #2
 8001178:	487e      	ldr	r0, [pc, #504]	; (8001374 <read_imu_sensor+0x280>)
 800117a:	f002 fc3d 	bl	80039f8 <HAL_I2C_Master_Transmit>
 800117e:	4603      	mov	r3, r0
 8001180:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	//Read CNTL1 register
	cmd_buf[0] = ICM20948_MAG_CNTL2;
 8001184:	2331      	movs	r3, #49	; 0x31
 8001186:	743b      	strb	r3, [r7, #16]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, AK09916_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 8001188:	2318      	movs	r3, #24
 800118a:	b299      	uxth	r1, r3
 800118c:	f107 0210 	add.w	r2, r7, #16
 8001190:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	2301      	movs	r3, #1
 8001198:	4876      	ldr	r0, [pc, #472]	; (8001374 <read_imu_sensor+0x280>)
 800119a:	f002 fc2d 	bl	80039f8 <HAL_I2C_Master_Transmit>
 800119e:	4603      	mov	r3, r0
 80011a0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, AK09916_ADDR, rec_buf, 1, MPU9250_I2C_DELAY);
 80011a4:	2318      	movs	r3, #24
 80011a6:	b299      	uxth	r1, r3
 80011a8:	f107 020c 	add.w	r2, r7, #12
 80011ac:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	2301      	movs	r3, #1
 80011b4:	486f      	ldr	r0, [pc, #444]	; (8001374 <read_imu_sensor+0x280>)
 80011b6:	f002 fd13 	bl	8003be0 <HAL_I2C_Master_Receive>
 80011ba:	4603      	mov	r3, r0
 80011bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	mag_control = rec_buf[0];
 80011c0:	7b3b      	ldrb	r3, [r7, #12]
 80011c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27


	cmd_buf[0] = ICM20948_MAG_STATUS;
 80011c6:	2310      	movs	r3, #16
 80011c8:	743b      	strb	r3, [r7, #16]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, AK09916_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 80011ca:	2318      	movs	r3, #24
 80011cc:	b299      	uxth	r1, r3
 80011ce:	f107 0210 	add.w	r2, r7, #16
 80011d2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	2301      	movs	r3, #1
 80011da:	4866      	ldr	r0, [pc, #408]	; (8001374 <read_imu_sensor+0x280>)
 80011dc:	f002 fc0c 	bl	80039f8 <HAL_I2C_Master_Transmit>
 80011e0:	4603      	mov	r3, r0
 80011e2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, AK09916_ADDR, rec_buf, 1, MPU9250_I2C_DELAY);
 80011e6:	2318      	movs	r3, #24
 80011e8:	b299      	uxth	r1, r3
 80011ea:	f107 020c 	add.w	r2, r7, #12
 80011ee:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	2301      	movs	r3, #1
 80011f6:	485f      	ldr	r0, [pc, #380]	; (8001374 <read_imu_sensor+0x280>)
 80011f8:	f002 fcf2 	bl	8003be0 <HAL_I2C_Master_Receive>
 80011fc:	4603      	mov	r3, r0
 80011fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	mag_status = rec_buf[0];
 8001202:	7b3b      	ldrb	r3, [r7, #12]
 8001204:	72fb      	strb	r3, [r7, #11]

	if(mag_status & 0x1){
 8001206:	7afb      	ldrb	r3, [r7, #11]
 8001208:	b2db      	uxtb	r3, r3
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	2b00      	cmp	r3, #0
 8001210:	d06e      	beq.n	80012f0 <read_imu_sensor+0x1fc>
		//Data ready
		//otherwise data has already been read

		//LittleEndian
		cmd_buf[0] = ICM20948_MAG_XOUT_L;
 8001212:	2311      	movs	r3, #17
 8001214:	743b      	strb	r3, [r7, #16]
		HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, AK09916_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 8001216:	2318      	movs	r3, #24
 8001218:	b299      	uxth	r1, r3
 800121a:	f107 0210 	add.w	r2, r7, #16
 800121e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001222:	9300      	str	r3, [sp, #0]
 8001224:	2301      	movs	r3, #1
 8001226:	4853      	ldr	r0, [pc, #332]	; (8001374 <read_imu_sensor+0x280>)
 8001228:	f002 fbe6 	bl	80039f8 <HAL_I2C_Master_Transmit>
 800122c:	4603      	mov	r3, r0
 800122e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, AK09916_ADDR, rec_buf, 2, MPU9250_I2C_DELAY);
 8001232:	2318      	movs	r3, #24
 8001234:	b299      	uxth	r1, r3
 8001236:	f107 020c 	add.w	r2, r7, #12
 800123a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	2302      	movs	r3, #2
 8001242:	484c      	ldr	r0, [pc, #304]	; (8001374 <read_imu_sensor+0x280>)
 8001244:	f002 fccc 	bl	8003be0 <HAL_I2C_Master_Receive>
 8001248:	4603      	mov	r3, r0
 800124a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		mag_read_x = (rec_buf[1] << 8) | rec_buf[0];
 800124e:	7b7b      	ldrb	r3, [r7, #13]
 8001250:	021b      	lsls	r3, r3, #8
 8001252:	b21a      	sxth	r2, r3
 8001254:	7b3b      	ldrb	r3, [r7, #12]
 8001256:	b21b      	sxth	r3, r3
 8001258:	4313      	orrs	r3, r2
 800125a:	85fb      	strh	r3, [r7, #46]	; 0x2e

		cmd_buf[0] = ICM20948_MAG_YOUT_L;
 800125c:	2313      	movs	r3, #19
 800125e:	743b      	strb	r3, [r7, #16]
		HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, AK09916_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 8001260:	2318      	movs	r3, #24
 8001262:	b299      	uxth	r1, r3
 8001264:	f107 0210 	add.w	r2, r7, #16
 8001268:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2301      	movs	r3, #1
 8001270:	4840      	ldr	r0, [pc, #256]	; (8001374 <read_imu_sensor+0x280>)
 8001272:	f002 fbc1 	bl	80039f8 <HAL_I2C_Master_Transmit>
 8001276:	4603      	mov	r3, r0
 8001278:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, AK09916_ADDR, rec_buf, 2, MPU9250_I2C_DELAY);
 800127c:	2318      	movs	r3, #24
 800127e:	b299      	uxth	r1, r3
 8001280:	f107 020c 	add.w	r2, r7, #12
 8001284:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	2302      	movs	r3, #2
 800128c:	4839      	ldr	r0, [pc, #228]	; (8001374 <read_imu_sensor+0x280>)
 800128e:	f002 fca7 	bl	8003be0 <HAL_I2C_Master_Receive>
 8001292:	4603      	mov	r3, r0
 8001294:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		mag_read_y = (rec_buf[1] << 8) | rec_buf[0];
 8001298:	7b7b      	ldrb	r3, [r7, #13]
 800129a:	021b      	lsls	r3, r3, #8
 800129c:	b21a      	sxth	r2, r3
 800129e:	7b3b      	ldrb	r3, [r7, #12]
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	4313      	orrs	r3, r2
 80012a4:	85bb      	strh	r3, [r7, #44]	; 0x2c

		cmd_buf[0] = ICM20948_MAG_ZOUT_L;
 80012a6:	2315      	movs	r3, #21
 80012a8:	743b      	strb	r3, [r7, #16]
		HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, AK09916_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 80012aa:	2318      	movs	r3, #24
 80012ac:	b299      	uxth	r1, r3
 80012ae:	f107 0210 	add.w	r2, r7, #16
 80012b2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	2301      	movs	r3, #1
 80012ba:	482e      	ldr	r0, [pc, #184]	; (8001374 <read_imu_sensor+0x280>)
 80012bc:	f002 fb9c 	bl	80039f8 <HAL_I2C_Master_Transmit>
 80012c0:	4603      	mov	r3, r0
 80012c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, AK09916_ADDR, rec_buf, 2, MPU9250_I2C_DELAY);
 80012c6:	2318      	movs	r3, #24
 80012c8:	b299      	uxth	r1, r3
 80012ca:	f107 020c 	add.w	r2, r7, #12
 80012ce:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	2302      	movs	r3, #2
 80012d6:	4827      	ldr	r0, [pc, #156]	; (8001374 <read_imu_sensor+0x280>)
 80012d8:	f002 fc82 	bl	8003be0 <HAL_I2C_Master_Receive>
 80012dc:	4603      	mov	r3, r0
 80012de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		mag_read_z = (rec_buf[1] << 8) | rec_buf[0];
 80012e2:	7b7b      	ldrb	r3, [r7, #13]
 80012e4:	021b      	lsls	r3, r3, #8
 80012e6:	b21a      	sxth	r2, r3
 80012e8:	7b3b      	ldrb	r3, [r7, #12]
 80012ea:	b21b      	sxth	r3, r3
 80012ec:	4313      	orrs	r3, r2
 80012ee:	857b      	strh	r3, [r7, #42]	; 0x2a
	}

	//Read Status Register 2 (ST2) to signal end of read
	cmd_buf[0] = ICM20948_MAG_STATUS2;
 80012f0:	2318      	movs	r3, #24
 80012f2:	743b      	strb	r3, [r7, #16]
	HAL_imu_ret = HAL_I2C_Master_Transmit(&hi2c3, AK09916_ADDR, cmd_buf, 1, MPU9250_I2C_DELAY);
 80012f4:	2318      	movs	r3, #24
 80012f6:	b299      	uxth	r1, r3
 80012f8:	f107 0210 	add.w	r2, r7, #16
 80012fc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001300:	9300      	str	r3, [sp, #0]
 8001302:	2301      	movs	r3, #1
 8001304:	481b      	ldr	r0, [pc, #108]	; (8001374 <read_imu_sensor+0x280>)
 8001306:	f002 fb77 	bl	80039f8 <HAL_I2C_Master_Transmit>
 800130a:	4603      	mov	r3, r0
 800130c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	HAL_imu_ret = HAL_I2C_Master_Receive(&hi2c3, AK09916_ADDR, rec_buf, 1, MPU9250_I2C_DELAY);
 8001310:	2318      	movs	r3, #24
 8001312:	b299      	uxth	r1, r3
 8001314:	f107 020c 	add.w	r2, r7, #12
 8001318:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	2301      	movs	r3, #1
 8001320:	4814      	ldr	r0, [pc, #80]	; (8001374 <read_imu_sensor+0x280>)
 8001322:	f002 fc5d 	bl	8003be0 <HAL_I2C_Master_Receive>
 8001326:	4603      	mov	r3, r0
 8001328:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	mag_status2 = rec_buf[0];
 800132c:	7b3b      	ldrb	r3, [r7, #12]
 800132e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

	data.mag_x = mag_read_x;
 8001332:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001334:	843b      	strh	r3, [r7, #32]
	data.mag_y = mag_read_y;
 8001336:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001338:	847b      	strh	r3, [r7, #34]	; 0x22
	data.mag_z = mag_read_z;
 800133a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800133c:	84bb      	strh	r3, [r7, #36]	; 0x24

	/*MAGNETOMETER DATA REGISTER READS ---- END*/

	/*GYROSCOPE DATA REGISTER READS ---- START*/

	data.gyro_x = 0;
 800133e:	2300      	movs	r3, #0
 8001340:	837b      	strh	r3, [r7, #26]
	data.gyro_y = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	83bb      	strh	r3, [r7, #28]
	data.gyro_z = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	83fb      	strh	r3, [r7, #30]

	/*GYROSCOPE DATA REGISTER READS ---- END*/

	/*ACCELEROMETER DATA REGISTER READS ---- START*/

	data.accel_x = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	82bb      	strh	r3, [r7, #20]
	data.accel_y = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	82fb      	strh	r3, [r7, #22]
	data.accel_z = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	833b      	strh	r3, [r7, #24]
	data.accel_z = accel_read_z;
	*/

	/*ACCELEROMETER DATA REGISTER READS ---- END*/

	return data;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	461d      	mov	r5, r3
 800135a:	f107 0414 	add.w	r4, r7, #20
 800135e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001360:	6028      	str	r0, [r5, #0]
 8001362:	6069      	str	r1, [r5, #4]
 8001364:	60aa      	str	r2, [r5, #8]
 8001366:	60eb      	str	r3, [r5, #12]
 8001368:	8823      	ldrh	r3, [r4, #0]
 800136a:	822b      	strh	r3, [r5, #16]
}
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	3730      	adds	r7, #48	; 0x30
 8001370:	46bd      	mov	sp, r7
 8001372:	bdb0      	pop	{r4, r5, r7, pc}
 8001374:	20000068 	.word	0x20000068

08001378 <setup_tilt_sensor>:
  * @brief Setup Tilt Sensor Function
  * @note	Function used to setup TILT-05 sensor.
  * @param None
  * @retval bool Status
  */
bool setup_tilt_sensor(void){
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret_status;
	char cmd_buf[10];

	//This command turns off continuous inclinometer data output
	strcpy((char*)cmd_buf, "[1MIX\r");
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	4a22      	ldr	r2, [pc, #136]	; (800140c <setup_tilt_sensor+0x94>)
 8001382:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001386:	6018      	str	r0, [r3, #0]
 8001388:	3304      	adds	r3, #4
 800138a:	8019      	strh	r1, [r3, #0]
 800138c:	3302      	adds	r3, #2
 800138e:	0c0a      	lsrs	r2, r1, #16
 8001390:	701a      	strb	r2, [r3, #0]
	ret_status = HAL_UART_Transmit(&huart1, cmd_buf, strlen((char*)cmd_buf), TILT_UART_DELAY);
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	4618      	mov	r0, r3
 8001396:	f7fe ff19 	bl	80001cc <strlen>
 800139a:	4603      	mov	r3, r0
 800139c:	b29a      	uxth	r2, r3
 800139e:	1d39      	adds	r1, r7, #4
 80013a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a4:	481a      	ldr	r0, [pc, #104]	; (8001410 <setup_tilt_sensor+0x98>)
 80013a6:	f005 fb01 	bl	80069ac <HAL_UART_Transmit>
 80013aa:	4603      	mov	r3, r0
 80013ac:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(1000);
 80013ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013b2:	f000 fd5d 	bl	8001e70 <HAL_Delay>
	//This command turns off continuous accelerometer data output
	strcpy((char*)cmd_buf, "[1MAX\r");
 80013b6:	1d3b      	adds	r3, r7, #4
 80013b8:	4a16      	ldr	r2, [pc, #88]	; (8001414 <setup_tilt_sensor+0x9c>)
 80013ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013be:	6018      	str	r0, [r3, #0]
 80013c0:	3304      	adds	r3, #4
 80013c2:	8019      	strh	r1, [r3, #0]
 80013c4:	3302      	adds	r3, #2
 80013c6:	0c0a      	lsrs	r2, r1, #16
 80013c8:	701a      	strb	r2, [r3, #0]
	ret_status = HAL_UART_Transmit(&huart1, cmd_buf, strlen((char*)cmd_buf), TILT_UART_DELAY);
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7fe fefd 	bl	80001cc <strlen>
 80013d2:	4603      	mov	r3, r0
 80013d4:	b29a      	uxth	r2, r3
 80013d6:	1d39      	adds	r1, r7, #4
 80013d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013dc:	480c      	ldr	r0, [pc, #48]	; (8001410 <setup_tilt_sensor+0x98>)
 80013de:	f005 fae5 	bl	80069ac <HAL_UART_Transmit>
 80013e2:	4603      	mov	r3, r0
 80013e4:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(1000);
 80013e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013ea:	f000 fd41 	bl	8001e70 <HAL_Delay>

	//as soon as tilt sensor is powered on, uart gives overrun error, tilt sensor possibly sends burst of data on start up
	//this will clear overrun flag so that uart can be used to receive valid data during read sequence
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);
 80013ee:	4b08      	ldr	r3, [pc, #32]	; (8001410 <setup_tilt_sensor+0x98>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2208      	movs	r2, #8
 80013f4:	621a      	str	r2, [r3, #32]

	if(ret_status == HAL_OK){
 80013f6:	7bfb      	ldrb	r3, [r7, #15]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d101      	bne.n	8001400 <setup_tilt_sensor+0x88>
		return true;
 80013fc:	2301      	movs	r3, #1
 80013fe:	e000      	b.n	8001402 <setup_tilt_sensor+0x8a>
	}
	return false;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	08007ac4 	.word	0x08007ac4
 8001410:	20000140 	.word	0x20000140
 8001414:	08007acc 	.word	0x08007acc

08001418 <read_tilt_sensor>:
  * @brief Read Tilt Sensor Function
  * @note	Function used to read raw accelerometer, inclinometer values from TILT-05 sensor.
  * @param None
  * @retval TILT_DATA Raw sensor data
  */
TILT_DATA read_tilt_sensor(void){
 8001418:	b580      	push	{r7, lr}
 800141a:	b08a      	sub	sp, #40	; 0x28
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
	TILT_DATA data;
	HAL_StatusTypeDef ret_status;
	char cmd_buf[10];

	data.accel_x = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	833b      	strh	r3, [r7, #24]
	data.accel_y = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	837b      	strh	r3, [r7, #26]
	data.accel_z = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	83bb      	strh	r3, [r7, #28]
	data.pitch_x = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	83fb      	strh	r3, [r7, #30]
	data.roll_y = 0;
 8001430:	2300      	movs	r3, #0
 8001432:	843b      	strh	r3, [r7, #32]

	//This command turns on single inclinometer data output
	//This out put is based on last sensor position, must call twice to get real-time data
	strcpy((char*)cmd_buf, "[1MIS\r");
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	4a50      	ldr	r2, [pc, #320]	; (800157c <read_tilt_sensor+0x164>)
 800143a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800143e:	6018      	str	r0, [r3, #0]
 8001440:	3304      	adds	r3, #4
 8001442:	8019      	strh	r1, [r3, #0]
 8001444:	3302      	adds	r3, #2
 8001446:	0c0a      	lsrs	r2, r1, #16
 8001448:	701a      	strb	r2, [r3, #0]
	ret_status = HAL_UART_Transmit(&huart1, cmd_buf, strlen((char*)cmd_buf), TILT_UART_DELAY);
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	4618      	mov	r0, r3
 8001450:	f7fe febc 	bl	80001cc <strlen>
 8001454:	4603      	mov	r3, r0
 8001456:	b29a      	uxth	r2, r3
 8001458:	f107 010c 	add.w	r1, r7, #12
 800145c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001460:	4847      	ldr	r0, [pc, #284]	; (8001580 <read_tilt_sensor+0x168>)
 8001462:	f005 faa3 	bl	80069ac <HAL_UART_Transmit>
 8001466:	4603      	mov	r3, r0
 8001468:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	TILT_RX_FLAG = false;
 800146c:	4b45      	ldr	r3, [pc, #276]	; (8001584 <read_tilt_sensor+0x16c>)
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]

	ret_status = HAL_UART_Receive_IT(&huart1, TILT_RX_BUF, 1);
 8001472:	2201      	movs	r2, #1
 8001474:	4944      	ldr	r1, [pc, #272]	; (8001588 <read_tilt_sensor+0x170>)
 8001476:	4842      	ldr	r0, [pc, #264]	; (8001580 <read_tilt_sensor+0x168>)
 8001478:	f005 fb2c 	bl	8006ad4 <HAL_UART_Receive_IT>
 800147c:	4603      	mov	r3, r0
 800147e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27


	//Wait for flag to be set by interrupt receive completing
	while(!TILT_RX_FLAG){
 8001482:	bf00      	nop
 8001484:	4b3f      	ldr	r3, [pc, #252]	; (8001584 <read_tilt_sensor+0x16c>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	f083 0301 	eor.w	r3, r3, #1
 800148e:	b2db      	uxtb	r3, r3
 8001490:	2b00      	cmp	r3, #0
 8001492:	d1f7      	bne.n	8001484 <read_tilt_sensor+0x6c>
	}

	//check data validity
	uint8_t chksum = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t top_4bit_of_byte = hexchar2int(TILT_CHKSUM_RETREIVED[0]);
 800149a:	4b3c      	ldr	r3, [pc, #240]	; (800158c <read_tilt_sensor+0x174>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff fc0e 	bl	8000cc0 <hexchar2int>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t bot_4bit_of_byte = hexchar2int(TILT_CHKSUM_RETREIVED[1]);
 80014aa:	4b38      	ldr	r3, [pc, #224]	; (800158c <read_tilt_sensor+0x174>)
 80014ac:	785b      	ldrb	r3, [r3, #1]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fc06 	bl	8000cc0 <hexchar2int>
 80014b4:	4603      	mov	r3, r0
 80014b6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	if(top_4bit_of_byte >= 16 || bot_4bit_of_byte >= 16){
 80014ba:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014be:	2b0f      	cmp	r3, #15
 80014c0:	d803      	bhi.n	80014ca <read_tilt_sensor+0xb2>
 80014c2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80014c6:	2b0f      	cmp	r3, #15
 80014c8:	d909      	bls.n	80014de <read_tilt_sensor+0xc6>
		return data;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	461a      	mov	r2, r3
 80014ce:	f107 0318 	add.w	r3, r7, #24
 80014d2:	cb03      	ldmia	r3!, {r0, r1}
 80014d4:	6010      	str	r0, [r2, #0]
 80014d6:	6051      	str	r1, [r2, #4]
 80014d8:	881b      	ldrh	r3, [r3, #0]
 80014da:	8113      	strh	r3, [r2, #8]
 80014dc:	e04a      	b.n	8001574 <read_tilt_sensor+0x15c>
	}
	chksum = top_4bit_of_byte << 4 | bot_4bit_of_byte;
 80014de:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014e2:	011b      	lsls	r3, r3, #4
 80014e4:	b25a      	sxtb	r2, r3
 80014e6:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80014ea:	4313      	orrs	r3, r2
 80014ec:	b25b      	sxtb	r3, r3
 80014ee:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	if(chksum != TILT_CHKSUM){
 80014f2:	4b27      	ldr	r3, [pc, #156]	; (8001590 <read_tilt_sensor+0x178>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d009      	beq.n	8001512 <read_tilt_sensor+0xfa>
		return data;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	461a      	mov	r2, r3
 8001502:	f107 0318 	add.w	r3, r7, #24
 8001506:	cb03      	ldmia	r3!, {r0, r1}
 8001508:	6010      	str	r0, [r2, #0]
 800150a:	6051      	str	r1, [r2, #4]
 800150c:	881b      	ldrh	r3, [r3, #0]
 800150e:	8113      	strh	r3, [r2, #8]
 8001510:	e030      	b.n	8001574 <read_tilt_sensor+0x15c>
	}

	data.accel_x = tilt_helper_char_to_int(7,5,1000);
 8001512:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001516:	2105      	movs	r1, #5
 8001518:	2007      	movs	r0, #7
 800151a:	f7ff fb85 	bl	8000c28 <tilt_helper_char_to_int>
 800151e:	4603      	mov	r3, r0
 8001520:	833b      	strh	r3, [r7, #24]
	data.accel_y = tilt_helper_char_to_int(13,5,1000);
 8001522:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001526:	2105      	movs	r1, #5
 8001528:	200d      	movs	r0, #13
 800152a:	f7ff fb7d 	bl	8000c28 <tilt_helper_char_to_int>
 800152e:	4603      	mov	r3, r0
 8001530:	837b      	strh	r3, [r7, #26]
	data.accel_z = tilt_helper_char_to_int(19,5,1000);
 8001532:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001536:	2105      	movs	r1, #5
 8001538:	2013      	movs	r0, #19
 800153a:	f7ff fb75 	bl	8000c28 <tilt_helper_char_to_int>
 800153e:	4603      	mov	r3, r0
 8001540:	83bb      	strh	r3, [r7, #28]
	data.pitch_x = tilt_helper_char_to_int(25,6,1000);
 8001542:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001546:	2106      	movs	r1, #6
 8001548:	2019      	movs	r0, #25
 800154a:	f7ff fb6d 	bl	8000c28 <tilt_helper_char_to_int>
 800154e:	4603      	mov	r3, r0
 8001550:	83fb      	strh	r3, [r7, #30]
	data.roll_y = tilt_helper_char_to_int(32,6,1000);
 8001552:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001556:	2106      	movs	r1, #6
 8001558:	2020      	movs	r0, #32
 800155a:	f7ff fb65 	bl	8000c28 <tilt_helper_char_to_int>
 800155e:	4603      	mov	r3, r0
 8001560:	843b      	strh	r3, [r7, #32]


	return data;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	461a      	mov	r2, r3
 8001566:	f107 0318 	add.w	r3, r7, #24
 800156a:	cb03      	ldmia	r3!, {r0, r1}
 800156c:	6010      	str	r0, [r2, #0]
 800156e:	6051      	str	r1, [r2, #4]
 8001570:	881b      	ldrh	r3, [r3, #0]
 8001572:	8113      	strh	r3, [r2, #8]
}
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	3728      	adds	r7, #40	; 0x28
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	08007ad4 	.word	0x08007ad4
 8001580:	20000140 	.word	0x20000140
 8001584:	2000002c 	.word	0x2000002c
 8001588:	20000030 	.word	0x20000030
 800158c:	200000cc 	.word	0x200000cc
 8001590:	2000002d 	.word	0x2000002d

08001594 <read_conductivity_sensor>:
  * @brief Read Conductivity Sensor Function
  * @note	Function used to read raw adc values conductivity sensor.
  * @param None
  * @retval COND_DATA Raw sensor data
  */
COND_DATA read_conductivity_sensor(void){
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
	COND_DATA data;

	data.result = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	80bb      	strh	r3, [r7, #4]

	//Turn on PWM square waves
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800159e:	2100      	movs	r1, #0
 80015a0:	4814      	ldr	r0, [pc, #80]	; (80015f4 <read_conductivity_sensor+0x60>)
 80015a2:	f004 fb03 	bl	8005bac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80015a6:	210c      	movs	r1, #12
 80015a8:	4812      	ldr	r0, [pc, #72]	; (80015f4 <read_conductivity_sensor+0x60>)
 80015aa:	f004 faff 	bl	8005bac <HAL_TIM_PWM_Start>

	HAL_Delay(1000);
 80015ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015b2:	f000 fc5d 	bl	8001e70 <HAL_Delay>
	// start conversion
	HAL_ADC_Start(&hadc1);
 80015b6:	4810      	ldr	r0, [pc, #64]	; (80015f8 <read_conductivity_sensor+0x64>)
 80015b8:	f000 ffdc 	bl	8002574 <HAL_ADC_Start>

	// poll ADC until conversion completes - note that we should check for the success of the conversion here really
	HAL_ADC_PollForConversion(&hadc1, ADC_POLL_TIMEOUT);
 80015bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80015c0:	480d      	ldr	r0, [pc, #52]	; (80015f8 <read_conductivity_sensor+0x64>)
 80015c2:	f001 f86d 	bl	80026a0 <HAL_ADC_PollForConversion>

	// get result
	data.result = HAL_ADC_GetValue(&hadc1);
 80015c6:	480c      	ldr	r0, [pc, #48]	; (80015f8 <read_conductivity_sensor+0x64>)
 80015c8:	f001 f8f9 	bl	80027be <HAL_ADC_GetValue>
 80015cc:	4603      	mov	r3, r0
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	80bb      	strh	r3, [r7, #4]

	// switch off ADC
	HAL_ADC_Stop(&hadc1);
 80015d2:	4809      	ldr	r0, [pc, #36]	; (80015f8 <read_conductivity_sensor+0x64>)
 80015d4:	f001 f831 	bl	800263a <HAL_ADC_Stop>

	//Turn off PWM square waves
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80015d8:	2100      	movs	r1, #0
 80015da:	4806      	ldr	r0, [pc, #24]	; (80015f4 <read_conductivity_sensor+0x60>)
 80015dc:	f004 fbc4 	bl	8005d68 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_4);
 80015e0:	210c      	movs	r1, #12
 80015e2:	4804      	ldr	r0, [pc, #16]	; (80015f4 <read_conductivity_sensor+0x60>)
 80015e4:	f004 fbc0 	bl	8005d68 <HAL_TIM_PWM_Stop>

	return data;
 80015e8:	88bb      	ldrh	r3, [r7, #4]
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	200001e8 	.word	0x200001e8
 80015f8:	200000d0 	.word	0x200000d0

080015fc <assemble_and_send_packet>:
  * @note	Function used to read peripheral sensor data (TILT-05, MPU9250, TMP117)
  * 		then send assembled data packet of raw sensor values to Radio modem.
  * @param None
  * @retval bool Status
  */
bool assemble_and_send_packet(void){
 80015fc:	b5b0      	push	{r4, r5, r7, lr}
 80015fe:	b08e      	sub	sp, #56	; 0x38
 8001600:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef radio_ret;

	temperature_data = read_temperature_sensor();
 8001602:	f7ff fc01 	bl	8000e08 <read_temperature_sensor>
 8001606:	4603      	mov	r3, r0
 8001608:	4a6a      	ldr	r2, [pc, #424]	; (80017b4 <assemble_and_send_packet+0x1b8>)
 800160a:	8013      	strh	r3, [r2, #0]

	imu_data = read_imu_sensor();
 800160c:	4c6a      	ldr	r4, [pc, #424]	; (80017b8 <assemble_and_send_packet+0x1bc>)
 800160e:	463b      	mov	r3, r7
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fd6f 	bl	80010f4 <read_imu_sensor>
 8001616:	4622      	mov	r2, r4
 8001618:	463b      	mov	r3, r7
 800161a:	681d      	ldr	r5, [r3, #0]
 800161c:	685c      	ldr	r4, [r3, #4]
 800161e:	6898      	ldr	r0, [r3, #8]
 8001620:	68d9      	ldr	r1, [r3, #12]
 8001622:	6015      	str	r5, [r2, #0]
 8001624:	6054      	str	r4, [r2, #4]
 8001626:	6090      	str	r0, [r2, #8]
 8001628:	60d1      	str	r1, [r2, #12]
 800162a:	8a1b      	ldrh	r3, [r3, #16]
 800162c:	8213      	strh	r3, [r2, #16]

	tilt_data = read_tilt_sensor();
 800162e:	4c63      	ldr	r4, [pc, #396]	; (80017bc <assemble_and_send_packet+0x1c0>)
 8001630:	463b      	mov	r3, r7
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff fef0 	bl	8001418 <read_tilt_sensor>
 8001638:	4622      	mov	r2, r4
 800163a:	463b      	mov	r3, r7
 800163c:	6818      	ldr	r0, [r3, #0]
 800163e:	6859      	ldr	r1, [r3, #4]
 8001640:	6010      	str	r0, [r2, #0]
 8001642:	6051      	str	r1, [r2, #4]
 8001644:	891b      	ldrh	r3, [r3, #8]
 8001646:	8113      	strh	r3, [r2, #8]

	cond_data = read_conductivity_sensor();
 8001648:	f7ff ffa4 	bl	8001594 <read_conductivity_sensor>
 800164c:	4603      	mov	r3, r0
 800164e:	4a5c      	ldr	r2, [pc, #368]	; (80017c0 <assemble_and_send_packet+0x1c4>)
 8001650:	8013      	strh	r3, [r2, #0]

	//pres_data = read_pressure_sensor();

	uint8_t packet[24];

	packet[0] = 23;
 8001652:	2317      	movs	r3, #23
 8001654:	773b      	strb	r3, [r7, #28]
	packet[1] = CI_Byte;
 8001656:	23ac      	movs	r3, #172	; 0xac
 8001658:	777b      	strb	r3, [r7, #29]

	/*TEMPERATURE PACKET*/
	packet[2] = temperature_data.temperature >> 8;
 800165a:	4b56      	ldr	r3, [pc, #344]	; (80017b4 <assemble_and_send_packet+0x1b8>)
 800165c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001660:	121b      	asrs	r3, r3, #8
 8001662:	b21b      	sxth	r3, r3
 8001664:	b2db      	uxtb	r3, r3
 8001666:	77bb      	strb	r3, [r7, #30]
	packet[3] = temperature_data.temperature & 0x00FF;
 8001668:	4b52      	ldr	r3, [pc, #328]	; (80017b4 <assemble_and_send_packet+0x1b8>)
 800166a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800166e:	b2db      	uxtb	r3, r3
 8001670:	77fb      	strb	r3, [r7, #31]
	packet[12] = imu_data.gyro_y >> 8;
	packet[13] = imu_data.gyro_y & 0x00FF;
	packet[14] = imu_data.gyro_z >> 8;
	packet[15] = imu_data.gyro_z & 0x00FF;
	*/
	packet[4] = imu_data.mag_x >> 8;
 8001672:	4b51      	ldr	r3, [pc, #324]	; (80017b8 <assemble_and_send_packet+0x1bc>)
 8001674:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001678:	121b      	asrs	r3, r3, #8
 800167a:	b21b      	sxth	r3, r3
 800167c:	b2db      	uxtb	r3, r3
 800167e:	f887 3020 	strb.w	r3, [r7, #32]
	packet[5] = imu_data.mag_x & 0x00FF;
 8001682:	4b4d      	ldr	r3, [pc, #308]	; (80017b8 <assemble_and_send_packet+0x1bc>)
 8001684:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001688:	b2db      	uxtb	r3, r3
 800168a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	packet[6] = imu_data.mag_y >> 8;
 800168e:	4b4a      	ldr	r3, [pc, #296]	; (80017b8 <assemble_and_send_packet+0x1bc>)
 8001690:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001694:	121b      	asrs	r3, r3, #8
 8001696:	b21b      	sxth	r3, r3
 8001698:	b2db      	uxtb	r3, r3
 800169a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	packet[7] = imu_data.mag_y & 0x00FF;
 800169e:	4b46      	ldr	r3, [pc, #280]	; (80017b8 <assemble_and_send_packet+0x1bc>)
 80016a0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	packet[8] = imu_data.mag_z >> 8;
 80016aa:	4b43      	ldr	r3, [pc, #268]	; (80017b8 <assemble_and_send_packet+0x1bc>)
 80016ac:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80016b0:	121b      	asrs	r3, r3, #8
 80016b2:	b21b      	sxth	r3, r3
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	packet[9] = imu_data.mag_z & 0x00FF;
 80016ba:	4b3f      	ldr	r3, [pc, #252]	; (80017b8 <assemble_and_send_packet+0x1bc>)
 80016bc:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	/*TILT PACKET*/
	packet[10] = tilt_data.accel_x >> 8;
 80016c6:	4b3d      	ldr	r3, [pc, #244]	; (80017bc <assemble_and_send_packet+0x1c0>)
 80016c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016cc:	121b      	asrs	r3, r3, #8
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	packet[11] = tilt_data.accel_x & 0x00FF;
 80016d6:	4b39      	ldr	r3, [pc, #228]	; (80017bc <assemble_and_send_packet+0x1c0>)
 80016d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	packet[12] = tilt_data.accel_y >> 8;
 80016e2:	4b36      	ldr	r3, [pc, #216]	; (80017bc <assemble_and_send_packet+0x1c0>)
 80016e4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016e8:	121b      	asrs	r3, r3, #8
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	packet[13] = tilt_data.accel_y & 0x00FF;
 80016f2:	4b32      	ldr	r3, [pc, #200]	; (80017bc <assemble_and_send_packet+0x1c0>)
 80016f4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	packet[14] = tilt_data.accel_z >> 8;
 80016fe:	4b2f      	ldr	r3, [pc, #188]	; (80017bc <assemble_and_send_packet+0x1c0>)
 8001700:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001704:	121b      	asrs	r3, r3, #8
 8001706:	b21b      	sxth	r3, r3
 8001708:	b2db      	uxtb	r3, r3
 800170a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	packet[15] = tilt_data.accel_z & 0x00FF;
 800170e:	4b2b      	ldr	r3, [pc, #172]	; (80017bc <assemble_and_send_packet+0x1c0>)
 8001710:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001714:	b2db      	uxtb	r3, r3
 8001716:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	packet[16] = tilt_data.pitch_x >> 8;
 800171a:	4b28      	ldr	r3, [pc, #160]	; (80017bc <assemble_and_send_packet+0x1c0>)
 800171c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001720:	121b      	asrs	r3, r3, #8
 8001722:	b21b      	sxth	r3, r3
 8001724:	b2db      	uxtb	r3, r3
 8001726:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	packet[17] = tilt_data.pitch_x & 0x00FF;
 800172a:	4b24      	ldr	r3, [pc, #144]	; (80017bc <assemble_and_send_packet+0x1c0>)
 800172c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001730:	b2db      	uxtb	r3, r3
 8001732:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	packet[18] = tilt_data.roll_y >> 8;
 8001736:	4b21      	ldr	r3, [pc, #132]	; (80017bc <assemble_and_send_packet+0x1c0>)
 8001738:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800173c:	121b      	asrs	r3, r3, #8
 800173e:	b21b      	sxth	r3, r3
 8001740:	b2db      	uxtb	r3, r3
 8001742:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	packet[19] = tilt_data.roll_y & 0x00FF;
 8001746:	4b1d      	ldr	r3, [pc, #116]	; (80017bc <assemble_and_send_packet+0x1c0>)
 8001748:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800174c:	b2db      	uxtb	r3, r3
 800174e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	/*Conductivity PACKET */
	packet[20] = cond_data.result >> 8;
 8001752:	4b1b      	ldr	r3, [pc, #108]	; (80017c0 <assemble_and_send_packet+0x1c4>)
 8001754:	881b      	ldrh	r3, [r3, #0]
 8001756:	0a1b      	lsrs	r3, r3, #8
 8001758:	b29b      	uxth	r3, r3
 800175a:	b2db      	uxtb	r3, r3
 800175c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	packet[21] = cond_data.result & 0x00FF;
 8001760:	4b17      	ldr	r3, [pc, #92]	; (80017c0 <assemble_and_send_packet+0x1c4>)
 8001762:	881b      	ldrh	r3, [r3, #0]
 8001764:	b2db      	uxtb	r3, r3
 8001766:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

	/*Pressure PACKET*/
	packet[22] = pres_data.pressure_result >> 8;
 800176a:	4b16      	ldr	r3, [pc, #88]	; (80017c4 <assemble_and_send_packet+0x1c8>)
 800176c:	881b      	ldrh	r3, [r3, #0]
 800176e:	0a1b      	lsrs	r3, r3, #8
 8001770:	b29b      	uxth	r3, r3
 8001772:	b2db      	uxtb	r3, r3
 8001774:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	packet[23] = pres_data.pressure_result & 0x00FF;
 8001778:	4b12      	ldr	r3, [pc, #72]	; (80017c4 <assemble_and_send_packet+0x1c8>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	b2db      	uxtb	r3, r3
 800177e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	radio_ret = HAL_UART_Transmit(&huart2, packet, packet[0] + 1, 100);
 8001782:	7f3b      	ldrb	r3, [r7, #28]
 8001784:	b29b      	uxth	r3, r3
 8001786:	3301      	adds	r3, #1
 8001788:	b29a      	uxth	r2, r3
 800178a:	f107 011c 	add.w	r1, r7, #28
 800178e:	2364      	movs	r3, #100	; 0x64
 8001790:	480d      	ldr	r0, [pc, #52]	; (80017c8 <assemble_and_send_packet+0x1cc>)
 8001792:	f005 f90b 	bl	80069ac <HAL_UART_Transmit>
 8001796:	4603      	mov	r3, r0
 8001798:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	if(radio_ret == HAL_OK){
 800179c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d101      	bne.n	80017a8 <assemble_and_send_packet+0x1ac>
		return true;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e000      	b.n	80017aa <assemble_and_send_packet+0x1ae>
	}
	return false;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3738      	adds	r7, #56	; 0x38
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bdb0      	pop	{r4, r5, r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000064 	.word	0x20000064
 80017b8:	200000b8 	.word	0x200000b8
 80017bc:	20000134 	.word	0x20000134
 80017c0:	20000268 	.word	0x20000268
 80017c4:	200000b4 	.word	0x200000b4
 80017c8:	2000026c 	.word	0x2000026c

080017cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d0:	b672      	cpsid	i
}
 80017d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d4:	e7fe      	b.n	80017d4 <Error_Handler+0x8>
	...

080017d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017de:	4b20      	ldr	r3, [pc, #128]	; (8001860 <HAL_MspInit+0x88>)
 80017e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017e2:	4a1f      	ldr	r2, [pc, #124]	; (8001860 <HAL_MspInit+0x88>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6613      	str	r3, [r2, #96]	; 0x60
 80017ea:	4b1d      	ldr	r3, [pc, #116]	; (8001860 <HAL_MspInit+0x88>)
 80017ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017f6:	4b1a      	ldr	r3, [pc, #104]	; (8001860 <HAL_MspInit+0x88>)
 80017f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017fa:	4a19      	ldr	r2, [pc, #100]	; (8001860 <HAL_MspInit+0x88>)
 80017fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001800:	6593      	str	r3, [r2, #88]	; 0x58
 8001802:	4b17      	ldr	r3, [pc, #92]	; (8001860 <HAL_MspInit+0x88>)
 8001804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800180a:	603b      	str	r3, [r7, #0]
 800180c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 800180e:	2200      	movs	r2, #0
 8001810:	2101      	movs	r1, #1
 8001812:	f06f 000b 	mvn.w	r0, #11
 8001816:	f001 fe18 	bl	800344a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2101      	movs	r1, #1
 800181e:	f06f 000a 	mvn.w	r0, #10
 8001822:	f001 fe12 	bl	800344a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	2101      	movs	r1, #1
 800182a:	f06f 0009 	mvn.w	r0, #9
 800182e:	f001 fe0c 	bl	800344a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8001832:	2200      	movs	r2, #0
 8001834:	2101      	movs	r1, #1
 8001836:	f06f 0004 	mvn.w	r0, #4
 800183a:	f001 fe06 	bl	800344a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 800183e:	2200      	movs	r2, #0
 8001840:	2101      	movs	r1, #1
 8001842:	f06f 0003 	mvn.w	r0, #3
 8001846:	f001 fe00 	bl	800344a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 800184a:	2200      	movs	r2, #0
 800184c:	2101      	movs	r1, #1
 800184e:	f06f 0001 	mvn.w	r0, #1
 8001852:	f001 fdfa 	bl	800344a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40021000 	.word	0x40021000

08001864 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b0a2      	sub	sp, #136	; 0x88
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800187c:	f107 0314 	add.w	r3, r7, #20
 8001880:	2260      	movs	r2, #96	; 0x60
 8001882:	2100      	movs	r1, #0
 8001884:	4618      	mov	r0, r3
 8001886:	f006 f909 	bl	8007a9c <memset>
  if(hadc->Instance==ADC1)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a25      	ldr	r2, [pc, #148]	; (8001924 <HAL_ADC_MspInit+0xc0>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d143      	bne.n	800191c <HAL_ADC_MspInit+0xb8>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001894:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001898:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800189a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800189e:	66bb      	str	r3, [r7, #104]	; 0x68
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80018a0:	2302      	movs	r3, #2
 80018a2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80018a4:	2301      	movs	r3, #1
 80018a6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80018a8:	2308      	movs	r3, #8
 80018aa:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80018ac:	2307      	movs	r3, #7
 80018ae:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80018b0:	2302      	movs	r3, #2
 80018b2:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80018b4:	2302      	movs	r3, #2
 80018b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80018b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018bc:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	4618      	mov	r0, r3
 80018c4:	f003 fbae 	bl	8005024 <HAL_RCCEx_PeriphCLKConfig>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80018ce:	f7ff ff7d 	bl	80017cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80018d2:	4b15      	ldr	r3, [pc, #84]	; (8001928 <HAL_ADC_MspInit+0xc4>)
 80018d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d6:	4a14      	ldr	r2, [pc, #80]	; (8001928 <HAL_ADC_MspInit+0xc4>)
 80018d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018de:	4b12      	ldr	r3, [pc, #72]	; (8001928 <HAL_ADC_MspInit+0xc4>)
 80018e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <HAL_ADC_MspInit+0xc4>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ee:	4a0e      	ldr	r2, [pc, #56]	; (8001928 <HAL_ADC_MspInit+0xc4>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f6:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <HAL_ADC_MspInit+0xc4>)
 80018f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001902:	2301      	movs	r3, #1
 8001904:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001906:	230b      	movs	r3, #11
 8001908:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001912:	4619      	mov	r1, r3
 8001914:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001918:	f001 fe4c 	bl	80035b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800191c:	bf00      	nop
 800191e:	3788      	adds	r7, #136	; 0x88
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	50040000 	.word	0x50040000
 8001928:	40021000 	.word	0x40021000

0800192c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b0a2      	sub	sp, #136	; 0x88
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001934:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]
 8001942:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	2260      	movs	r2, #96	; 0x60
 800194a:	2100      	movs	r1, #0
 800194c:	4618      	mov	r0, r3
 800194e:	f006 f8a5 	bl	8007a9c <memset>
  if(hi2c->Instance==I2C3)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a20      	ldr	r2, [pc, #128]	; (80019d8 <HAL_I2C_MspInit+0xac>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d138      	bne.n	80019ce <HAL_I2C_MspInit+0xa2>
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800195c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001960:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001962:	2300      	movs	r3, #0
 8001964:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001966:	f107 0314 	add.w	r3, r7, #20
 800196a:	4618      	mov	r0, r3
 800196c:	f003 fb5a 	bl	8005024 <HAL_RCCEx_PeriphCLKConfig>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001976:	f7ff ff29 	bl	80017cc <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800197a:	4b18      	ldr	r3, [pc, #96]	; (80019dc <HAL_I2C_MspInit+0xb0>)
 800197c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800197e:	4a17      	ldr	r2, [pc, #92]	; (80019dc <HAL_I2C_MspInit+0xb0>)
 8001980:	f043 0304 	orr.w	r3, r3, #4
 8001984:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001986:	4b15      	ldr	r3, [pc, #84]	; (80019dc <HAL_I2C_MspInit+0xb0>)
 8001988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	613b      	str	r3, [r7, #16]
 8001990:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001992:	2303      	movs	r3, #3
 8001994:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001996:	2312      	movs	r3, #18
 8001998:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199e:	2303      	movs	r3, #3
 80019a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80019a4:	2304      	movs	r3, #4
 80019a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019aa:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80019ae:	4619      	mov	r1, r3
 80019b0:	480b      	ldr	r0, [pc, #44]	; (80019e0 <HAL_I2C_MspInit+0xb4>)
 80019b2:	f001 fdff 	bl	80035b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80019b6:	4b09      	ldr	r3, [pc, #36]	; (80019dc <HAL_I2C_MspInit+0xb0>)
 80019b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ba:	4a08      	ldr	r2, [pc, #32]	; (80019dc <HAL_I2C_MspInit+0xb0>)
 80019bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80019c0:	6593      	str	r3, [r2, #88]	; 0x58
 80019c2:	4b06      	ldr	r3, [pc, #24]	; (80019dc <HAL_I2C_MspInit+0xb0>)
 80019c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80019ce:	bf00      	nop
 80019d0:	3788      	adds	r7, #136	; 0x88
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40005c00 	.word	0x40005c00
 80019dc:	40021000 	.word	0x40021000
 80019e0:	48000800 	.word	0x48000800

080019e4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b09a      	sub	sp, #104	; 0x68
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019ec:	f107 0308 	add.w	r3, r7, #8
 80019f0:	2260      	movs	r2, #96	; 0x60
 80019f2:	2100      	movs	r1, #0
 80019f4:	4618      	mov	r0, r3
 80019f6:	f006 f851 	bl	8007a9c <memset>
  if(hrtc->Instance==RTC)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a13      	ldr	r2, [pc, #76]	; (8001a4c <HAL_RTC_MspInit+0x68>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d11f      	bne.n	8001a44 <HAL_RTC_MspInit+0x60>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001a04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a08:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001a0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a0e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a10:	f107 0308 	add.w	r3, r7, #8
 8001a14:	4618      	mov	r0, r3
 8001a16:	f003 fb05 	bl	8005024 <HAL_RCCEx_PeriphCLKConfig>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001a20:	f7ff fed4 	bl	80017cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a24:	4b0a      	ldr	r3, [pc, #40]	; (8001a50 <HAL_RTC_MspInit+0x6c>)
 8001a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a2a:	4a09      	ldr	r2, [pc, #36]	; (8001a50 <HAL_RTC_MspInit+0x6c>)
 8001a2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001a34:	2200      	movs	r2, #0
 8001a36:	2100      	movs	r1, #0
 8001a38:	2003      	movs	r0, #3
 8001a3a:	f001 fd06 	bl	800344a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001a3e:	2003      	movs	r0, #3
 8001a40:	f001 fd1f 	bl	8003482 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001a44:	bf00      	nop
 8001a46:	3768      	adds	r7, #104	; 0x68
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40002800 	.word	0x40002800
 8001a50:	40021000 	.word	0x40021000

08001a54 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0a      	ldr	r2, [pc, #40]	; (8001a8c <HAL_TIM_PWM_MspInit+0x38>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d10b      	bne.n	8001a7e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a66:	4b0a      	ldr	r3, [pc, #40]	; (8001a90 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a6a:	4a09      	ldr	r2, [pc, #36]	; (8001a90 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a70:	6613      	str	r3, [r2, #96]	; 0x60
 8001a72:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001a7e:	bf00      	nop
 8001a80:	3714      	adds	r7, #20
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	40012c00 	.word	0x40012c00
 8001a90:	40021000 	.word	0x40021000

08001a94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b088      	sub	sp, #32
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9c:	f107 030c 	add.w	r3, r7, #12
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a12      	ldr	r2, [pc, #72]	; (8001afc <HAL_TIM_MspPostInit+0x68>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d11d      	bne.n	8001af2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab6:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <HAL_TIM_MspPostInit+0x6c>)
 8001ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aba:	4a11      	ldr	r2, [pc, #68]	; (8001b00 <HAL_TIM_MspPostInit+0x6c>)
 8001abc:	f043 0301 	orr.w	r3, r3, #1
 8001ac0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <HAL_TIM_MspPostInit+0x6c>)
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	60bb      	str	r3, [r7, #8]
 8001acc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8001ace:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8001ad2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001adc:	2300      	movs	r3, #0
 8001ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae4:	f107 030c 	add.w	r3, r7, #12
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aee:	f001 fd61 	bl	80035b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001af2:	bf00      	nop
 8001af4:	3720      	adds	r7, #32
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40012c00 	.word	0x40012c00
 8001b00:	40021000 	.word	0x40021000

08001b04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b0a4      	sub	sp, #144	; 0x90
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	60da      	str	r2, [r3, #12]
 8001b1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b1c:	f107 031c 	add.w	r3, r7, #28
 8001b20:	2260      	movs	r2, #96	; 0x60
 8001b22:	2100      	movs	r1, #0
 8001b24:	4618      	mov	r0, r3
 8001b26:	f005 ffb9 	bl	8007a9c <memset>
  if(huart->Instance==USART1)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a46      	ldr	r2, [pc, #280]	; (8001c48 <HAL_UART_MspInit+0x144>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d144      	bne.n	8001bbe <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001b34:	2301      	movs	r3, #1
 8001b36:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b3c:	f107 031c 	add.w	r3, r7, #28
 8001b40:	4618      	mov	r0, r3
 8001b42:	f003 fa6f 	bl	8005024 <HAL_RCCEx_PeriphCLKConfig>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b4c:	f7ff fe3e 	bl	80017cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b50:	4b3e      	ldr	r3, [pc, #248]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001b52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b54:	4a3d      	ldr	r2, [pc, #244]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001b56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b5a:	6613      	str	r3, [r2, #96]	; 0x60
 8001b5c:	4b3b      	ldr	r3, [pc, #236]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b64:	61bb      	str	r3, [r7, #24]
 8001b66:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b68:	4b38      	ldr	r3, [pc, #224]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6c:	4a37      	ldr	r2, [pc, #220]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001b6e:	f043 0301 	orr.w	r3, r3, #1
 8001b72:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b74:	4b35      	ldr	r3, [pc, #212]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	617b      	str	r3, [r7, #20]
 8001b7e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b80:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b84:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b86:	2302      	movs	r3, #2
 8001b88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b92:	2303      	movs	r3, #3
 8001b94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b98:	2307      	movs	r3, #7
 8001b9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b9e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ba8:	f001 fd04 	bl	80035b4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001bac:	2200      	movs	r2, #0
 8001bae:	2100      	movs	r1, #0
 8001bb0:	2025      	movs	r0, #37	; 0x25
 8001bb2:	f001 fc4a 	bl	800344a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001bb6:	2025      	movs	r0, #37	; 0x25
 8001bb8:	f001 fc63 	bl	8003482 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bbc:	e03f      	b.n	8001c3e <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a23      	ldr	r2, [pc, #140]	; (8001c50 <HAL_UART_MspInit+0x14c>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d13a      	bne.n	8001c3e <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bd0:	f107 031c 	add.w	r3, r7, #28
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f003 fa25 	bl	8005024 <HAL_RCCEx_PeriphCLKConfig>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8001be0:	f7ff fdf4 	bl	80017cc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001be4:	4b19      	ldr	r3, [pc, #100]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001be6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be8:	4a18      	ldr	r2, [pc, #96]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001bea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bee:	6593      	str	r3, [r2, #88]	; 0x58
 8001bf0:	4b16      	ldr	r3, [pc, #88]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf8:	613b      	str	r3, [r7, #16]
 8001bfa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfc:	4b13      	ldr	r3, [pc, #76]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001bfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c00:	4a12      	ldr	r2, [pc, #72]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c08:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <HAL_UART_MspInit+0x148>)
 8001c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c14:	2304      	movs	r3, #4
 8001c16:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c18:	2312      	movs	r3, #18
 8001c1a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c24:	2303      	movs	r3, #3
 8001c26:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c2a:	2307      	movs	r3, #7
 8001c2c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c30:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001c34:	4619      	mov	r1, r3
 8001c36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c3a:	f001 fcbb 	bl	80035b4 <HAL_GPIO_Init>
}
 8001c3e:	bf00      	nop
 8001c40:	3790      	adds	r7, #144	; 0x90
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40013800 	.word	0x40013800
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40004400 	.word	0x40004400

08001c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c58:	e7fe      	b.n	8001c58 <NMI_Handler+0x4>

08001c5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c5e:	e7fe      	b.n	8001c5e <HardFault_Handler+0x4>

08001c60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c64:	e7fe      	b.n	8001c64 <MemManage_Handler+0x4>

08001c66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c66:	b480      	push	{r7}
 8001c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c6a:	e7fe      	b.n	8001c6a <BusFault_Handler+0x4>

08001c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c70:	e7fe      	b.n	8001c70 <UsageFault_Handler+0x4>

08001c72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c72:	b480      	push	{r7}
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ca0:	f000 f8c6 	bl	8001e30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ca4:	bf00      	nop
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001cac:	4802      	ldr	r0, [pc, #8]	; (8001cb8 <RTC_WKUP_IRQHandler+0x10>)
 8001cae:	f003 fef5 	bl	8005a9c <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	200001c4 	.word	0x200001c4

08001cbc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001cc0:	4802      	ldr	r0, [pc, #8]	; (8001ccc <USART1_IRQHandler+0x10>)
 8001cc2:	f004 ff4b 	bl	8006b5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000140 	.word	0x20000140

08001cd0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001cd4:	4b15      	ldr	r3, [pc, #84]	; (8001d2c <SystemInit+0x5c>)
 8001cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cda:	4a14      	ldr	r2, [pc, #80]	; (8001d2c <SystemInit+0x5c>)
 8001cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001ce4:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <SystemInit+0x60>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a11      	ldr	r2, [pc, #68]	; (8001d30 <SystemInit+0x60>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001cf0:	4b0f      	ldr	r3, [pc, #60]	; (8001d30 <SystemInit+0x60>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <SystemInit+0x60>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a0d      	ldr	r2, [pc, #52]	; (8001d30 <SystemInit+0x60>)
 8001cfc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001d00:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001d04:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001d06:	4b0a      	ldr	r3, [pc, #40]	; (8001d30 <SystemInit+0x60>)
 8001d08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d0c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d0e:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <SystemInit+0x60>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a07      	ldr	r2, [pc, #28]	; (8001d30 <SystemInit+0x60>)
 8001d14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d18:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001d1a:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <SystemInit+0x60>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	619a      	str	r2, [r3, #24]
}
 8001d20:	bf00      	nop
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	e000ed00 	.word	0xe000ed00
 8001d30:	40021000 	.word	0x40021000

08001d34 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d6c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d38:	f7ff ffca 	bl	8001cd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001d3c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001d3e:	e003      	b.n	8001d48 <LoopCopyDataInit>

08001d40 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001d40:	4b0b      	ldr	r3, [pc, #44]	; (8001d70 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001d42:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001d44:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001d46:	3104      	adds	r1, #4

08001d48 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001d48:	480a      	ldr	r0, [pc, #40]	; (8001d74 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001d4c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001d4e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001d50:	d3f6      	bcc.n	8001d40 <CopyDataInit>
	ldr	r2, =_sbss
 8001d52:	4a0a      	ldr	r2, [pc, #40]	; (8001d7c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001d54:	e002      	b.n	8001d5c <LoopFillZerobss>

08001d56 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001d56:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001d58:	f842 3b04 	str.w	r3, [r2], #4

08001d5c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001d5c:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <LoopForever+0x16>)
	cmp	r2, r3
 8001d5e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001d60:	d3f9      	bcc.n	8001d56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d62:	f005 fe77 	bl	8007a54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d66:	f7fe fbb5 	bl	80004d4 <main>

08001d6a <LoopForever>:

LoopForever:
    b LoopForever
 8001d6a:	e7fe      	b.n	8001d6a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d6c:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8001d70:	08007b34 	.word	0x08007b34
	ldr	r0, =_sdata
 8001d74:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001d78:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8001d7c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8001d80:	200002f4 	.word	0x200002f4

08001d84 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d84:	e7fe      	b.n	8001d84 <ADC1_IRQHandler>

08001d86 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b082      	sub	sp, #8
 8001d8a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d90:	2003      	movs	r0, #3
 8001d92:	f001 fb4f 	bl	8003434 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d96:	2000      	movs	r0, #0
 8001d98:	f000 f80e 	bl	8001db8 <HAL_InitTick>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d002      	beq.n	8001da8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	71fb      	strb	r3, [r7, #7]
 8001da6:	e001      	b.n	8001dac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001da8:	f7ff fd16 	bl	80017d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001dac:	79fb      	ldrb	r3, [r7, #7]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
	...

08001db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001dc4:	4b17      	ldr	r3, [pc, #92]	; (8001e24 <HAL_InitTick+0x6c>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d023      	beq.n	8001e14 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001dcc:	4b16      	ldr	r3, [pc, #88]	; (8001e28 <HAL_InitTick+0x70>)
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	4b14      	ldr	r3, [pc, #80]	; (8001e24 <HAL_InitTick+0x6c>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dda:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de2:	4618      	mov	r0, r3
 8001de4:	f001 fb5b 	bl	800349e <HAL_SYSTICK_Config>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d10f      	bne.n	8001e0e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2b0f      	cmp	r3, #15
 8001df2:	d809      	bhi.n	8001e08 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001df4:	2200      	movs	r2, #0
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dfc:	f001 fb25 	bl	800344a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e00:	4a0a      	ldr	r2, [pc, #40]	; (8001e2c <HAL_InitTick+0x74>)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6013      	str	r3, [r2, #0]
 8001e06:	e007      	b.n	8001e18 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	73fb      	strb	r3, [r7, #15]
 8001e0c:	e004      	b.n	8001e18 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	73fb      	strb	r3, [r7, #15]
 8001e12:	e001      	b.n	8001e18 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000008 	.word	0x20000008
 8001e28:	20000000 	.word	0x20000000
 8001e2c:	20000004 	.word	0x20000004

08001e30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e34:	4b06      	ldr	r3, [pc, #24]	; (8001e50 <HAL_IncTick+0x20>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <HAL_IncTick+0x24>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4413      	add	r3, r2
 8001e40:	4a04      	ldr	r2, [pc, #16]	; (8001e54 <HAL_IncTick+0x24>)
 8001e42:	6013      	str	r3, [r2, #0]
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	20000008 	.word	0x20000008
 8001e54:	200002f0 	.word	0x200002f0

08001e58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e5c:	4b03      	ldr	r3, [pc, #12]	; (8001e6c <HAL_GetTick+0x14>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	200002f0 	.word	0x200002f0

08001e70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e78:	f7ff ffee 	bl	8001e58 <HAL_GetTick>
 8001e7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e88:	d005      	beq.n	8001e96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e8a:	4b0a      	ldr	r3, [pc, #40]	; (8001eb4 <HAL_Delay+0x44>)
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	4413      	add	r3, r2
 8001e94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e96:	bf00      	nop
 8001e98:	f7ff ffde 	bl	8001e58 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d8f7      	bhi.n	8001e98 <HAL_Delay+0x28>
  {
  }
}
 8001ea8:	bf00      	nop
 8001eaa:	bf00      	nop
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	20000008 	.word	0x20000008

08001eb8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	609a      	str	r2, [r3, #8]
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
 8001ee6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b087      	sub	sp, #28
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	60b9      	str	r1, [r7, #8]
 8001f2a:	607a      	str	r2, [r7, #4]
 8001f2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	3360      	adds	r3, #96	; 0x60
 8001f32:	461a      	mov	r2, r3
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4413      	add	r3, r2
 8001f3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <LL_ADC_SetOffset+0x44>)
 8001f42:	4013      	ands	r3, r2
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001f4a:	683a      	ldr	r2, [r7, #0]
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001f58:	bf00      	nop
 8001f5a:	371c      	adds	r7, #28
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr
 8001f64:	03fff000 	.word	0x03fff000

08001f68 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	3360      	adds	r3, #96	; 0x60
 8001f76:	461a      	mov	r2, r3
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3714      	adds	r7, #20
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b087      	sub	sp, #28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	3360      	adds	r3, #96	; 0x60
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	4413      	add	r3, r2
 8001fac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	431a      	orrs	r2, r3
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001fbe:	bf00      	nop
 8001fc0:	371c      	adds	r7, #28
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e000      	b.n	8001fe4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b087      	sub	sp, #28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	3330      	adds	r3, #48	; 0x30
 8002000:	461a      	mov	r2, r3
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	0a1b      	lsrs	r3, r3, #8
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	f003 030c 	and.w	r3, r3, #12
 800200c:	4413      	add	r3, r2
 800200e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	f003 031f 	and.w	r3, r3, #31
 800201a:	211f      	movs	r1, #31
 800201c:	fa01 f303 	lsl.w	r3, r1, r3
 8002020:	43db      	mvns	r3, r3
 8002022:	401a      	ands	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	0e9b      	lsrs	r3, r3, #26
 8002028:	f003 011f 	and.w	r1, r3, #31
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	f003 031f 	and.w	r3, r3, #31
 8002032:	fa01 f303 	lsl.w	r3, r1, r3
 8002036:	431a      	orrs	r2, r3
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800203c:	bf00      	nop
 800203e:	371c      	adds	r7, #28
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002048:	b480      	push	{r7}
 800204a:	b087      	sub	sp, #28
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	3314      	adds	r3, #20
 8002058:	461a      	mov	r2, r3
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	0e5b      	lsrs	r3, r3, #25
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	4413      	add	r3, r2
 8002066:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	0d1b      	lsrs	r3, r3, #20
 8002070:	f003 031f 	and.w	r3, r3, #31
 8002074:	2107      	movs	r1, #7
 8002076:	fa01 f303 	lsl.w	r3, r1, r3
 800207a:	43db      	mvns	r3, r3
 800207c:	401a      	ands	r2, r3
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	0d1b      	lsrs	r3, r3, #20
 8002082:	f003 031f 	and.w	r3, r3, #31
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	fa01 f303 	lsl.w	r3, r1, r3
 800208c:	431a      	orrs	r2, r3
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002092:	bf00      	nop
 8002094:	371c      	adds	r7, #28
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b8:	43db      	mvns	r3, r3
 80020ba:	401a      	ands	r2, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f003 0318 	and.w	r3, r3, #24
 80020c2:	4908      	ldr	r1, [pc, #32]	; (80020e4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80020c4:	40d9      	lsrs	r1, r3
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	400b      	ands	r3, r1
 80020ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ce:	431a      	orrs	r2, r3
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80020d6:	bf00      	nop
 80020d8:	3714      	adds	r7, #20
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	0007ffff 	.word	0x0007ffff

080020e8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80020f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	6093      	str	r3, [r2, #8]
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800211c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002120:	d101      	bne.n	8002126 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002122:	2301      	movs	r3, #1
 8002124:	e000      	b.n	8002128 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002144:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002148:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002170:	d101      	bne.n	8002176 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002172:	2301      	movs	r3, #1
 8002174:	e000      	b.n	8002178 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002194:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002198:	f043 0201 	orr.w	r2, r3, #1
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80021bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021c0:	f043 0202 	orr.w	r2, r3, #2
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d101      	bne.n	80021ec <LL_ADC_IsEnabled+0x18>
 80021e8:	2301      	movs	r3, #1
 80021ea:	e000      	b.n	80021ee <LL_ADC_IsEnabled+0x1a>
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80021fa:	b480      	push	{r7}
 80021fc:	b083      	sub	sp, #12
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b02      	cmp	r3, #2
 800220c:	d101      	bne.n	8002212 <LL_ADC_IsDisableOngoing+0x18>
 800220e:	2301      	movs	r3, #1
 8002210:	e000      	b.n	8002214 <LL_ADC_IsDisableOngoing+0x1a>
 8002212:	2300      	movs	r3, #0
}
 8002214:	4618      	mov	r0, r3
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002230:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002234:	f043 0204 	orr.w	r2, r3, #4
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002258:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800225c:	f043 0210 	orr.w	r2, r3, #16
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f003 0304 	and.w	r3, r3, #4
 8002280:	2b04      	cmp	r3, #4
 8002282:	d101      	bne.n	8002288 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002284:	2301      	movs	r3, #1
 8002286:	e000      	b.n	800228a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022a6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022aa:	f043 0220 	orr.w	r2, r3, #32
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	f003 0308 	and.w	r3, r3, #8
 80022ce:	2b08      	cmp	r3, #8
 80022d0:	d101      	bne.n	80022d6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80022d2:	2301      	movs	r3, #1
 80022d4:	e000      	b.n	80022d8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	4618      	mov	r0, r3
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b088      	sub	sp, #32
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ec:	2300      	movs	r3, #0
 80022ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e12c      	b.n	8002558 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	691b      	ldr	r3, [r3, #16]
 8002302:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002308:	2b00      	cmp	r3, #0
 800230a:	d109      	bne.n	8002320 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f7ff faa9 	bl	8001864 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff fef1 	bl	800210c <LL_ADC_IsDeepPowerDownEnabled>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d004      	beq.n	800233a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff fed7 	bl	80020e8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff ff0c 	bl	800215c <LL_ADC_IsInternalRegulatorEnabled>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d115      	bne.n	8002376 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff fef0 	bl	8002134 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002354:	4b82      	ldr	r3, [pc, #520]	; (8002560 <HAL_ADC_Init+0x27c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	099b      	lsrs	r3, r3, #6
 800235a:	4a82      	ldr	r2, [pc, #520]	; (8002564 <HAL_ADC_Init+0x280>)
 800235c:	fba2 2303 	umull	r2, r3, r2, r3
 8002360:	099b      	lsrs	r3, r3, #6
 8002362:	3301      	adds	r3, #1
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002368:	e002      	b.n	8002370 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	3b01      	subs	r3, #1
 800236e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1f9      	bne.n	800236a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff feee 	bl	800215c <LL_ADC_IsInternalRegulatorEnabled>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10d      	bne.n	80023a2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800238a:	f043 0210 	orr.w	r2, r3, #16
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002396:	f043 0201 	orr.w	r2, r3, #1
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff ff62 	bl	8002270 <LL_ADC_REG_IsConversionOngoing>
 80023ac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b2:	f003 0310 	and.w	r3, r3, #16
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	f040 80c5 	bne.w	8002546 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f040 80c1 	bne.w	8002546 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80023cc:	f043 0202 	orr.w	r2, r3, #2
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff fefb 	bl	80021d4 <LL_ADC_IsEnabled>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d10b      	bne.n	80023fc <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023e4:	4860      	ldr	r0, [pc, #384]	; (8002568 <HAL_ADC_Init+0x284>)
 80023e6:	f7ff fef5 	bl	80021d4 <LL_ADC_IsEnabled>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d105      	bne.n	80023fc <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	4619      	mov	r1, r3
 80023f6:	485d      	ldr	r0, [pc, #372]	; (800256c <HAL_ADC_Init+0x288>)
 80023f8:	f7ff fd5e 	bl	8001eb8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	7e5b      	ldrb	r3, [r3, #25]
 8002400:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002406:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800240c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002412:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3020 	ldrb.w	r3, [r3, #32]
 800241a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800241c:	4313      	orrs	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d106      	bne.n	8002438 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242e:	3b01      	subs	r3, #1
 8002430:	045b      	lsls	r3, r3, #17
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	4313      	orrs	r3, r2
 8002436:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243c:	2b00      	cmp	r3, #0
 800243e:	d009      	beq.n	8002454 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002444:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800244c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	4313      	orrs	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	68da      	ldr	r2, [r3, #12]
 800245a:	4b45      	ldr	r3, [pc, #276]	; (8002570 <HAL_ADC_Init+0x28c>)
 800245c:	4013      	ands	r3, r2
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	6812      	ldr	r2, [r2, #0]
 8002462:	69b9      	ldr	r1, [r7, #24]
 8002464:	430b      	orrs	r3, r1
 8002466:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff feff 	bl	8002270 <LL_ADC_REG_IsConversionOngoing>
 8002472:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff ff20 	bl	80022be <LL_ADC_INJ_IsConversionOngoing>
 800247e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d13d      	bne.n	8002502 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d13a      	bne.n	8002502 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002490:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002498:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800249a:	4313      	orrs	r3, r2
 800249c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024a8:	f023 0302 	bic.w	r3, r3, #2
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	6812      	ldr	r2, [r2, #0]
 80024b0:	69b9      	ldr	r1, [r7, #24]
 80024b2:	430b      	orrs	r3, r1
 80024b4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d118      	bne.n	80024f2 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80024ca:	f023 0304 	bic.w	r3, r3, #4
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80024d6:	4311      	orrs	r1, r2
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80024dc:	4311      	orrs	r1, r2
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80024e2:	430a      	orrs	r2, r1
 80024e4:	431a      	orrs	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f042 0201 	orr.w	r2, r2, #1
 80024ee:	611a      	str	r2, [r3, #16]
 80024f0:	e007      	b.n	8002502 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	691a      	ldr	r2, [r3, #16]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f022 0201 	bic.w	r2, r2, #1
 8002500:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	691b      	ldr	r3, [r3, #16]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d10c      	bne.n	8002524 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002510:	f023 010f 	bic.w	r1, r3, #15
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	69db      	ldr	r3, [r3, #28]
 8002518:	1e5a      	subs	r2, r3, #1
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	631a      	str	r2, [r3, #48]	; 0x30
 8002522:	e007      	b.n	8002534 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 020f 	bic.w	r2, r2, #15
 8002532:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002538:	f023 0303 	bic.w	r3, r3, #3
 800253c:	f043 0201 	orr.w	r2, r3, #1
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	655a      	str	r2, [r3, #84]	; 0x54
 8002544:	e007      	b.n	8002556 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800254a:	f043 0210 	orr.w	r2, r3, #16
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002556:	7ffb      	ldrb	r3, [r7, #31]
}
 8002558:	4618      	mov	r0, r3
 800255a:	3720      	adds	r7, #32
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	20000000 	.word	0x20000000
 8002564:	053e2d63 	.word	0x053e2d63
 8002568:	50040000 	.word	0x50040000
 800256c:	50040300 	.word	0x50040300
 8002570:	fff0c007 	.word	0xfff0c007

08002574 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff fe75 	bl	8002270 <LL_ADC_REG_IsConversionOngoing>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d14f      	bne.n	800262c <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002592:	2b01      	cmp	r3, #1
 8002594:	d101      	bne.n	800259a <HAL_ADC_Start+0x26>
 8002596:	2302      	movs	r3, #2
 8002598:	e04b      	b.n	8002632 <HAL_ADC_Start+0xbe>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2201      	movs	r2, #1
 800259e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 fdb4 	bl	8003110 <ADC_Enable>
 80025a8:	4603      	mov	r3, r0
 80025aa:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d137      	bne.n	8002622 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025b6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80025ba:	f023 0301 	bic.w	r3, r3, #1
 80025be:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025d2:	d106      	bne.n	80025e2 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025d8:	f023 0206 	bic.w	r2, r3, #6
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	659a      	str	r2, [r3, #88]	; 0x58
 80025e0:	e002      	b.n	80025e8 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	221c      	movs	r2, #28
 80025ee:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d007      	beq.n	8002616 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800260a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800260e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4618      	mov	r0, r3
 800261c:	f7ff fe00 	bl	8002220 <LL_ADC_REG_StartConversion>
 8002620:	e006      	b.n	8002630 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800262a:	e001      	b.n	8002630 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800262c:	2302      	movs	r3, #2
 800262e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002630:	7bfb      	ldrb	r3, [r7, #15]
}
 8002632:	4618      	mov	r0, r3
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b084      	sub	sp, #16
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002648:	2b01      	cmp	r3, #1
 800264a:	d101      	bne.n	8002650 <HAL_ADC_Stop+0x16>
 800264c:	2302      	movs	r3, #2
 800264e:	e023      	b.n	8002698 <HAL_ADC_Stop+0x5e>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002658:	2103      	movs	r1, #3
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 fc9c 	bl	8002f98 <ADC_ConversionStop>
 8002660:	4603      	mov	r3, r0
 8002662:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002664:	7bfb      	ldrb	r3, [r7, #15]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d111      	bne.n	800268e <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 fdb2 	bl	80031d4 <ADC_Disable>
 8002670:	4603      	mov	r3, r0
 8002672:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002674:	7bfb      	ldrb	r3, [r7, #15]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d109      	bne.n	800268e <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800267e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002682:	f023 0301 	bic.w	r3, r3, #1
 8002686:	f043 0201 	orr.w	r2, r3, #1
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002696:	7bfb      	ldrb	r3, [r7, #15]
}
 8002698:	4618      	mov	r0, r3
 800269a:	3710      	adds	r7, #16
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	2b08      	cmp	r3, #8
 80026b0:	d102      	bne.n	80026b8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80026b2:	2308      	movs	r3, #8
 80026b4:	617b      	str	r3, [r7, #20]
 80026b6:	e010      	b.n	80026da <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d007      	beq.n	80026d6 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ca:	f043 0220 	orr.w	r2, r3, #32
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e06f      	b.n	80027b6 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80026d6:	2304      	movs	r3, #4
 80026d8:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80026da:	f7ff fbbd 	bl	8001e58 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026e0:	e021      	b.n	8002726 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e8:	d01d      	beq.n	8002726 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80026ea:	f7ff fbb5 	bl	8001e58 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d302      	bcc.n	8002700 <HAL_ADC_PollForConversion+0x60>
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d112      	bne.n	8002726 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	4013      	ands	r3, r2
 800270a:	2b00      	cmp	r3, #0
 800270c:	d10b      	bne.n	8002726 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002712:	f043 0204 	orr.w	r2, r3, #4
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e047      	b.n	80027b6 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	4013      	ands	r3, r2
 8002730:	2b00      	cmp	r3, #0
 8002732:	d0d6      	beq.n	80026e2 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002738:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff fc40 	bl	8001fca <LL_ADC_REG_IsTriggerSourceSWStart>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d01c      	beq.n	800278a <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	7e5b      	ldrb	r3, [r3, #25]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d118      	bne.n	800278a <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0308 	and.w	r3, r3, #8
 8002762:	2b08      	cmp	r3, #8
 8002764:	d111      	bne.n	800278a <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800276a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002776:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d105      	bne.n	800278a <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002782:	f043 0201 	orr.w	r2, r3, #1
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	655a      	str	r2, [r3, #84]	; 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	2b08      	cmp	r3, #8
 8002796:	d104      	bne.n	80027a2 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2208      	movs	r2, #8
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	e008      	b.n	80027b4 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d103      	bne.n	80027b4 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	220c      	movs	r2, #12
 80027b2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3718      	adds	r7, #24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b0b6      	sub	sp, #216	; 0xd8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80027e8:	2300      	movs	r3, #0
 80027ea:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d101      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x22>
 80027f6:	2302      	movs	r3, #2
 80027f8:	e3b9      	b.n	8002f6e <HAL_ADC_ConfigChannel+0x796>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2201      	movs	r2, #1
 80027fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff fd32 	bl	8002270 <LL_ADC_REG_IsConversionOngoing>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	f040 839e 	bne.w	8002f50 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	2b05      	cmp	r3, #5
 800281a:	d824      	bhi.n	8002866 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	3b02      	subs	r3, #2
 8002822:	2b03      	cmp	r3, #3
 8002824:	d81b      	bhi.n	800285e <HAL_ADC_ConfigChannel+0x86>
 8002826:	a201      	add	r2, pc, #4	; (adr r2, 800282c <HAL_ADC_ConfigChannel+0x54>)
 8002828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800282c:	0800283d 	.word	0x0800283d
 8002830:	08002845 	.word	0x08002845
 8002834:	0800284d 	.word	0x0800284d
 8002838:	08002855 	.word	0x08002855
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	220c      	movs	r2, #12
 8002840:	605a      	str	r2, [r3, #4]
          break;
 8002842:	e011      	b.n	8002868 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	2212      	movs	r2, #18
 8002848:	605a      	str	r2, [r3, #4]
          break;
 800284a:	e00d      	b.n	8002868 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	2218      	movs	r2, #24
 8002850:	605a      	str	r2, [r3, #4]
          break;
 8002852:	e009      	b.n	8002868 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	f44f 7280 	mov.w	r2, #256	; 0x100
 800285a:	605a      	str	r2, [r3, #4]
          break;
 800285c:	e004      	b.n	8002868 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	2206      	movs	r2, #6
 8002862:	605a      	str	r2, [r3, #4]
          break;
 8002864:	e000      	b.n	8002868 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002866:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6818      	ldr	r0, [r3, #0]
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	6859      	ldr	r1, [r3, #4]
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	461a      	mov	r2, r3
 8002876:	f7ff fbbb 	bl	8001ff0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4618      	mov	r0, r3
 8002880:	f7ff fcf6 	bl	8002270 <LL_ADC_REG_IsConversionOngoing>
 8002884:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff fd16 	bl	80022be <LL_ADC_INJ_IsConversionOngoing>
 8002892:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002896:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800289a:	2b00      	cmp	r3, #0
 800289c:	f040 81a6 	bne.w	8002bec <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f040 81a1 	bne.w	8002bec <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6818      	ldr	r0, [r3, #0]
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	6819      	ldr	r1, [r3, #0]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	461a      	mov	r2, r3
 80028b8:	f7ff fbc6 	bl	8002048 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	695a      	ldr	r2, [r3, #20]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	08db      	lsrs	r3, r3, #3
 80028c8:	f003 0303 	and.w	r3, r3, #3
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	fa02 f303 	lsl.w	r3, r2, r3
 80028d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	2b04      	cmp	r3, #4
 80028dc:	d00a      	beq.n	80028f4 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6818      	ldr	r0, [r3, #0]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	6919      	ldr	r1, [r3, #16]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80028ee:	f7ff fb17 	bl	8001f20 <LL_ADC_SetOffset>
 80028f2:	e17b      	b.n	8002bec <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2100      	movs	r1, #0
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7ff fb34 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 8002900:	4603      	mov	r3, r0
 8002902:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002906:	2b00      	cmp	r3, #0
 8002908:	d10a      	bne.n	8002920 <HAL_ADC_ConfigChannel+0x148>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2100      	movs	r1, #0
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff fb29 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 8002916:	4603      	mov	r3, r0
 8002918:	0e9b      	lsrs	r3, r3, #26
 800291a:	f003 021f 	and.w	r2, r3, #31
 800291e:	e01e      	b.n	800295e <HAL_ADC_ConfigChannel+0x186>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2100      	movs	r1, #0
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff fb1e 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 800292c:	4603      	mov	r3, r0
 800292e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002932:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002936:	fa93 f3a3 	rbit	r3, r3
 800293a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800293e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002942:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002946:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d101      	bne.n	8002952 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800294e:	2320      	movs	r3, #32
 8002950:	e004      	b.n	800295c <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002952:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002956:	fab3 f383 	clz	r3, r3
 800295a:	b2db      	uxtb	r3, r3
 800295c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002966:	2b00      	cmp	r3, #0
 8002968:	d105      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x19e>
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	0e9b      	lsrs	r3, r3, #26
 8002970:	f003 031f 	and.w	r3, r3, #31
 8002974:	e018      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x1d0>
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002982:	fa93 f3a3 	rbit	r3, r3
 8002986:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800298a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800298e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002992:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002996:	2b00      	cmp	r3, #0
 8002998:	d101      	bne.n	800299e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800299a:	2320      	movs	r3, #32
 800299c:	e004      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800299e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029a2:	fab3 f383 	clz	r3, r3
 80029a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d106      	bne.n	80029ba <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2200      	movs	r2, #0
 80029b2:	2100      	movs	r1, #0
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff faed 	bl	8001f94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2101      	movs	r1, #1
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff fad1 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 80029c6:	4603      	mov	r3, r0
 80029c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d10a      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x20e>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2101      	movs	r1, #1
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff fac6 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 80029dc:	4603      	mov	r3, r0
 80029de:	0e9b      	lsrs	r3, r3, #26
 80029e0:	f003 021f 	and.w	r2, r3, #31
 80029e4:	e01e      	b.n	8002a24 <HAL_ADC_ConfigChannel+0x24c>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2101      	movs	r1, #1
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7ff fabb 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 80029f2:	4603      	mov	r3, r0
 80029f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029fc:	fa93 f3a3 	rbit	r3, r3
 8002a00:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002a04:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002a0c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d101      	bne.n	8002a18 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002a14:	2320      	movs	r3, #32
 8002a16:	e004      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002a18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a1c:	fab3 f383 	clz	r3, r3
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d105      	bne.n	8002a3c <HAL_ADC_ConfigChannel+0x264>
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	0e9b      	lsrs	r3, r3, #26
 8002a36:	f003 031f 	and.w	r3, r3, #31
 8002a3a:	e018      	b.n	8002a6e <HAL_ADC_ConfigChannel+0x296>
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a44:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a48:	fa93 f3a3 	rbit	r3, r3
 8002a4c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002a50:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002a54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002a58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d101      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002a60:	2320      	movs	r3, #32
 8002a62:	e004      	b.n	8002a6e <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002a64:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a68:	fab3 f383 	clz	r3, r3
 8002a6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d106      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2200      	movs	r2, #0
 8002a78:	2101      	movs	r1, #1
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff fa8a 	bl	8001f94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2102      	movs	r1, #2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff fa6e 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d10a      	bne.n	8002aac <HAL_ADC_ConfigChannel+0x2d4>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2102      	movs	r1, #2
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7ff fa63 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	0e9b      	lsrs	r3, r3, #26
 8002aa6:	f003 021f 	and.w	r2, r3, #31
 8002aaa:	e01e      	b.n	8002aea <HAL_ADC_ConfigChannel+0x312>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2102      	movs	r1, #2
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff fa58 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002abe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002ac2:	fa93 f3a3 	rbit	r3, r3
 8002ac6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002aca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002ace:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002ad2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002ada:	2320      	movs	r3, #32
 8002adc:	e004      	b.n	8002ae8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002ade:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ae2:	fab3 f383 	clz	r3, r3
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d105      	bne.n	8002b02 <HAL_ADC_ConfigChannel+0x32a>
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	0e9b      	lsrs	r3, r3, #26
 8002afc:	f003 031f 	and.w	r3, r3, #31
 8002b00:	e016      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x358>
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b0e:	fa93 f3a3 	rbit	r3, r3
 8002b12:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002b14:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b16:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002b1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d101      	bne.n	8002b26 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002b22:	2320      	movs	r3, #32
 8002b24:	e004      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002b26:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b2a:	fab3 f383 	clz	r3, r3
 8002b2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d106      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2102      	movs	r1, #2
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff fa29 	bl	8001f94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2103      	movs	r1, #3
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff fa0d 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10a      	bne.n	8002b6e <HAL_ADC_ConfigChannel+0x396>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2103      	movs	r1, #3
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff fa02 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 8002b64:	4603      	mov	r3, r0
 8002b66:	0e9b      	lsrs	r3, r3, #26
 8002b68:	f003 021f 	and.w	r2, r3, #31
 8002b6c:	e017      	b.n	8002b9e <HAL_ADC_ConfigChannel+0x3c6>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2103      	movs	r1, #3
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff f9f7 	bl	8001f68 <LL_ADC_GetOffsetChannel>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b80:	fa93 f3a3 	rbit	r3, r3
 8002b84:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002b86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b88:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002b8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d101      	bne.n	8002b94 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002b90:	2320      	movs	r3, #32
 8002b92:	e003      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002b94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b96:	fab3 f383 	clz	r3, r3
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d105      	bne.n	8002bb6 <HAL_ADC_ConfigChannel+0x3de>
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	0e9b      	lsrs	r3, r3, #26
 8002bb0:	f003 031f 	and.w	r3, r3, #31
 8002bb4:	e011      	b.n	8002bda <HAL_ADC_ConfigChannel+0x402>
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bbc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bbe:	fa93 f3a3 	rbit	r3, r3
 8002bc2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002bc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bc6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002bc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d101      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002bce:	2320      	movs	r3, #32
 8002bd0:	e003      	b.n	8002bda <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002bd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bd4:	fab3 f383 	clz	r3, r3
 8002bd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d106      	bne.n	8002bec <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2200      	movs	r2, #0
 8002be4:	2103      	movs	r1, #3
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff f9d4 	bl	8001f94 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff faef 	bl	80021d4 <LL_ADC_IsEnabled>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f040 813f 	bne.w	8002e7c <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6818      	ldr	r0, [r3, #0]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	6819      	ldr	r1, [r3, #0]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	f7ff fa48 	bl	80020a0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	4a8e      	ldr	r2, [pc, #568]	; (8002e50 <HAL_ADC_ConfigChannel+0x678>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	f040 8130 	bne.w	8002e7c <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d10b      	bne.n	8002c44 <HAL_ADC_ConfigChannel+0x46c>
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	0e9b      	lsrs	r3, r3, #26
 8002c32:	3301      	adds	r3, #1
 8002c34:	f003 031f 	and.w	r3, r3, #31
 8002c38:	2b09      	cmp	r3, #9
 8002c3a:	bf94      	ite	ls
 8002c3c:	2301      	movls	r3, #1
 8002c3e:	2300      	movhi	r3, #0
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	e019      	b.n	8002c78 <HAL_ADC_ConfigChannel+0x4a0>
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c4c:	fa93 f3a3 	rbit	r3, r3
 8002c50:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002c52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c54:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002c56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002c5c:	2320      	movs	r3, #32
 8002c5e:	e003      	b.n	8002c68 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002c60:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	3301      	adds	r3, #1
 8002c6a:	f003 031f 	and.w	r3, r3, #31
 8002c6e:	2b09      	cmp	r3, #9
 8002c70:	bf94      	ite	ls
 8002c72:	2301      	movls	r3, #1
 8002c74:	2300      	movhi	r3, #0
 8002c76:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d079      	beq.n	8002d70 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d107      	bne.n	8002c98 <HAL_ADC_ConfigChannel+0x4c0>
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	0e9b      	lsrs	r3, r3, #26
 8002c8e:	3301      	adds	r3, #1
 8002c90:	069b      	lsls	r3, r3, #26
 8002c92:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c96:	e015      	b.n	8002cc4 <HAL_ADC_ConfigChannel+0x4ec>
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ca0:	fa93 f3a3 	rbit	r3, r3
 8002ca4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002ca6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ca8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002caa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002cb0:	2320      	movs	r3, #32
 8002cb2:	e003      	b.n	8002cbc <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002cb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cb6:	fab3 f383 	clz	r3, r3
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	069b      	lsls	r3, r3, #26
 8002cc0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d109      	bne.n	8002ce4 <HAL_ADC_ConfigChannel+0x50c>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	0e9b      	lsrs	r3, r3, #26
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	f003 031f 	and.w	r3, r3, #31
 8002cdc:	2101      	movs	r1, #1
 8002cde:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce2:	e017      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x53c>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cec:	fa93 f3a3 	rbit	r3, r3
 8002cf0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002cf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cf4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002cf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002cfc:	2320      	movs	r3, #32
 8002cfe:	e003      	b.n	8002d08 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002d00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d02:	fab3 f383 	clz	r3, r3
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	3301      	adds	r3, #1
 8002d0a:	f003 031f 	and.w	r3, r3, #31
 8002d0e:	2101      	movs	r1, #1
 8002d10:	fa01 f303 	lsl.w	r3, r1, r3
 8002d14:	ea42 0103 	orr.w	r1, r2, r3
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d10a      	bne.n	8002d3a <HAL_ADC_ConfigChannel+0x562>
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	0e9b      	lsrs	r3, r3, #26
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	f003 021f 	and.w	r2, r3, #31
 8002d30:	4613      	mov	r3, r2
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	4413      	add	r3, r2
 8002d36:	051b      	lsls	r3, r3, #20
 8002d38:	e018      	b.n	8002d6c <HAL_ADC_ConfigChannel+0x594>
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d42:	fa93 f3a3 	rbit	r3, r3
 8002d46:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002d4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002d52:	2320      	movs	r3, #32
 8002d54:	e003      	b.n	8002d5e <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002d56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d58:	fab3 f383 	clz	r3, r3
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	3301      	adds	r3, #1
 8002d60:	f003 021f 	and.w	r2, r3, #31
 8002d64:	4613      	mov	r3, r2
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	4413      	add	r3, r2
 8002d6a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d6c:	430b      	orrs	r3, r1
 8002d6e:	e080      	b.n	8002e72 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d107      	bne.n	8002d8c <HAL_ADC_ConfigChannel+0x5b4>
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	0e9b      	lsrs	r3, r3, #26
 8002d82:	3301      	adds	r3, #1
 8002d84:	069b      	lsls	r3, r3, #26
 8002d86:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d8a:	e015      	b.n	8002db8 <HAL_ADC_ConfigChannel+0x5e0>
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d94:	fa93 f3a3 	rbit	r3, r3
 8002d98:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d9c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d101      	bne.n	8002da8 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002da4:	2320      	movs	r3, #32
 8002da6:	e003      	b.n	8002db0 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002daa:	fab3 f383 	clz	r3, r3
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	3301      	adds	r3, #1
 8002db2:	069b      	lsls	r3, r3, #26
 8002db4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d109      	bne.n	8002dd8 <HAL_ADC_ConfigChannel+0x600>
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	0e9b      	lsrs	r3, r3, #26
 8002dca:	3301      	adds	r3, #1
 8002dcc:	f003 031f 	and.w	r3, r3, #31
 8002dd0:	2101      	movs	r1, #1
 8002dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd6:	e017      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x630>
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dde:	6a3b      	ldr	r3, [r7, #32]
 8002de0:	fa93 f3a3 	rbit	r3, r3
 8002de4:	61fb      	str	r3, [r7, #28]
  return result;
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d101      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002df0:	2320      	movs	r3, #32
 8002df2:	e003      	b.n	8002dfc <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df6:	fab3 f383 	clz	r3, r3
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	f003 031f 	and.w	r3, r3, #31
 8002e02:	2101      	movs	r1, #1
 8002e04:	fa01 f303 	lsl.w	r3, r1, r3
 8002e08:	ea42 0103 	orr.w	r1, r2, r3
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10d      	bne.n	8002e34 <HAL_ADC_ConfigChannel+0x65c>
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	0e9b      	lsrs	r3, r3, #26
 8002e1e:	3301      	adds	r3, #1
 8002e20:	f003 021f 	and.w	r2, r3, #31
 8002e24:	4613      	mov	r3, r2
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	4413      	add	r3, r2
 8002e2a:	3b1e      	subs	r3, #30
 8002e2c:	051b      	lsls	r3, r3, #20
 8002e2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e32:	e01d      	b.n	8002e70 <HAL_ADC_ConfigChannel+0x698>
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	fa93 f3a3 	rbit	r3, r3
 8002e40:	613b      	str	r3, [r7, #16]
  return result;
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d103      	bne.n	8002e54 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002e4c:	2320      	movs	r3, #32
 8002e4e:	e005      	b.n	8002e5c <HAL_ADC_ConfigChannel+0x684>
 8002e50:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	fab3 f383 	clz	r3, r3
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	f003 021f 	and.w	r2, r3, #31
 8002e62:	4613      	mov	r3, r2
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	4413      	add	r3, r2
 8002e68:	3b1e      	subs	r3, #30
 8002e6a:	051b      	lsls	r3, r3, #20
 8002e6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e70:	430b      	orrs	r3, r1
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	6892      	ldr	r2, [r2, #8]
 8002e76:	4619      	mov	r1, r3
 8002e78:	f7ff f8e6 	bl	8002048 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	4b3d      	ldr	r3, [pc, #244]	; (8002f78 <HAL_ADC_ConfigChannel+0x7a0>)
 8002e82:	4013      	ands	r3, r2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d06c      	beq.n	8002f62 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e88:	483c      	ldr	r0, [pc, #240]	; (8002f7c <HAL_ADC_ConfigChannel+0x7a4>)
 8002e8a:	f7ff f83b 	bl	8001f04 <LL_ADC_GetCommonPathInternalCh>
 8002e8e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a3a      	ldr	r2, [pc, #232]	; (8002f80 <HAL_ADC_ConfigChannel+0x7a8>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d127      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ea0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d121      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a35      	ldr	r2, [pc, #212]	; (8002f84 <HAL_ADC_ConfigChannel+0x7ac>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d157      	bne.n	8002f62 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002eb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002eb6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002eba:	4619      	mov	r1, r3
 8002ebc:	482f      	ldr	r0, [pc, #188]	; (8002f7c <HAL_ADC_ConfigChannel+0x7a4>)
 8002ebe:	f7ff f80e 	bl	8001ede <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ec2:	4b31      	ldr	r3, [pc, #196]	; (8002f88 <HAL_ADC_ConfigChannel+0x7b0>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	099b      	lsrs	r3, r3, #6
 8002ec8:	4a30      	ldr	r2, [pc, #192]	; (8002f8c <HAL_ADC_ConfigChannel+0x7b4>)
 8002eca:	fba2 2303 	umull	r2, r3, r2, r3
 8002ece:	099b      	lsrs	r3, r3, #6
 8002ed0:	1c5a      	adds	r2, r3, #1
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	4413      	add	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002edc:	e002      	b.n	8002ee4 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1f9      	bne.n	8002ede <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002eea:	e03a      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a27      	ldr	r2, [pc, #156]	; (8002f90 <HAL_ADC_ConfigChannel+0x7b8>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d113      	bne.n	8002f1e <HAL_ADC_ConfigChannel+0x746>
 8002ef6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002efa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10d      	bne.n	8002f1e <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a1f      	ldr	r2, [pc, #124]	; (8002f84 <HAL_ADC_ConfigChannel+0x7ac>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d12a      	bne.n	8002f62 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f14:	4619      	mov	r1, r3
 8002f16:	4819      	ldr	r0, [pc, #100]	; (8002f7c <HAL_ADC_ConfigChannel+0x7a4>)
 8002f18:	f7fe ffe1 	bl	8001ede <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f1c:	e021      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a1c      	ldr	r2, [pc, #112]	; (8002f94 <HAL_ADC_ConfigChannel+0x7bc>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d11c      	bne.n	8002f62 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d116      	bne.n	8002f62 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a12      	ldr	r2, [pc, #72]	; (8002f84 <HAL_ADC_ConfigChannel+0x7ac>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d111      	bne.n	8002f62 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f42:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f46:	4619      	mov	r1, r3
 8002f48:	480c      	ldr	r0, [pc, #48]	; (8002f7c <HAL_ADC_ConfigChannel+0x7a4>)
 8002f4a:	f7fe ffc8 	bl	8001ede <LL_ADC_SetCommonPathInternalCh>
 8002f4e:	e008      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f54:	f043 0220 	orr.w	r2, r3, #32
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f6a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	37d8      	adds	r7, #216	; 0xd8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	80080000 	.word	0x80080000
 8002f7c:	50040300 	.word	0x50040300
 8002f80:	c7520000 	.word	0xc7520000
 8002f84:	50040000 	.word	0x50040000
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	053e2d63 	.word	0x053e2d63
 8002f90:	cb840000 	.word	0xcb840000
 8002f94:	80000001 	.word	0x80000001

08002f98 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b088      	sub	sp, #32
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7ff f95e 	bl	8002270 <LL_ADC_REG_IsConversionOngoing>
 8002fb4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff f97f 	bl	80022be <LL_ADC_INJ_IsConversionOngoing>
 8002fc0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d103      	bne.n	8002fd0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	f000 8098 	beq.w	8003100 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d02a      	beq.n	8003034 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	7e5b      	ldrb	r3, [r3, #25]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d126      	bne.n	8003034 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	7e1b      	ldrb	r3, [r3, #24]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d122      	bne.n	8003034 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002ff2:	e014      	b.n	800301e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	4a45      	ldr	r2, [pc, #276]	; (800310c <ADC_ConversionStop+0x174>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d90d      	bls.n	8003018 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003000:	f043 0210 	orr.w	r2, r3, #16
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800300c:	f043 0201 	orr.w	r2, r3, #1
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e074      	b.n	8003102 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	3301      	adds	r3, #1
 800301c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003028:	2b40      	cmp	r3, #64	; 0x40
 800302a:	d1e3      	bne.n	8002ff4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2240      	movs	r2, #64	; 0x40
 8003032:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	2b02      	cmp	r3, #2
 8003038:	d014      	beq.n	8003064 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4618      	mov	r0, r3
 8003040:	f7ff f916 	bl	8002270 <LL_ADC_REG_IsConversionOngoing>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00c      	beq.n	8003064 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4618      	mov	r0, r3
 8003050:	f7ff f8d3 	bl	80021fa <LL_ADC_IsDisableOngoing>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d104      	bne.n	8003064 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff f8f2 	bl	8002248 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	2b01      	cmp	r3, #1
 8003068:	d014      	beq.n	8003094 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4618      	mov	r0, r3
 8003070:	f7ff f925 	bl	80022be <LL_ADC_INJ_IsConversionOngoing>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00c      	beq.n	8003094 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f7ff f8bb 	bl	80021fa <LL_ADC_IsDisableOngoing>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d104      	bne.n	8003094 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4618      	mov	r0, r3
 8003090:	f7ff f901 	bl	8002296 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	2b02      	cmp	r3, #2
 8003098:	d005      	beq.n	80030a6 <ADC_ConversionStop+0x10e>
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	2b03      	cmp	r3, #3
 800309e:	d105      	bne.n	80030ac <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80030a0:	230c      	movs	r3, #12
 80030a2:	617b      	str	r3, [r7, #20]
        break;
 80030a4:	e005      	b.n	80030b2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80030a6:	2308      	movs	r3, #8
 80030a8:	617b      	str	r3, [r7, #20]
        break;
 80030aa:	e002      	b.n	80030b2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80030ac:	2304      	movs	r3, #4
 80030ae:	617b      	str	r3, [r7, #20]
        break;
 80030b0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80030b2:	f7fe fed1 	bl	8001e58 <HAL_GetTick>
 80030b6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80030b8:	e01b      	b.n	80030f2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80030ba:	f7fe fecd 	bl	8001e58 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b05      	cmp	r3, #5
 80030c6:	d914      	bls.n	80030f2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689a      	ldr	r2, [r3, #8]
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	4013      	ands	r3, r2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00d      	beq.n	80030f2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030da:	f043 0210 	orr.w	r2, r3, #16
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e6:	f043 0201 	orr.w	r2, r3, #1
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e007      	b.n	8003102 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	4013      	ands	r3, r2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d1dc      	bne.n	80030ba <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3720      	adds	r7, #32
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	a33fffff 	.word	0xa33fffff

08003110 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff f859 	bl	80021d4 <LL_ADC_IsEnabled>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d14d      	bne.n	80031c4 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689a      	ldr	r2, [r3, #8]
 800312e:	4b28      	ldr	r3, [pc, #160]	; (80031d0 <ADC_Enable+0xc0>)
 8003130:	4013      	ands	r3, r2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00d      	beq.n	8003152 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800313a:	f043 0210 	orr.w	r2, r3, #16
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003146:	f043 0201 	orr.w	r2, r3, #1
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e039      	b.n	80031c6 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff f814 	bl	8002184 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800315c:	f7fe fe7c 	bl	8001e58 <HAL_GetTick>
 8003160:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003162:	e028      	b.n	80031b6 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff f833 	bl	80021d4 <LL_ADC_IsEnabled>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d104      	bne.n	800317e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff f803 	bl	8002184 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800317e:	f7fe fe6b 	bl	8001e58 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d914      	bls.n	80031b6 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b01      	cmp	r3, #1
 8003198:	d00d      	beq.n	80031b6 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319e:	f043 0210 	orr.w	r2, r3, #16
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031aa:	f043 0201 	orr.w	r2, r3, #1
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e007      	b.n	80031c6 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d1cf      	bne.n	8003164 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	8000003f 	.word	0x8000003f

080031d4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff f80a 	bl	80021fa <LL_ADC_IsDisableOngoing>
 80031e6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7fe fff1 	bl	80021d4 <LL_ADC_IsEnabled>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d047      	beq.n	8003288 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d144      	bne.n	8003288 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f003 030d 	and.w	r3, r3, #13
 8003208:	2b01      	cmp	r3, #1
 800320a:	d10c      	bne.n	8003226 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4618      	mov	r0, r3
 8003212:	f7fe ffcb 	bl	80021ac <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2203      	movs	r2, #3
 800321c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800321e:	f7fe fe1b 	bl	8001e58 <HAL_GetTick>
 8003222:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003224:	e029      	b.n	800327a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800322a:	f043 0210 	orr.w	r2, r3, #16
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003236:	f043 0201 	orr.w	r2, r3, #1
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e023      	b.n	800328a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003242:	f7fe fe09 	bl	8001e58 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d914      	bls.n	800327a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00d      	beq.n	800327a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003262:	f043 0210 	orr.w	r2, r3, #16
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800326e:	f043 0201 	orr.w	r2, r3, #1
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e007      	b.n	800328a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f003 0301 	and.w	r3, r3, #1
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1dc      	bne.n	8003242 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3710      	adds	r7, #16
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
	...

08003294 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003294:	b480      	push	{r7}
 8003296:	b085      	sub	sp, #20
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032a4:	4b0c      	ldr	r3, [pc, #48]	; (80032d8 <__NVIC_SetPriorityGrouping+0x44>)
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032b0:	4013      	ands	r3, r2
 80032b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032c6:	4a04      	ldr	r2, [pc, #16]	; (80032d8 <__NVIC_SetPriorityGrouping+0x44>)
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	60d3      	str	r3, [r2, #12]
}
 80032cc:	bf00      	nop
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr
 80032d8:	e000ed00 	.word	0xe000ed00

080032dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032e0:	4b04      	ldr	r3, [pc, #16]	; (80032f4 <__NVIC_GetPriorityGrouping+0x18>)
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	0a1b      	lsrs	r3, r3, #8
 80032e6:	f003 0307 	and.w	r3, r3, #7
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	e000ed00 	.word	0xe000ed00

080032f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003306:	2b00      	cmp	r3, #0
 8003308:	db0b      	blt.n	8003322 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800330a:	79fb      	ldrb	r3, [r7, #7]
 800330c:	f003 021f 	and.w	r2, r3, #31
 8003310:	4907      	ldr	r1, [pc, #28]	; (8003330 <__NVIC_EnableIRQ+0x38>)
 8003312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003316:	095b      	lsrs	r3, r3, #5
 8003318:	2001      	movs	r0, #1
 800331a:	fa00 f202 	lsl.w	r2, r0, r2
 800331e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003322:	bf00      	nop
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	e000e100 	.word	0xe000e100

08003334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	6039      	str	r1, [r7, #0]
 800333e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003344:	2b00      	cmp	r3, #0
 8003346:	db0a      	blt.n	800335e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	b2da      	uxtb	r2, r3
 800334c:	490c      	ldr	r1, [pc, #48]	; (8003380 <__NVIC_SetPriority+0x4c>)
 800334e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003352:	0112      	lsls	r2, r2, #4
 8003354:	b2d2      	uxtb	r2, r2
 8003356:	440b      	add	r3, r1
 8003358:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800335c:	e00a      	b.n	8003374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	b2da      	uxtb	r2, r3
 8003362:	4908      	ldr	r1, [pc, #32]	; (8003384 <__NVIC_SetPriority+0x50>)
 8003364:	79fb      	ldrb	r3, [r7, #7]
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	3b04      	subs	r3, #4
 800336c:	0112      	lsls	r2, r2, #4
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	440b      	add	r3, r1
 8003372:	761a      	strb	r2, [r3, #24]
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr
 8003380:	e000e100 	.word	0xe000e100
 8003384:	e000ed00 	.word	0xe000ed00

08003388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003388:	b480      	push	{r7}
 800338a:	b089      	sub	sp, #36	; 0x24
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	f1c3 0307 	rsb	r3, r3, #7
 80033a2:	2b04      	cmp	r3, #4
 80033a4:	bf28      	it	cs
 80033a6:	2304      	movcs	r3, #4
 80033a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	3304      	adds	r3, #4
 80033ae:	2b06      	cmp	r3, #6
 80033b0:	d902      	bls.n	80033b8 <NVIC_EncodePriority+0x30>
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	3b03      	subs	r3, #3
 80033b6:	e000      	b.n	80033ba <NVIC_EncodePriority+0x32>
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033bc:	f04f 32ff 	mov.w	r2, #4294967295
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	43da      	mvns	r2, r3
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	401a      	ands	r2, r3
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033d0:	f04f 31ff 	mov.w	r1, #4294967295
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	fa01 f303 	lsl.w	r3, r1, r3
 80033da:	43d9      	mvns	r1, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e0:	4313      	orrs	r3, r2
         );
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3724      	adds	r7, #36	; 0x24
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
	...

080033f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3b01      	subs	r3, #1
 80033fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003400:	d301      	bcc.n	8003406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003402:	2301      	movs	r3, #1
 8003404:	e00f      	b.n	8003426 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003406:	4a0a      	ldr	r2, [pc, #40]	; (8003430 <SysTick_Config+0x40>)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3b01      	subs	r3, #1
 800340c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800340e:	210f      	movs	r1, #15
 8003410:	f04f 30ff 	mov.w	r0, #4294967295
 8003414:	f7ff ff8e 	bl	8003334 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003418:	4b05      	ldr	r3, [pc, #20]	; (8003430 <SysTick_Config+0x40>)
 800341a:	2200      	movs	r2, #0
 800341c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800341e:	4b04      	ldr	r3, [pc, #16]	; (8003430 <SysTick_Config+0x40>)
 8003420:	2207      	movs	r2, #7
 8003422:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	e000e010 	.word	0xe000e010

08003434 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f7ff ff29 	bl	8003294 <__NVIC_SetPriorityGrouping>
}
 8003442:	bf00      	nop
 8003444:	3708      	adds	r7, #8
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b086      	sub	sp, #24
 800344e:	af00      	add	r7, sp, #0
 8003450:	4603      	mov	r3, r0
 8003452:	60b9      	str	r1, [r7, #8]
 8003454:	607a      	str	r2, [r7, #4]
 8003456:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003458:	2300      	movs	r3, #0
 800345a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800345c:	f7ff ff3e 	bl	80032dc <__NVIC_GetPriorityGrouping>
 8003460:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	68b9      	ldr	r1, [r7, #8]
 8003466:	6978      	ldr	r0, [r7, #20]
 8003468:	f7ff ff8e 	bl	8003388 <NVIC_EncodePriority>
 800346c:	4602      	mov	r2, r0
 800346e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003472:	4611      	mov	r1, r2
 8003474:	4618      	mov	r0, r3
 8003476:	f7ff ff5d 	bl	8003334 <__NVIC_SetPriority>
}
 800347a:	bf00      	nop
 800347c:	3718      	adds	r7, #24
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}

08003482 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	b082      	sub	sp, #8
 8003486:	af00      	add	r7, sp, #0
 8003488:	4603      	mov	r3, r0
 800348a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800348c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003490:	4618      	mov	r0, r3
 8003492:	f7ff ff31 	bl	80032f8 <__NVIC_EnableIRQ>
}
 8003496:	bf00      	nop
 8003498:	3708      	adds	r7, #8
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}

0800349e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800349e:	b580      	push	{r7, lr}
 80034a0:	b082      	sub	sp, #8
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f7ff ffa2 	bl	80033f0 <SysTick_Config>
 80034ac:	4603      	mov	r3, r0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3708      	adds	r7, #8
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b085      	sub	sp, #20
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d008      	beq.n	80034e0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2204      	movs	r2, #4
 80034d2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e022      	b.n	8003526 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 020e 	bic.w	r2, r2, #14
 80034ee:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f022 0201 	bic.w	r2, r2, #1
 80034fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003504:	f003 021c 	and.w	r2, r3, #28
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350c:	2101      	movs	r1, #1
 800350e:	fa01 f202 	lsl.w	r2, r1, r2
 8003512:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003524:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003526:	4618      	mov	r0, r3
 8003528:	3714      	adds	r7, #20
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b084      	sub	sp, #16
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800353a:	2300      	movs	r3, #0
 800353c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d005      	beq.n	8003556 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2204      	movs	r2, #4
 800354e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	73fb      	strb	r3, [r7, #15]
 8003554:	e029      	b.n	80035aa <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 020e 	bic.w	r2, r2, #14
 8003564:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 0201 	bic.w	r2, r2, #1
 8003574:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800357a:	f003 021c 	and.w	r2, r3, #28
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003582:	2101      	movs	r1, #1
 8003584:	fa01 f202 	lsl.w	r2, r1, r2
 8003588:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d003      	beq.n	80035aa <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	4798      	blx	r3
    }
  }
  return status;
 80035aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b087      	sub	sp, #28
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035be:	2300      	movs	r3, #0
 80035c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035c2:	e154      	b.n	800386e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	2101      	movs	r1, #1
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	fa01 f303 	lsl.w	r3, r1, r3
 80035d0:	4013      	ands	r3, r2
 80035d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	f000 8146 	beq.w	8003868 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d00b      	beq.n	80035fc <HAL_GPIO_Init+0x48>
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d007      	beq.n	80035fc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035f0:	2b11      	cmp	r3, #17
 80035f2:	d003      	beq.n	80035fc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2b12      	cmp	r3, #18
 80035fa:	d130      	bne.n	800365e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	2203      	movs	r2, #3
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	4013      	ands	r3, r2
 8003612:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	68da      	ldr	r2, [r3, #12]
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	4313      	orrs	r3, r2
 8003624:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003632:	2201      	movs	r2, #1
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	fa02 f303 	lsl.w	r3, r2, r3
 800363a:	43db      	mvns	r3, r3
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	4013      	ands	r3, r2
 8003640:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	091b      	lsrs	r3, r3, #4
 8003648:	f003 0201 	and.w	r2, r3, #1
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	4313      	orrs	r3, r2
 8003656:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	2203      	movs	r2, #3
 800366a:	fa02 f303 	lsl.w	r3, r2, r3
 800366e:	43db      	mvns	r3, r3
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	4013      	ands	r3, r2
 8003674:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	689a      	ldr	r2, [r3, #8]
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	fa02 f303 	lsl.w	r3, r2, r3
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	4313      	orrs	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	2b02      	cmp	r3, #2
 8003694:	d003      	beq.n	800369e <HAL_GPIO_Init+0xea>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2b12      	cmp	r3, #18
 800369c:	d123      	bne.n	80036e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	08da      	lsrs	r2, r3, #3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	3208      	adds	r2, #8
 80036a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	f003 0307 	and.w	r3, r3, #7
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	220f      	movs	r2, #15
 80036b6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ba:	43db      	mvns	r3, r3
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	4013      	ands	r3, r2
 80036c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	691a      	ldr	r2, [r3, #16]
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	f003 0307 	and.w	r3, r3, #7
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	08da      	lsrs	r2, r3, #3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3208      	adds	r2, #8
 80036e0:	6939      	ldr	r1, [r7, #16]
 80036e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	005b      	lsls	r3, r3, #1
 80036f0:	2203      	movs	r2, #3
 80036f2:	fa02 f303 	lsl.w	r3, r2, r3
 80036f6:	43db      	mvns	r3, r3
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	4013      	ands	r3, r2
 80036fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f003 0203 	and.w	r2, r3, #3
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	4313      	orrs	r3, r2
 8003712:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003722:	2b00      	cmp	r3, #0
 8003724:	f000 80a0 	beq.w	8003868 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003728:	4b58      	ldr	r3, [pc, #352]	; (800388c <HAL_GPIO_Init+0x2d8>)
 800372a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800372c:	4a57      	ldr	r2, [pc, #348]	; (800388c <HAL_GPIO_Init+0x2d8>)
 800372e:	f043 0301 	orr.w	r3, r3, #1
 8003732:	6613      	str	r3, [r2, #96]	; 0x60
 8003734:	4b55      	ldr	r3, [pc, #340]	; (800388c <HAL_GPIO_Init+0x2d8>)
 8003736:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003738:	f003 0301 	and.w	r3, r3, #1
 800373c:	60bb      	str	r3, [r7, #8]
 800373e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003740:	4a53      	ldr	r2, [pc, #332]	; (8003890 <HAL_GPIO_Init+0x2dc>)
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	089b      	lsrs	r3, r3, #2
 8003746:	3302      	adds	r3, #2
 8003748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800374c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	220f      	movs	r2, #15
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	43db      	mvns	r3, r3
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	4013      	ands	r3, r2
 8003762:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800376a:	d019      	beq.n	80037a0 <HAL_GPIO_Init+0x1ec>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a49      	ldr	r2, [pc, #292]	; (8003894 <HAL_GPIO_Init+0x2e0>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d013      	beq.n	800379c <HAL_GPIO_Init+0x1e8>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a48      	ldr	r2, [pc, #288]	; (8003898 <HAL_GPIO_Init+0x2e4>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d00d      	beq.n	8003798 <HAL_GPIO_Init+0x1e4>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a47      	ldr	r2, [pc, #284]	; (800389c <HAL_GPIO_Init+0x2e8>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d007      	beq.n	8003794 <HAL_GPIO_Init+0x1e0>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a46      	ldr	r2, [pc, #280]	; (80038a0 <HAL_GPIO_Init+0x2ec>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d101      	bne.n	8003790 <HAL_GPIO_Init+0x1dc>
 800378c:	2304      	movs	r3, #4
 800378e:	e008      	b.n	80037a2 <HAL_GPIO_Init+0x1ee>
 8003790:	2307      	movs	r3, #7
 8003792:	e006      	b.n	80037a2 <HAL_GPIO_Init+0x1ee>
 8003794:	2303      	movs	r3, #3
 8003796:	e004      	b.n	80037a2 <HAL_GPIO_Init+0x1ee>
 8003798:	2302      	movs	r3, #2
 800379a:	e002      	b.n	80037a2 <HAL_GPIO_Init+0x1ee>
 800379c:	2301      	movs	r3, #1
 800379e:	e000      	b.n	80037a2 <HAL_GPIO_Init+0x1ee>
 80037a0:	2300      	movs	r3, #0
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	f002 0203 	and.w	r2, r2, #3
 80037a8:	0092      	lsls	r2, r2, #2
 80037aa:	4093      	lsls	r3, r2
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80037b2:	4937      	ldr	r1, [pc, #220]	; (8003890 <HAL_GPIO_Init+0x2dc>)
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	089b      	lsrs	r3, r3, #2
 80037b8:	3302      	adds	r3, #2
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80037c0:	4b38      	ldr	r3, [pc, #224]	; (80038a4 <HAL_GPIO_Init+0x2f0>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	43db      	mvns	r3, r3
 80037ca:	693a      	ldr	r2, [r7, #16]
 80037cc:	4013      	ands	r3, r2
 80037ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037e4:	4a2f      	ldr	r2, [pc, #188]	; (80038a4 <HAL_GPIO_Init+0x2f0>)
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80037ea:	4b2e      	ldr	r3, [pc, #184]	; (80038a4 <HAL_GPIO_Init+0x2f0>)
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	43db      	mvns	r3, r3
 80037f4:	693a      	ldr	r2, [r7, #16]
 80037f6:	4013      	ands	r3, r2
 80037f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d003      	beq.n	800380e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	4313      	orrs	r3, r2
 800380c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800380e:	4a25      	ldr	r2, [pc, #148]	; (80038a4 <HAL_GPIO_Init+0x2f0>)
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003814:	4b23      	ldr	r3, [pc, #140]	; (80038a4 <HAL_GPIO_Init+0x2f0>)
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	43db      	mvns	r3, r3
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	4013      	ands	r3, r2
 8003822:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	4313      	orrs	r3, r2
 8003836:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003838:	4a1a      	ldr	r2, [pc, #104]	; (80038a4 <HAL_GPIO_Init+0x2f0>)
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800383e:	4b19      	ldr	r3, [pc, #100]	; (80038a4 <HAL_GPIO_Init+0x2f0>)
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	43db      	mvns	r3, r3
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	4013      	ands	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d003      	beq.n	8003862 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	4313      	orrs	r3, r2
 8003860:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003862:	4a10      	ldr	r2, [pc, #64]	; (80038a4 <HAL_GPIO_Init+0x2f0>)
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	3301      	adds	r3, #1
 800386c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	fa22 f303 	lsr.w	r3, r2, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	f47f aea3 	bne.w	80035c4 <HAL_GPIO_Init+0x10>
  }
}
 800387e:	bf00      	nop
 8003880:	bf00      	nop
 8003882:	371c      	adds	r7, #28
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	40021000 	.word	0x40021000
 8003890:	40010000 	.word	0x40010000
 8003894:	48000400 	.word	0x48000400
 8003898:	48000800 	.word	0x48000800
 800389c:	48000c00 	.word	0x48000c00
 80038a0:	48001000 	.word	0x48001000
 80038a4:	40010400 	.word	0x40010400

080038a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	460b      	mov	r3, r1
 80038b2:	807b      	strh	r3, [r7, #2]
 80038b4:	4613      	mov	r3, r2
 80038b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038b8:	787b      	ldrb	r3, [r7, #1]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d003      	beq.n	80038c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038be:	887a      	ldrh	r2, [r7, #2]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038c4:	e002      	b.n	80038cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038c6:	887a      	ldrh	r2, [r7, #2]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e081      	b.n	80039ee <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d106      	bne.n	8003904 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7fe f814 	bl	800192c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2224      	movs	r2, #36	; 0x24
 8003908:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f022 0201 	bic.w	r2, r2, #1
 800391a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685a      	ldr	r2, [r3, #4]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003928:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689a      	ldr	r2, [r3, #8]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003938:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d107      	bne.n	8003952 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689a      	ldr	r2, [r3, #8]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800394e:	609a      	str	r2, [r3, #8]
 8003950:	e006      	b.n	8003960 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	689a      	ldr	r2, [r3, #8]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800395e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	2b02      	cmp	r3, #2
 8003966:	d104      	bne.n	8003972 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003970:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6812      	ldr	r2, [r2, #0]
 800397c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003980:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003984:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68da      	ldr	r2, [r3, #12]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003994:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	691a      	ldr	r2, [r3, #16]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	695b      	ldr	r3, [r3, #20]
 800399e:	ea42 0103 	orr.w	r1, r2, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	021a      	lsls	r2, r3, #8
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	430a      	orrs	r2, r1
 80039ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	69d9      	ldr	r1, [r3, #28]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a1a      	ldr	r2, [r3, #32]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	430a      	orrs	r2, r1
 80039be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0201 	orr.w	r2, r2, #1
 80039ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2220      	movs	r2, #32
 80039da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3708      	adds	r7, #8
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
	...

080039f8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b088      	sub	sp, #32
 80039fc:	af02      	add	r7, sp, #8
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	607a      	str	r2, [r7, #4]
 8003a02:	461a      	mov	r2, r3
 8003a04:	460b      	mov	r3, r1
 8003a06:	817b      	strh	r3, [r7, #10]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b20      	cmp	r3, #32
 8003a16:	f040 80da 	bne.w	8003bce <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d101      	bne.n	8003a28 <HAL_I2C_Master_Transmit+0x30>
 8003a24:	2302      	movs	r3, #2
 8003a26:	e0d3      	b.n	8003bd0 <HAL_I2C_Master_Transmit+0x1d8>
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a30:	f7fe fa12 	bl	8001e58 <HAL_GetTick>
 8003a34:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	2319      	movs	r3, #25
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f000 f9e6 	bl	8003e14 <I2C_WaitOnFlagUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e0be      	b.n	8003bd0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2221      	movs	r2, #33	; 0x21
 8003a56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2210      	movs	r2, #16
 8003a5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2200      	movs	r2, #0
 8003a66:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	893a      	ldrh	r2, [r7, #8]
 8003a72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	2bff      	cmp	r3, #255	; 0xff
 8003a82:	d90e      	bls.n	8003aa2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	22ff      	movs	r2, #255	; 0xff
 8003a88:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a8e:	b2da      	uxtb	r2, r3
 8003a90:	8979      	ldrh	r1, [r7, #10]
 8003a92:	4b51      	ldr	r3, [pc, #324]	; (8003bd8 <HAL_I2C_Master_Transmit+0x1e0>)
 8003a94:	9300      	str	r3, [sp, #0]
 8003a96:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f000 fb48 	bl	8004130 <I2C_TransferConfig>
 8003aa0:	e06c      	b.n	8003b7c <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa6:	b29a      	uxth	r2, r3
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab0:	b2da      	uxtb	r2, r3
 8003ab2:	8979      	ldrh	r1, [r7, #10]
 8003ab4:	4b48      	ldr	r3, [pc, #288]	; (8003bd8 <HAL_I2C_Master_Transmit+0x1e0>)
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003abc:	68f8      	ldr	r0, [r7, #12]
 8003abe:	f000 fb37 	bl	8004130 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8003ac2:	e05b      	b.n	8003b7c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ac4:	697a      	ldr	r2, [r7, #20]
 8003ac6:	6a39      	ldr	r1, [r7, #32]
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f9e3 	bl	8003e94 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e07b      	b.n	8003bd0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003adc:	781a      	ldrb	r2, [r3, #0]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae8:	1c5a      	adds	r2, r3, #1
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b00:	3b01      	subs	r3, #1
 8003b02:	b29a      	uxth	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d034      	beq.n	8003b7c <HAL_I2C_Master_Transmit+0x184>
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d130      	bne.n	8003b7c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	9300      	str	r3, [sp, #0]
 8003b1e:	6a3b      	ldr	r3, [r7, #32]
 8003b20:	2200      	movs	r2, #0
 8003b22:	2180      	movs	r1, #128	; 0x80
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f000 f975 	bl	8003e14 <I2C_WaitOnFlagUntilTimeout>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e04d      	b.n	8003bd0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	2bff      	cmp	r3, #255	; 0xff
 8003b3c:	d90e      	bls.n	8003b5c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	22ff      	movs	r2, #255	; 0xff
 8003b42:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	8979      	ldrh	r1, [r7, #10]
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b54:	68f8      	ldr	r0, [r7, #12]
 8003b56:	f000 faeb 	bl	8004130 <I2C_TransferConfig>
 8003b5a:	e00f      	b.n	8003b7c <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	8979      	ldrh	r1, [r7, #10]
 8003b6e:	2300      	movs	r3, #0
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 fada 	bl	8004130 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d19e      	bne.n	8003ac4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	6a39      	ldr	r1, [r7, #32]
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 f9c2 	bl	8003f14 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e01a      	b.n	8003bd0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	6859      	ldr	r1, [r3, #4]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	4b0b      	ldr	r3, [pc, #44]	; (8003bdc <HAL_I2C_Master_Transmit+0x1e4>)
 8003bae:	400b      	ands	r3, r1
 8003bb0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	e000      	b.n	8003bd0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003bce:	2302      	movs	r3, #2
  }
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3718      	adds	r7, #24
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	80002000 	.word	0x80002000
 8003bdc:	fe00e800 	.word	0xfe00e800

08003be0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b088      	sub	sp, #32
 8003be4:	af02      	add	r7, sp, #8
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	607a      	str	r2, [r7, #4]
 8003bea:	461a      	mov	r2, r3
 8003bec:	460b      	mov	r3, r1
 8003bee:	817b      	strh	r3, [r7, #10]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b20      	cmp	r3, #32
 8003bfe:	f040 80db 	bne.w	8003db8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d101      	bne.n	8003c10 <HAL_I2C_Master_Receive+0x30>
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	e0d4      	b.n	8003dba <HAL_I2C_Master_Receive+0x1da>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c18:	f7fe f91e 	bl	8001e58 <HAL_GetTick>
 8003c1c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	9300      	str	r3, [sp, #0]
 8003c22:	2319      	movs	r3, #25
 8003c24:	2201      	movs	r2, #1
 8003c26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 f8f2 	bl	8003e14 <I2C_WaitOnFlagUntilTimeout>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e0bf      	b.n	8003dba <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2222      	movs	r2, #34	; 0x22
 8003c3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2210      	movs	r2, #16
 8003c46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	893a      	ldrh	r2, [r7, #8]
 8003c5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	2bff      	cmp	r3, #255	; 0xff
 8003c6a:	d90e      	bls.n	8003c8a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	22ff      	movs	r2, #255	; 0xff
 8003c70:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c76:	b2da      	uxtb	r2, r3
 8003c78:	8979      	ldrh	r1, [r7, #10]
 8003c7a:	4b52      	ldr	r3, [pc, #328]	; (8003dc4 <HAL_I2C_Master_Receive+0x1e4>)
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 fa54 	bl	8004130 <I2C_TransferConfig>
 8003c88:	e06d      	b.n	8003d66 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c98:	b2da      	uxtb	r2, r3
 8003c9a:	8979      	ldrh	r1, [r7, #10]
 8003c9c:	4b49      	ldr	r3, [pc, #292]	; (8003dc4 <HAL_I2C_Master_Receive+0x1e4>)
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f000 fa43 	bl	8004130 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8003caa:	e05c      	b.n	8003d66 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	6a39      	ldr	r1, [r7, #32]
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 f96b 	bl	8003f8c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e07c      	b.n	8003dba <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cca:	b2d2      	uxtb	r2, r2
 8003ccc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd2:	1c5a      	adds	r2, r3, #1
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	3b01      	subs	r3, #1
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d034      	beq.n	8003d66 <HAL_I2C_Master_Receive+0x186>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d130      	bne.n	8003d66 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	9300      	str	r3, [sp, #0]
 8003d08:	6a3b      	ldr	r3, [r7, #32]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	2180      	movs	r1, #128	; 0x80
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 f880 	bl	8003e14 <I2C_WaitOnFlagUntilTimeout>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e04d      	b.n	8003dba <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	2bff      	cmp	r3, #255	; 0xff
 8003d26:	d90e      	bls.n	8003d46 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	22ff      	movs	r2, #255	; 0xff
 8003d2c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d32:	b2da      	uxtb	r2, r3
 8003d34:	8979      	ldrh	r1, [r7, #10]
 8003d36:	2300      	movs	r3, #0
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	f000 f9f6 	bl	8004130 <I2C_TransferConfig>
 8003d44:	e00f      	b.n	8003d66 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d54:	b2da      	uxtb	r2, r3
 8003d56:	8979      	ldrh	r1, [r7, #10]
 8003d58:	2300      	movs	r3, #0
 8003d5a:	9300      	str	r3, [sp, #0]
 8003d5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 f9e5 	bl	8004130 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d19d      	bne.n	8003cac <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d70:	697a      	ldr	r2, [r7, #20]
 8003d72:	6a39      	ldr	r1, [r7, #32]
 8003d74:	68f8      	ldr	r0, [r7, #12]
 8003d76:	f000 f8cd 	bl	8003f14 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d001      	beq.n	8003d84 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e01a      	b.n	8003dba <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6859      	ldr	r1, [r3, #4]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	4b0c      	ldr	r3, [pc, #48]	; (8003dc8 <HAL_I2C_Master_Receive+0x1e8>)
 8003d98:	400b      	ands	r3, r1
 8003d9a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	e000      	b.n	8003dba <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003db8:	2302      	movs	r3, #2
  }
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3718      	adds	r7, #24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	80002400 	.word	0x80002400
 8003dc8:	fe00e800 	.word	0xfe00e800

08003dcc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d103      	bne.n	8003dea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2200      	movs	r2, #0
 8003de8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	f003 0301 	and.w	r3, r3, #1
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d007      	beq.n	8003e08 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	699a      	ldr	r2, [r3, #24]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f042 0201 	orr.w	r2, r2, #1
 8003e06:	619a      	str	r2, [r3, #24]
  }
}
 8003e08:	bf00      	nop
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	603b      	str	r3, [r7, #0]
 8003e20:	4613      	mov	r3, r2
 8003e22:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e24:	e022      	b.n	8003e6c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e2c:	d01e      	beq.n	8003e6c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e2e:	f7fe f813 	bl	8001e58 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d302      	bcc.n	8003e44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d113      	bne.n	8003e6c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e48:	f043 0220 	orr.w	r2, r3, #32
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e00f      	b.n	8003e8c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	699a      	ldr	r2, [r3, #24]
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	4013      	ands	r3, r2
 8003e76:	68ba      	ldr	r2, [r7, #8]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	bf0c      	ite	eq
 8003e7c:	2301      	moveq	r3, #1
 8003e7e:	2300      	movne	r3, #0
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	461a      	mov	r2, r3
 8003e84:	79fb      	ldrb	r3, [r7, #7]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d0cd      	beq.n	8003e26 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3710      	adds	r7, #16
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	60b9      	str	r1, [r7, #8]
 8003e9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ea0:	e02c      	b.n	8003efc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	68b9      	ldr	r1, [r7, #8]
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 f8dc 	bl	8004064 <I2C_IsAcknowledgeFailed>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e02a      	b.n	8003f0c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ebc:	d01e      	beq.n	8003efc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ebe:	f7fd ffcb 	bl	8001e58 <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	68ba      	ldr	r2, [r7, #8]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d302      	bcc.n	8003ed4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d113      	bne.n	8003efc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed8:	f043 0220 	orr.w	r2, r3, #32
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e007      	b.n	8003f0c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d1cb      	bne.n	8003ea2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f20:	e028      	b.n	8003f74 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	68b9      	ldr	r1, [r7, #8]
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 f89c 	bl	8004064 <I2C_IsAcknowledgeFailed>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d001      	beq.n	8003f36 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e026      	b.n	8003f84 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f36:	f7fd ff8f 	bl	8001e58 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	68ba      	ldr	r2, [r7, #8]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d302      	bcc.n	8003f4c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d113      	bne.n	8003f74 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f50:	f043 0220 	orr.w	r2, r3, #32
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e007      	b.n	8003f84 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	f003 0320 	and.w	r3, r3, #32
 8003f7e:	2b20      	cmp	r3, #32
 8003f80:	d1cf      	bne.n	8003f22 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3710      	adds	r7, #16
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f98:	e055      	b.n	8004046 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	68b9      	ldr	r1, [r7, #8]
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f000 f860 	bl	8004064 <I2C_IsAcknowledgeFailed>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e053      	b.n	8004056 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	f003 0320 	and.w	r3, r3, #32
 8003fb8:	2b20      	cmp	r3, #32
 8003fba:	d129      	bne.n	8004010 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	699b      	ldr	r3, [r3, #24]
 8003fc2:	f003 0304 	and.w	r3, r3, #4
 8003fc6:	2b04      	cmp	r3, #4
 8003fc8:	d105      	bne.n	8003fd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d001      	beq.n	8003fd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	e03f      	b.n	8004056 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	6859      	ldr	r1, [r3, #4]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	4b1d      	ldr	r3, [pc, #116]	; (8004060 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003fea:	400b      	ands	r3, r1
 8003fec:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e022      	b.n	8004056 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004010:	f7fd ff22 	bl	8001e58 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	68ba      	ldr	r2, [r7, #8]
 800401c:	429a      	cmp	r2, r3
 800401e:	d302      	bcc.n	8004026 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10f      	bne.n	8004046 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800402a:	f043 0220 	orr.w	r2, r3, #32
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2220      	movs	r2, #32
 8004036:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e007      	b.n	8004056 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	699b      	ldr	r3, [r3, #24]
 800404c:	f003 0304 	and.w	r3, r3, #4
 8004050:	2b04      	cmp	r3, #4
 8004052:	d1a2      	bne.n	8003f9a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	fe00e800 	.word	0xfe00e800

08004064 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	699b      	ldr	r3, [r3, #24]
 8004076:	f003 0310 	and.w	r3, r3, #16
 800407a:	2b10      	cmp	r3, #16
 800407c:	d151      	bne.n	8004122 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800407e:	e022      	b.n	80040c6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004086:	d01e      	beq.n	80040c6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004088:	f7fd fee6 	bl	8001e58 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	429a      	cmp	r2, r3
 8004096:	d302      	bcc.n	800409e <I2C_IsAcknowledgeFailed+0x3a>
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d113      	bne.n	80040c6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a2:	f043 0220 	orr.w	r2, r3, #32
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2220      	movs	r2, #32
 80040ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e02e      	b.n	8004124 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	699b      	ldr	r3, [r3, #24]
 80040cc:	f003 0320 	and.w	r3, r3, #32
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	d1d5      	bne.n	8004080 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2210      	movs	r2, #16
 80040da:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2220      	movs	r2, #32
 80040e2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f7ff fe71 	bl	8003dcc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	6859      	ldr	r1, [r3, #4]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	4b0d      	ldr	r3, [pc, #52]	; (800412c <I2C_IsAcknowledgeFailed+0xc8>)
 80040f6:	400b      	ands	r3, r1
 80040f8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040fe:	f043 0204 	orr.w	r2, r3, #4
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2220      	movs	r2, #32
 800410a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e000      	b.n	8004124 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8004122:	2300      	movs	r3, #0
}
 8004124:	4618      	mov	r0, r3
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	fe00e800 	.word	0xfe00e800

08004130 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	607b      	str	r3, [r7, #4]
 800413a:	460b      	mov	r3, r1
 800413c:	817b      	strh	r3, [r7, #10]
 800413e:	4613      	mov	r3, r2
 8004140:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	685a      	ldr	r2, [r3, #4]
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	0d5b      	lsrs	r3, r3, #21
 800414c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004150:	4b0d      	ldr	r3, [pc, #52]	; (8004188 <I2C_TransferConfig+0x58>)
 8004152:	430b      	orrs	r3, r1
 8004154:	43db      	mvns	r3, r3
 8004156:	ea02 0103 	and.w	r1, r2, r3
 800415a:	897b      	ldrh	r3, [r7, #10]
 800415c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004160:	7a7b      	ldrb	r3, [r7, #9]
 8004162:	041b      	lsls	r3, r3, #16
 8004164:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004168:	431a      	orrs	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	431a      	orrs	r2, r3
 800416e:	69bb      	ldr	r3, [r7, #24]
 8004170:	431a      	orrs	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	430a      	orrs	r2, r1
 8004178:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800417a:	bf00      	nop
 800417c:	3714      	adds	r7, #20
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	03ff63ff 	.word	0x03ff63ff

0800418c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800419c:	b2db      	uxtb	r3, r3
 800419e:	2b20      	cmp	r3, #32
 80041a0:	d138      	bne.n	8004214 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d101      	bne.n	80041b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80041ac:	2302      	movs	r3, #2
 80041ae:	e032      	b.n	8004216 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2224      	movs	r2, #36	; 0x24
 80041bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 0201 	bic.w	r2, r2, #1
 80041ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80041de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	6819      	ldr	r1, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	430a      	orrs	r2, r1
 80041ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f042 0201 	orr.w	r2, r2, #1
 80041fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2220      	movs	r2, #32
 8004204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004210:	2300      	movs	r3, #0
 8004212:	e000      	b.n	8004216 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004214:	2302      	movs	r3, #2
  }
}
 8004216:	4618      	mov	r0, r3
 8004218:	370c      	adds	r7, #12
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr

08004222 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004222:	b480      	push	{r7}
 8004224:	b085      	sub	sp, #20
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
 800422a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004232:	b2db      	uxtb	r3, r3
 8004234:	2b20      	cmp	r3, #32
 8004236:	d139      	bne.n	80042ac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800423e:	2b01      	cmp	r3, #1
 8004240:	d101      	bne.n	8004246 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004242:	2302      	movs	r3, #2
 8004244:	e033      	b.n	80042ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2201      	movs	r2, #1
 800424a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2224      	movs	r2, #36	; 0x24
 8004252:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f022 0201 	bic.w	r2, r2, #1
 8004264:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004274:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	021b      	lsls	r3, r3, #8
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	4313      	orrs	r3, r2
 800427e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f042 0201 	orr.w	r2, r2, #1
 8004296:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2220      	movs	r2, #32
 800429c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80042a8:	2300      	movs	r3, #0
 80042aa:	e000      	b.n	80042ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80042ac:	2302      	movs	r3, #2
  }
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3714      	adds	r7, #20
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
	...

080042bc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042c0:	4b05      	ldr	r3, [pc, #20]	; (80042d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a04      	ldr	r2, [pc, #16]	; (80042d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ca:	6013      	str	r3, [r2, #0]
}
 80042cc:	bf00      	nop
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	40007000 	.word	0x40007000

080042dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80042e0:	4b04      	ldr	r3, [pc, #16]	; (80042f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	40007000 	.word	0x40007000

080042f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004306:	d130      	bne.n	800436a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004308:	4b23      	ldr	r3, [pc, #140]	; (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004310:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004314:	d038      	beq.n	8004388 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004316:	4b20      	ldr	r3, [pc, #128]	; (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800431e:	4a1e      	ldr	r2, [pc, #120]	; (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004320:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004324:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004326:	4b1d      	ldr	r3, [pc, #116]	; (800439c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2232      	movs	r2, #50	; 0x32
 800432c:	fb02 f303 	mul.w	r3, r2, r3
 8004330:	4a1b      	ldr	r2, [pc, #108]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004332:	fba2 2303 	umull	r2, r3, r2, r3
 8004336:	0c9b      	lsrs	r3, r3, #18
 8004338:	3301      	adds	r3, #1
 800433a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800433c:	e002      	b.n	8004344 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	3b01      	subs	r3, #1
 8004342:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004344:	4b14      	ldr	r3, [pc, #80]	; (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800434c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004350:	d102      	bne.n	8004358 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1f2      	bne.n	800433e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004358:	4b0f      	ldr	r3, [pc, #60]	; (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004360:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004364:	d110      	bne.n	8004388 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e00f      	b.n	800438a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800436a:	4b0b      	ldr	r3, [pc, #44]	; (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004372:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004376:	d007      	beq.n	8004388 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004378:	4b07      	ldr	r3, [pc, #28]	; (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004380:	4a05      	ldr	r2, [pc, #20]	; (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004382:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004386:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3714      	adds	r7, #20
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	40007000 	.word	0x40007000
 800439c:	20000000 	.word	0x20000000
 80043a0:	431bde83 	.word	0x431bde83

080043a4 <HAL_PWREx_EnterSHUTDOWNMode>:
  *        The BOR is not available.
  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.
  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 80043a4:	b480      	push	{r7}
 80043a6:	af00      	add	r7, sp, #0

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 80043a8:	4b09      	ldr	r3, [pc, #36]	; (80043d0 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f023 0307 	bic.w	r3, r3, #7
 80043b0:	4a07      	ldr	r2, [pc, #28]	; (80043d0 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 80043b2:	f043 0304 	orr.w	r3, r3, #4
 80043b6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80043b8:	4b06      	ldr	r3, [pc, #24]	; (80043d4 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	4a05      	ldr	r2, [pc, #20]	; (80043d4 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 80043be:	f043 0304 	orr.w	r3, r3, #4
 80043c2:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80043c4:	bf30      	wfi
}
 80043c6:	bf00      	nop
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr
 80043d0:	40007000 	.word	0x40007000
 80043d4:	e000ed00 	.word	0xe000ed00

080043d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b088      	sub	sp, #32
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d102      	bne.n	80043ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	f000 bc11 	b.w	8004c0e <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ec:	4ba0      	ldr	r3, [pc, #640]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f003 030c 	and.w	r3, r3, #12
 80043f4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043f6:	4b9e      	ldr	r3, [pc, #632]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	f003 0303 	and.w	r3, r3, #3
 80043fe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0310 	and.w	r3, r3, #16
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 80e4 	beq.w	80045d6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d007      	beq.n	8004424 <HAL_RCC_OscConfig+0x4c>
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	2b0c      	cmp	r3, #12
 8004418:	f040 808b 	bne.w	8004532 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	2b01      	cmp	r3, #1
 8004420:	f040 8087 	bne.w	8004532 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004424:	4b92      	ldr	r3, [pc, #584]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0302 	and.w	r3, r3, #2
 800442c:	2b00      	cmp	r3, #0
 800442e:	d005      	beq.n	800443c <HAL_RCC_OscConfig+0x64>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e3e8      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a1a      	ldr	r2, [r3, #32]
 8004440:	4b8b      	ldr	r3, [pc, #556]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0308 	and.w	r3, r3, #8
 8004448:	2b00      	cmp	r3, #0
 800444a:	d004      	beq.n	8004456 <HAL_RCC_OscConfig+0x7e>
 800444c:	4b88      	ldr	r3, [pc, #544]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004454:	e005      	b.n	8004462 <HAL_RCC_OscConfig+0x8a>
 8004456:	4b86      	ldr	r3, [pc, #536]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004458:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800445c:	091b      	lsrs	r3, r3, #4
 800445e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004462:	4293      	cmp	r3, r2
 8004464:	d223      	bcs.n	80044ae <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	4618      	mov	r0, r3
 800446c:	f000 fd7a 	bl	8004f64 <RCC_SetFlashLatencyFromMSIRange>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e3c9      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800447a:	4b7d      	ldr	r3, [pc, #500]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a7c      	ldr	r2, [pc, #496]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004480:	f043 0308 	orr.w	r3, r3, #8
 8004484:	6013      	str	r3, [r2, #0]
 8004486:	4b7a      	ldr	r3, [pc, #488]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	4977      	ldr	r1, [pc, #476]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004494:	4313      	orrs	r3, r2
 8004496:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004498:	4b75      	ldr	r3, [pc, #468]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	69db      	ldr	r3, [r3, #28]
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	4972      	ldr	r1, [pc, #456]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	604b      	str	r3, [r1, #4]
 80044ac:	e025      	b.n	80044fa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044ae:	4b70      	ldr	r3, [pc, #448]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a6f      	ldr	r2, [pc, #444]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80044b4:	f043 0308 	orr.w	r3, r3, #8
 80044b8:	6013      	str	r3, [r2, #0]
 80044ba:	4b6d      	ldr	r3, [pc, #436]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	496a      	ldr	r1, [pc, #424]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044cc:	4b68      	ldr	r3, [pc, #416]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	021b      	lsls	r3, r3, #8
 80044da:	4965      	ldr	r1, [pc, #404]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d109      	bne.n	80044fa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f000 fd3a 	bl	8004f64 <RCC_SetFlashLatencyFromMSIRange>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e389      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80044fa:	f000 fc6f 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 80044fe:	4602      	mov	r2, r0
 8004500:	4b5b      	ldr	r3, [pc, #364]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	091b      	lsrs	r3, r3, #4
 8004506:	f003 030f 	and.w	r3, r3, #15
 800450a:	495a      	ldr	r1, [pc, #360]	; (8004674 <HAL_RCC_OscConfig+0x29c>)
 800450c:	5ccb      	ldrb	r3, [r1, r3]
 800450e:	f003 031f 	and.w	r3, r3, #31
 8004512:	fa22 f303 	lsr.w	r3, r2, r3
 8004516:	4a58      	ldr	r2, [pc, #352]	; (8004678 <HAL_RCC_OscConfig+0x2a0>)
 8004518:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800451a:	4b58      	ldr	r3, [pc, #352]	; (800467c <HAL_RCC_OscConfig+0x2a4>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4618      	mov	r0, r3
 8004520:	f7fd fc4a 	bl	8001db8 <HAL_InitTick>
 8004524:	4603      	mov	r3, r0
 8004526:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004528:	7bfb      	ldrb	r3, [r7, #15]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d052      	beq.n	80045d4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800452e:	7bfb      	ldrb	r3, [r7, #15]
 8004530:	e36d      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d032      	beq.n	80045a0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800453a:	4b4d      	ldr	r3, [pc, #308]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a4c      	ldr	r2, [pc, #304]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004540:	f043 0301 	orr.w	r3, r3, #1
 8004544:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004546:	f7fd fc87 	bl	8001e58 <HAL_GetTick>
 800454a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800454c:	e008      	b.n	8004560 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800454e:	f7fd fc83 	bl	8001e58 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d901      	bls.n	8004560 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e356      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004560:	4b43      	ldr	r3, [pc, #268]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d0f0      	beq.n	800454e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800456c:	4b40      	ldr	r3, [pc, #256]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a3f      	ldr	r2, [pc, #252]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004572:	f043 0308 	orr.w	r3, r3, #8
 8004576:	6013      	str	r3, [r2, #0]
 8004578:	4b3d      	ldr	r3, [pc, #244]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a1b      	ldr	r3, [r3, #32]
 8004584:	493a      	ldr	r1, [pc, #232]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004586:	4313      	orrs	r3, r2
 8004588:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800458a:	4b39      	ldr	r3, [pc, #228]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	021b      	lsls	r3, r3, #8
 8004598:	4935      	ldr	r1, [pc, #212]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800459a:	4313      	orrs	r3, r2
 800459c:	604b      	str	r3, [r1, #4]
 800459e:	e01a      	b.n	80045d6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80045a0:	4b33      	ldr	r3, [pc, #204]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a32      	ldr	r2, [pc, #200]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80045a6:	f023 0301 	bic.w	r3, r3, #1
 80045aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045ac:	f7fd fc54 	bl	8001e58 <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045b4:	f7fd fc50 	bl	8001e58 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e323      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045c6:	4b2a      	ldr	r3, [pc, #168]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1f0      	bne.n	80045b4 <HAL_RCC_OscConfig+0x1dc>
 80045d2:	e000      	b.n	80045d6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80045d4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d073      	beq.n	80046ca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d005      	beq.n	80045f4 <HAL_RCC_OscConfig+0x21c>
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	2b0c      	cmp	r3, #12
 80045ec:	d10e      	bne.n	800460c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	2b03      	cmp	r3, #3
 80045f2:	d10b      	bne.n	800460c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f4:	4b1e      	ldr	r3, [pc, #120]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d063      	beq.n	80046c8 <HAL_RCC_OscConfig+0x2f0>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d15f      	bne.n	80046c8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e300      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004614:	d106      	bne.n	8004624 <HAL_RCC_OscConfig+0x24c>
 8004616:	4b16      	ldr	r3, [pc, #88]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a15      	ldr	r2, [pc, #84]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800461c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004620:	6013      	str	r3, [r2, #0]
 8004622:	e01d      	b.n	8004660 <HAL_RCC_OscConfig+0x288>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800462c:	d10c      	bne.n	8004648 <HAL_RCC_OscConfig+0x270>
 800462e:	4b10      	ldr	r3, [pc, #64]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a0f      	ldr	r2, [pc, #60]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004634:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	4b0d      	ldr	r3, [pc, #52]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a0c      	ldr	r2, [pc, #48]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004640:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	e00b      	b.n	8004660 <HAL_RCC_OscConfig+0x288>
 8004648:	4b09      	ldr	r3, [pc, #36]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a08      	ldr	r2, [pc, #32]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800464e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004652:	6013      	str	r3, [r2, #0]
 8004654:	4b06      	ldr	r3, [pc, #24]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a05      	ldr	r2, [pc, #20]	; (8004670 <HAL_RCC_OscConfig+0x298>)
 800465a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800465e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d01b      	beq.n	80046a0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004668:	f7fd fbf6 	bl	8001e58 <HAL_GetTick>
 800466c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800466e:	e010      	b.n	8004692 <HAL_RCC_OscConfig+0x2ba>
 8004670:	40021000 	.word	0x40021000
 8004674:	08007adc 	.word	0x08007adc
 8004678:	20000000 	.word	0x20000000
 800467c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004680:	f7fd fbea 	bl	8001e58 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b64      	cmp	r3, #100	; 0x64
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e2bd      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004692:	4baf      	ldr	r3, [pc, #700]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d0f0      	beq.n	8004680 <HAL_RCC_OscConfig+0x2a8>
 800469e:	e014      	b.n	80046ca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a0:	f7fd fbda 	bl	8001e58 <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046a8:	f7fd fbd6 	bl	8001e58 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b64      	cmp	r3, #100	; 0x64
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e2a9      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046ba:	4ba5      	ldr	r3, [pc, #660]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1f0      	bne.n	80046a8 <HAL_RCC_OscConfig+0x2d0>
 80046c6:	e000      	b.n	80046ca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d060      	beq.n	8004798 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b04      	cmp	r3, #4
 80046da:	d005      	beq.n	80046e8 <HAL_RCC_OscConfig+0x310>
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	2b0c      	cmp	r3, #12
 80046e0:	d119      	bne.n	8004716 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d116      	bne.n	8004716 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046e8:	4b99      	ldr	r3, [pc, #612]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d005      	beq.n	8004700 <HAL_RCC_OscConfig+0x328>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e286      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004700:	4b93      	ldr	r3, [pc, #588]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	061b      	lsls	r3, r3, #24
 800470e:	4990      	ldr	r1, [pc, #576]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004710:	4313      	orrs	r3, r2
 8004712:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004714:	e040      	b.n	8004798 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d023      	beq.n	8004766 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800471e:	4b8c      	ldr	r3, [pc, #560]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a8b      	ldr	r2, [pc, #556]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004724:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004728:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800472a:	f7fd fb95 	bl	8001e58 <HAL_GetTick>
 800472e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004730:	e008      	b.n	8004744 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004732:	f7fd fb91 	bl	8001e58 <HAL_GetTick>
 8004736:	4602      	mov	r2, r0
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	2b02      	cmp	r3, #2
 800473e:	d901      	bls.n	8004744 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004740:	2303      	movs	r3, #3
 8004742:	e264      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004744:	4b82      	ldr	r3, [pc, #520]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0f0      	beq.n	8004732 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004750:	4b7f      	ldr	r3, [pc, #508]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	061b      	lsls	r3, r3, #24
 800475e:	497c      	ldr	r1, [pc, #496]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004760:	4313      	orrs	r3, r2
 8004762:	604b      	str	r3, [r1, #4]
 8004764:	e018      	b.n	8004798 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004766:	4b7a      	ldr	r3, [pc, #488]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a79      	ldr	r2, [pc, #484]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 800476c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004770:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004772:	f7fd fb71 	bl	8001e58 <HAL_GetTick>
 8004776:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004778:	e008      	b.n	800478c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800477a:	f7fd fb6d 	bl	8001e58 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	2b02      	cmp	r3, #2
 8004786:	d901      	bls.n	800478c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e240      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800478c:	4b70      	ldr	r3, [pc, #448]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1f0      	bne.n	800477a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0308 	and.w	r3, r3, #8
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d03c      	beq.n	800481e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d01c      	beq.n	80047e6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047ac:	4b68      	ldr	r3, [pc, #416]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80047ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047b2:	4a67      	ldr	r2, [pc, #412]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80047b4:	f043 0301 	orr.w	r3, r3, #1
 80047b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047bc:	f7fd fb4c 	bl	8001e58 <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047c2:	e008      	b.n	80047d6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047c4:	f7fd fb48 	bl	8001e58 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e21b      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047d6:	4b5e      	ldr	r3, [pc, #376]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80047d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0ef      	beq.n	80047c4 <HAL_RCC_OscConfig+0x3ec>
 80047e4:	e01b      	b.n	800481e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047e6:	4b5a      	ldr	r3, [pc, #360]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80047e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047ec:	4a58      	ldr	r2, [pc, #352]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80047ee:	f023 0301 	bic.w	r3, r3, #1
 80047f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047f6:	f7fd fb2f 	bl	8001e58 <HAL_GetTick>
 80047fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047fc:	e008      	b.n	8004810 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047fe:	f7fd fb2b 	bl	8001e58 <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	2b02      	cmp	r3, #2
 800480a:	d901      	bls.n	8004810 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e1fe      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004810:	4b4f      	ldr	r3, [pc, #316]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004812:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1ef      	bne.n	80047fe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0304 	and.w	r3, r3, #4
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 80a6 	beq.w	8004978 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800482c:	2300      	movs	r3, #0
 800482e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004830:	4b47      	ldr	r3, [pc, #284]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004834:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d10d      	bne.n	8004858 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800483c:	4b44      	ldr	r3, [pc, #272]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 800483e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004840:	4a43      	ldr	r2, [pc, #268]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004846:	6593      	str	r3, [r2, #88]	; 0x58
 8004848:	4b41      	ldr	r3, [pc, #260]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 800484a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800484c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004850:	60bb      	str	r3, [r7, #8]
 8004852:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004854:	2301      	movs	r3, #1
 8004856:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004858:	4b3e      	ldr	r3, [pc, #248]	; (8004954 <HAL_RCC_OscConfig+0x57c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004860:	2b00      	cmp	r3, #0
 8004862:	d118      	bne.n	8004896 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004864:	4b3b      	ldr	r3, [pc, #236]	; (8004954 <HAL_RCC_OscConfig+0x57c>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a3a      	ldr	r2, [pc, #232]	; (8004954 <HAL_RCC_OscConfig+0x57c>)
 800486a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800486e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004870:	f7fd faf2 	bl	8001e58 <HAL_GetTick>
 8004874:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004876:	e008      	b.n	800488a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004878:	f7fd faee 	bl	8001e58 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b02      	cmp	r3, #2
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e1c1      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800488a:	4b32      	ldr	r3, [pc, #200]	; (8004954 <HAL_RCC_OscConfig+0x57c>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004892:	2b00      	cmp	r3, #0
 8004894:	d0f0      	beq.n	8004878 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d108      	bne.n	80048b0 <HAL_RCC_OscConfig+0x4d8>
 800489e:	4b2c      	ldr	r3, [pc, #176]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80048a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048a4:	4a2a      	ldr	r2, [pc, #168]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80048a6:	f043 0301 	orr.w	r3, r3, #1
 80048aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048ae:	e024      	b.n	80048fa <HAL_RCC_OscConfig+0x522>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	2b05      	cmp	r3, #5
 80048b6:	d110      	bne.n	80048da <HAL_RCC_OscConfig+0x502>
 80048b8:	4b25      	ldr	r3, [pc, #148]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80048ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048be:	4a24      	ldr	r2, [pc, #144]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80048c0:	f043 0304 	orr.w	r3, r3, #4
 80048c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048c8:	4b21      	ldr	r3, [pc, #132]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80048ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ce:	4a20      	ldr	r2, [pc, #128]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80048d0:	f043 0301 	orr.w	r3, r3, #1
 80048d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048d8:	e00f      	b.n	80048fa <HAL_RCC_OscConfig+0x522>
 80048da:	4b1d      	ldr	r3, [pc, #116]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80048dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048e0:	4a1b      	ldr	r2, [pc, #108]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80048e2:	f023 0301 	bic.w	r3, r3, #1
 80048e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048ea:	4b19      	ldr	r3, [pc, #100]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80048ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048f0:	4a17      	ldr	r2, [pc, #92]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 80048f2:	f023 0304 	bic.w	r3, r3, #4
 80048f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d016      	beq.n	8004930 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004902:	f7fd faa9 	bl	8001e58 <HAL_GetTick>
 8004906:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004908:	e00a      	b.n	8004920 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800490a:	f7fd faa5 	bl	8001e58 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	f241 3288 	movw	r2, #5000	; 0x1388
 8004918:	4293      	cmp	r3, r2
 800491a:	d901      	bls.n	8004920 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e176      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004920:	4b0b      	ldr	r3, [pc, #44]	; (8004950 <HAL_RCC_OscConfig+0x578>)
 8004922:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b00      	cmp	r3, #0
 800492c:	d0ed      	beq.n	800490a <HAL_RCC_OscConfig+0x532>
 800492e:	e01a      	b.n	8004966 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004930:	f7fd fa92 	bl	8001e58 <HAL_GetTick>
 8004934:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004936:	e00f      	b.n	8004958 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004938:	f7fd fa8e 	bl	8001e58 <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	f241 3288 	movw	r2, #5000	; 0x1388
 8004946:	4293      	cmp	r3, r2
 8004948:	d906      	bls.n	8004958 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e15f      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
 800494e:	bf00      	nop
 8004950:	40021000 	.word	0x40021000
 8004954:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004958:	4baa      	ldr	r3, [pc, #680]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 800495a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1e8      	bne.n	8004938 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004966:	7ffb      	ldrb	r3, [r7, #31]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d105      	bne.n	8004978 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800496c:	4ba5      	ldr	r3, [pc, #660]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 800496e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004970:	4aa4      	ldr	r2, [pc, #656]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004972:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004976:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0320 	and.w	r3, r3, #32
 8004980:	2b00      	cmp	r3, #0
 8004982:	d03c      	beq.n	80049fe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004988:	2b00      	cmp	r3, #0
 800498a:	d01c      	beq.n	80049c6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800498c:	4b9d      	ldr	r3, [pc, #628]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 800498e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004992:	4a9c      	ldr	r2, [pc, #624]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004994:	f043 0301 	orr.w	r3, r3, #1
 8004998:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800499c:	f7fd fa5c 	bl	8001e58 <HAL_GetTick>
 80049a0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049a2:	e008      	b.n	80049b6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049a4:	f7fd fa58 	bl	8001e58 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e12b      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049b6:	4b93      	ldr	r3, [pc, #588]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 80049b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0ef      	beq.n	80049a4 <HAL_RCC_OscConfig+0x5cc>
 80049c4:	e01b      	b.n	80049fe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049c6:	4b8f      	ldr	r3, [pc, #572]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 80049c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049cc:	4a8d      	ldr	r2, [pc, #564]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 80049ce:	f023 0301 	bic.w	r3, r3, #1
 80049d2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d6:	f7fd fa3f 	bl	8001e58 <HAL_GetTick>
 80049da:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049dc:	e008      	b.n	80049f0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049de:	f7fd fa3b 	bl	8001e58 <HAL_GetTick>
 80049e2:	4602      	mov	r2, r0
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d901      	bls.n	80049f0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	e10e      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049f0:	4b84      	ldr	r3, [pc, #528]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 80049f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1ef      	bne.n	80049de <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	f000 8102 	beq.w	8004c0c <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a0c:	2b02      	cmp	r3, #2
 8004a0e:	f040 80c5 	bne.w	8004b9c <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a12:	4b7c      	ldr	r3, [pc, #496]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f003 0203 	and.w	r2, r3, #3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d12c      	bne.n	8004a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a30:	3b01      	subs	r3, #1
 8004a32:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d123      	bne.n	8004a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a42:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d11b      	bne.n	8004a80 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a52:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d113      	bne.n	8004a80 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a62:	085b      	lsrs	r3, r3, #1
 8004a64:	3b01      	subs	r3, #1
 8004a66:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d109      	bne.n	8004a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a76:	085b      	lsrs	r3, r3, #1
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d067      	beq.n	8004b50 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	2b0c      	cmp	r3, #12
 8004a84:	d062      	beq.n	8004b4c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004a86:	4b5f      	ldr	r3, [pc, #380]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e0bb      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004a96:	4b5b      	ldr	r3, [pc, #364]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a5a      	ldr	r2, [pc, #360]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004a9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004aa0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004aa2:	f7fd f9d9 	bl	8001e58 <HAL_GetTick>
 8004aa6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004aa8:	e008      	b.n	8004abc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aaa:	f7fd f9d5 	bl	8001e58 <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d901      	bls.n	8004abc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e0a8      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004abc:	4b51      	ldr	r3, [pc, #324]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1f0      	bne.n	8004aaa <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ac8:	4b4e      	ldr	r3, [pc, #312]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004aca:	68da      	ldr	r2, [r3, #12]
 8004acc:	4b4e      	ldr	r3, [pc, #312]	; (8004c08 <HAL_RCC_OscConfig+0x830>)
 8004ace:	4013      	ands	r3, r2
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004ad8:	3a01      	subs	r2, #1
 8004ada:	0112      	lsls	r2, r2, #4
 8004adc:	4311      	orrs	r1, r2
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ae2:	0212      	lsls	r2, r2, #8
 8004ae4:	4311      	orrs	r1, r2
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004aea:	0852      	lsrs	r2, r2, #1
 8004aec:	3a01      	subs	r2, #1
 8004aee:	0552      	lsls	r2, r2, #21
 8004af0:	4311      	orrs	r1, r2
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004af6:	0852      	lsrs	r2, r2, #1
 8004af8:	3a01      	subs	r2, #1
 8004afa:	0652      	lsls	r2, r2, #25
 8004afc:	4311      	orrs	r1, r2
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b02:	06d2      	lsls	r2, r2, #27
 8004b04:	430a      	orrs	r2, r1
 8004b06:	493f      	ldr	r1, [pc, #252]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b0c:	4b3d      	ldr	r3, [pc, #244]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a3c      	ldr	r2, [pc, #240]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b16:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b18:	4b3a      	ldr	r3, [pc, #232]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	4a39      	ldr	r2, [pc, #228]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b22:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b24:	f7fd f998 	bl	8001e58 <HAL_GetTick>
 8004b28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b2c:	f7fd f994 	bl	8001e58 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e067      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b3e:	4b31      	ldr	r3, [pc, #196]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0f0      	beq.n	8004b2c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b4a:	e05f      	b.n	8004c0c <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e05e      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b50:	4b2c      	ldr	r3, [pc, #176]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d157      	bne.n	8004c0c <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004b5c:	4b29      	ldr	r3, [pc, #164]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a28      	ldr	r2, [pc, #160]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b66:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b68:	4b26      	ldr	r3, [pc, #152]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	4a25      	ldr	r2, [pc, #148]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b72:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004b74:	f7fd f970 	bl	8001e58 <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b7a:	e008      	b.n	8004b8e <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b7c:	f7fd f96c 	bl	8001e58 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e03f      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b8e:	4b1d      	ldr	r3, [pc, #116]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d0f0      	beq.n	8004b7c <HAL_RCC_OscConfig+0x7a4>
 8004b9a:	e037      	b.n	8004c0c <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	2b0c      	cmp	r3, #12
 8004ba0:	d02d      	beq.n	8004bfe <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ba2:	4b18      	ldr	r3, [pc, #96]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a17      	ldr	r2, [pc, #92]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004ba8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bac:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bae:	4b15      	ldr	r3, [pc, #84]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d105      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004bba:	4b12      	ldr	r3, [pc, #72]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	4a11      	ldr	r2, [pc, #68]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004bc0:	f023 0303 	bic.w	r3, r3, #3
 8004bc4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004bc6:	4b0f      	ldr	r3, [pc, #60]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	4a0e      	ldr	r2, [pc, #56]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004bcc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004bd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bd4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd6:	f7fd f93f 	bl	8001e58 <HAL_GetTick>
 8004bda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bdc:	e008      	b.n	8004bf0 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bde:	f7fd f93b 	bl	8001e58 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d901      	bls.n	8004bf0 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e00e      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bf0:	4b04      	ldr	r3, [pc, #16]	; (8004c04 <HAL_RCC_OscConfig+0x82c>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1f0      	bne.n	8004bde <HAL_RCC_OscConfig+0x806>
 8004bfc:	e006      	b.n	8004c0c <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e005      	b.n	8004c0e <HAL_RCC_OscConfig+0x836>
 8004c02:	bf00      	nop
 8004c04:	40021000 	.word	0x40021000
 8004c08:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3720      	adds	r7, #32
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop

08004c18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e0c8      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c2c:	4b66      	ldr	r3, [pc, #408]	; (8004dc8 <HAL_RCC_ClockConfig+0x1b0>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0307 	and.w	r3, r3, #7
 8004c34:	683a      	ldr	r2, [r7, #0]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d910      	bls.n	8004c5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c3a:	4b63      	ldr	r3, [pc, #396]	; (8004dc8 <HAL_RCC_ClockConfig+0x1b0>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f023 0207 	bic.w	r2, r3, #7
 8004c42:	4961      	ldr	r1, [pc, #388]	; (8004dc8 <HAL_RCC_ClockConfig+0x1b0>)
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c4a:	4b5f      	ldr	r3, [pc, #380]	; (8004dc8 <HAL_RCC_ClockConfig+0x1b0>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0307 	and.w	r3, r3, #7
 8004c52:	683a      	ldr	r2, [r7, #0]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d001      	beq.n	8004c5c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e0b0      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d04c      	beq.n	8004d02 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	2b03      	cmp	r3, #3
 8004c6e:	d107      	bne.n	8004c80 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c70:	4b56      	ldr	r3, [pc, #344]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d121      	bne.n	8004cc0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e09e      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d107      	bne.n	8004c98 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c88:	4b50      	ldr	r3, [pc, #320]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d115      	bne.n	8004cc0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e092      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d107      	bne.n	8004cb0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004ca0:	4b4a      	ldr	r3, [pc, #296]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0302 	and.w	r3, r3, #2
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d109      	bne.n	8004cc0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e086      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cb0:	4b46      	ldr	r3, [pc, #280]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d101      	bne.n	8004cc0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e07e      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cc0:	4b42      	ldr	r3, [pc, #264]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f023 0203 	bic.w	r2, r3, #3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	493f      	ldr	r1, [pc, #252]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cd2:	f7fd f8c1 	bl	8001e58 <HAL_GetTick>
 8004cd6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cd8:	e00a      	b.n	8004cf0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cda:	f7fd f8bd 	bl	8001e58 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d901      	bls.n	8004cf0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e066      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cf0:	4b36      	ldr	r3, [pc, #216]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f003 020c 	and.w	r2, r3, #12
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d1eb      	bne.n	8004cda <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 0302 	and.w	r3, r3, #2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d008      	beq.n	8004d20 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d0e:	4b2f      	ldr	r3, [pc, #188]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	492c      	ldr	r1, [pc, #176]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d20:	4b29      	ldr	r3, [pc, #164]	; (8004dc8 <HAL_RCC_ClockConfig+0x1b0>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	683a      	ldr	r2, [r7, #0]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d210      	bcs.n	8004d50 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d2e:	4b26      	ldr	r3, [pc, #152]	; (8004dc8 <HAL_RCC_ClockConfig+0x1b0>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f023 0207 	bic.w	r2, r3, #7
 8004d36:	4924      	ldr	r1, [pc, #144]	; (8004dc8 <HAL_RCC_ClockConfig+0x1b0>)
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d3e:	4b22      	ldr	r3, [pc, #136]	; (8004dc8 <HAL_RCC_ClockConfig+0x1b0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0307 	and.w	r3, r3, #7
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d001      	beq.n	8004d50 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e036      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0304 	and.w	r3, r3, #4
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d008      	beq.n	8004d6e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d5c:	4b1b      	ldr	r3, [pc, #108]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	4918      	ldr	r1, [pc, #96]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0308 	and.w	r3, r3, #8
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d009      	beq.n	8004d8e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d7a:	4b14      	ldr	r3, [pc, #80]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	00db      	lsls	r3, r3, #3
 8004d88:	4910      	ldr	r1, [pc, #64]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d8e:	f000 f825 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 8004d92:	4602      	mov	r2, r0
 8004d94:	4b0d      	ldr	r3, [pc, #52]	; (8004dcc <HAL_RCC_ClockConfig+0x1b4>)
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	091b      	lsrs	r3, r3, #4
 8004d9a:	f003 030f 	and.w	r3, r3, #15
 8004d9e:	490c      	ldr	r1, [pc, #48]	; (8004dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8004da0:	5ccb      	ldrb	r3, [r1, r3]
 8004da2:	f003 031f 	and.w	r3, r3, #31
 8004da6:	fa22 f303 	lsr.w	r3, r2, r3
 8004daa:	4a0a      	ldr	r2, [pc, #40]	; (8004dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8004dac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004dae:	4b0a      	ldr	r3, [pc, #40]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7fd f800 	bl	8001db8 <HAL_InitTick>
 8004db8:	4603      	mov	r3, r0
 8004dba:	72fb      	strb	r3, [r7, #11]

  return status;
 8004dbc:	7afb      	ldrb	r3, [r7, #11]
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	40022000 	.word	0x40022000
 8004dcc:	40021000 	.word	0x40021000
 8004dd0:	08007adc 	.word	0x08007adc
 8004dd4:	20000000 	.word	0x20000000
 8004dd8:	20000004 	.word	0x20000004

08004ddc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b089      	sub	sp, #36	; 0x24
 8004de0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004de2:	2300      	movs	r3, #0
 8004de4:	61fb      	str	r3, [r7, #28]
 8004de6:	2300      	movs	r3, #0
 8004de8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004dea:	4b3e      	ldr	r3, [pc, #248]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f003 030c 	and.w	r3, r3, #12
 8004df2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004df4:	4b3b      	ldr	r3, [pc, #236]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	f003 0303 	and.w	r3, r3, #3
 8004dfc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d005      	beq.n	8004e10 <HAL_RCC_GetSysClockFreq+0x34>
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	2b0c      	cmp	r3, #12
 8004e08:	d121      	bne.n	8004e4e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d11e      	bne.n	8004e4e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004e10:	4b34      	ldr	r3, [pc, #208]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0308 	and.w	r3, r3, #8
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d107      	bne.n	8004e2c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e1c:	4b31      	ldr	r3, [pc, #196]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e22:	0a1b      	lsrs	r3, r3, #8
 8004e24:	f003 030f 	and.w	r3, r3, #15
 8004e28:	61fb      	str	r3, [r7, #28]
 8004e2a:	e005      	b.n	8004e38 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e2c:	4b2d      	ldr	r3, [pc, #180]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	091b      	lsrs	r3, r3, #4
 8004e32:	f003 030f 	and.w	r3, r3, #15
 8004e36:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004e38:	4a2b      	ldr	r2, [pc, #172]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e40:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d10d      	bne.n	8004e64 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e4c:	e00a      	b.n	8004e64 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	2b04      	cmp	r3, #4
 8004e52:	d102      	bne.n	8004e5a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e54:	4b25      	ldr	r3, [pc, #148]	; (8004eec <HAL_RCC_GetSysClockFreq+0x110>)
 8004e56:	61bb      	str	r3, [r7, #24]
 8004e58:	e004      	b.n	8004e64 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d101      	bne.n	8004e64 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e60:	4b23      	ldr	r3, [pc, #140]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e62:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	2b0c      	cmp	r3, #12
 8004e68:	d134      	bne.n	8004ed4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e6a:	4b1e      	ldr	r3, [pc, #120]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	f003 0303 	and.w	r3, r3, #3
 8004e72:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d003      	beq.n	8004e82 <HAL_RCC_GetSysClockFreq+0xa6>
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	2b03      	cmp	r3, #3
 8004e7e:	d003      	beq.n	8004e88 <HAL_RCC_GetSysClockFreq+0xac>
 8004e80:	e005      	b.n	8004e8e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004e82:	4b1a      	ldr	r3, [pc, #104]	; (8004eec <HAL_RCC_GetSysClockFreq+0x110>)
 8004e84:	617b      	str	r3, [r7, #20]
      break;
 8004e86:	e005      	b.n	8004e94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004e88:	4b19      	ldr	r3, [pc, #100]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e8a:	617b      	str	r3, [r7, #20]
      break;
 8004e8c:	e002      	b.n	8004e94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	617b      	str	r3, [r7, #20]
      break;
 8004e92:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e94:	4b13      	ldr	r3, [pc, #76]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	091b      	lsrs	r3, r3, #4
 8004e9a:	f003 0307 	and.w	r3, r3, #7
 8004e9e:	3301      	adds	r3, #1
 8004ea0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ea2:	4b10      	ldr	r3, [pc, #64]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ea4:	68db      	ldr	r3, [r3, #12]
 8004ea6:	0a1b      	lsrs	r3, r3, #8
 8004ea8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004eac:	697a      	ldr	r2, [r7, #20]
 8004eae:	fb02 f203 	mul.w	r2, r2, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004eba:	4b0a      	ldr	r3, [pc, #40]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	0e5b      	lsrs	r3, r3, #25
 8004ec0:	f003 0303 	and.w	r3, r3, #3
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	005b      	lsls	r3, r3, #1
 8004ec8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ed4:	69bb      	ldr	r3, [r7, #24]
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3724      	adds	r7, #36	; 0x24
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	40021000 	.word	0x40021000
 8004ee8:	08007af4 	.word	0x08007af4
 8004eec:	00f42400 	.word	0x00f42400
 8004ef0:	007a1200 	.word	0x007a1200

08004ef4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ef8:	4b03      	ldr	r3, [pc, #12]	; (8004f08 <HAL_RCC_GetHCLKFreq+0x14>)
 8004efa:	681b      	ldr	r3, [r3, #0]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	20000000 	.word	0x20000000

08004f0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f10:	f7ff fff0 	bl	8004ef4 <HAL_RCC_GetHCLKFreq>
 8004f14:	4602      	mov	r2, r0
 8004f16:	4b06      	ldr	r3, [pc, #24]	; (8004f30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	0a1b      	lsrs	r3, r3, #8
 8004f1c:	f003 0307 	and.w	r3, r3, #7
 8004f20:	4904      	ldr	r1, [pc, #16]	; (8004f34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f22:	5ccb      	ldrb	r3, [r1, r3]
 8004f24:	f003 031f 	and.w	r3, r3, #31
 8004f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	40021000 	.word	0x40021000
 8004f34:	08007aec 	.word	0x08007aec

08004f38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f3c:	f7ff ffda 	bl	8004ef4 <HAL_RCC_GetHCLKFreq>
 8004f40:	4602      	mov	r2, r0
 8004f42:	4b06      	ldr	r3, [pc, #24]	; (8004f5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	0adb      	lsrs	r3, r3, #11
 8004f48:	f003 0307 	and.w	r3, r3, #7
 8004f4c:	4904      	ldr	r1, [pc, #16]	; (8004f60 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f4e:	5ccb      	ldrb	r3, [r1, r3]
 8004f50:	f003 031f 	and.w	r3, r3, #31
 8004f54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	40021000 	.word	0x40021000
 8004f60:	08007aec 	.word	0x08007aec

08004f64 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004f70:	4b2a      	ldr	r3, [pc, #168]	; (800501c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d003      	beq.n	8004f84 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004f7c:	f7ff f9ae 	bl	80042dc <HAL_PWREx_GetVoltageRange>
 8004f80:	6178      	str	r0, [r7, #20]
 8004f82:	e014      	b.n	8004fae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f84:	4b25      	ldr	r3, [pc, #148]	; (800501c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f88:	4a24      	ldr	r2, [pc, #144]	; (800501c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f8e:	6593      	str	r3, [r2, #88]	; 0x58
 8004f90:	4b22      	ldr	r3, [pc, #136]	; (800501c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f98:	60fb      	str	r3, [r7, #12]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004f9c:	f7ff f99e 	bl	80042dc <HAL_PWREx_GetVoltageRange>
 8004fa0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004fa2:	4b1e      	ldr	r3, [pc, #120]	; (800501c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fa6:	4a1d      	ldr	r2, [pc, #116]	; (800501c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fa8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fac:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fb4:	d10b      	bne.n	8004fce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2b80      	cmp	r3, #128	; 0x80
 8004fba:	d919      	bls.n	8004ff0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2ba0      	cmp	r3, #160	; 0xa0
 8004fc0:	d902      	bls.n	8004fc8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004fc2:	2302      	movs	r3, #2
 8004fc4:	613b      	str	r3, [r7, #16]
 8004fc6:	e013      	b.n	8004ff0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004fc8:	2301      	movs	r3, #1
 8004fca:	613b      	str	r3, [r7, #16]
 8004fcc:	e010      	b.n	8004ff0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2b80      	cmp	r3, #128	; 0x80
 8004fd2:	d902      	bls.n	8004fda <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	613b      	str	r3, [r7, #16]
 8004fd8:	e00a      	b.n	8004ff0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2b80      	cmp	r3, #128	; 0x80
 8004fde:	d102      	bne.n	8004fe6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	613b      	str	r3, [r7, #16]
 8004fe4:	e004      	b.n	8004ff0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b70      	cmp	r3, #112	; 0x70
 8004fea:	d101      	bne.n	8004ff0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004fec:	2301      	movs	r3, #1
 8004fee:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004ff0:	4b0b      	ldr	r3, [pc, #44]	; (8005020 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f023 0207 	bic.w	r2, r3, #7
 8004ff8:	4909      	ldr	r1, [pc, #36]	; (8005020 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005000:	4b07      	ldr	r3, [pc, #28]	; (8005020 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0307 	and.w	r3, r3, #7
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	429a      	cmp	r2, r3
 800500c:	d001      	beq.n	8005012 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e000      	b.n	8005014 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3718      	adds	r7, #24
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}
 800501c:	40021000 	.word	0x40021000
 8005020:	40022000 	.word	0x40022000

08005024 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b086      	sub	sp, #24
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800502c:	2300      	movs	r3, #0
 800502e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005030:	2300      	movs	r3, #0
 8005032:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800503c:	2b00      	cmp	r3, #0
 800503e:	d031      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005044:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005048:	d01a      	beq.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800504a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800504e:	d814      	bhi.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005050:	2b00      	cmp	r3, #0
 8005052:	d009      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005054:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005058:	d10f      	bne.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800505a:	4b5d      	ldr	r3, [pc, #372]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	4a5c      	ldr	r2, [pc, #368]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005060:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005064:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005066:	e00c      	b.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	3304      	adds	r3, #4
 800506c:	2100      	movs	r1, #0
 800506e:	4618      	mov	r0, r3
 8005070:	f000 fa1e 	bl	80054b0 <RCCEx_PLLSAI1_Config>
 8005074:	4603      	mov	r3, r0
 8005076:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005078:	e003      	b.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	74fb      	strb	r3, [r7, #19]
      break;
 800507e:	e000      	b.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005080:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005082:	7cfb      	ldrb	r3, [r7, #19]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d10b      	bne.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005088:	4b51      	ldr	r3, [pc, #324]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800508a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800508e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005096:	494e      	ldr	r1, [pc, #312]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005098:	4313      	orrs	r3, r2
 800509a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800509e:	e001      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050a0:	7cfb      	ldrb	r3, [r7, #19]
 80050a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	f000 809e 	beq.w	80051ee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050b2:	2300      	movs	r3, #0
 80050b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80050b6:	4b46      	ldr	r3, [pc, #280]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d101      	bne.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80050c2:	2301      	movs	r3, #1
 80050c4:	e000      	b.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80050c6:	2300      	movs	r3, #0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d00d      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050cc:	4b40      	ldr	r3, [pc, #256]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050d0:	4a3f      	ldr	r2, [pc, #252]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050d6:	6593      	str	r3, [r2, #88]	; 0x58
 80050d8:	4b3d      	ldr	r3, [pc, #244]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050e0:	60bb      	str	r3, [r7, #8]
 80050e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050e4:	2301      	movs	r3, #1
 80050e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050e8:	4b3a      	ldr	r3, [pc, #232]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a39      	ldr	r2, [pc, #228]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80050ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80050f4:	f7fc feb0 	bl	8001e58 <HAL_GetTick>
 80050f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80050fa:	e009      	b.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050fc:	f7fc feac 	bl	8001e58 <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	2b02      	cmp	r3, #2
 8005108:	d902      	bls.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800510a:	2303      	movs	r3, #3
 800510c:	74fb      	strb	r3, [r7, #19]
        break;
 800510e:	e005      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005110:	4b30      	ldr	r3, [pc, #192]	; (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005118:	2b00      	cmp	r3, #0
 800511a:	d0ef      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800511c:	7cfb      	ldrb	r3, [r7, #19]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d15a      	bne.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005122:	4b2b      	ldr	r3, [pc, #172]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005128:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800512c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d01e      	beq.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005138:	697a      	ldr	r2, [r7, #20]
 800513a:	429a      	cmp	r2, r3
 800513c:	d019      	beq.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800513e:	4b24      	ldr	r3, [pc, #144]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005144:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005148:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800514a:	4b21      	ldr	r3, [pc, #132]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800514c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005150:	4a1f      	ldr	r2, [pc, #124]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005152:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005156:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800515a:	4b1d      	ldr	r3, [pc, #116]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800515c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005160:	4a1b      	ldr	r2, [pc, #108]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005162:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005166:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800516a:	4a19      	ldr	r2, [pc, #100]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	f003 0301 	and.w	r3, r3, #1
 8005178:	2b00      	cmp	r3, #0
 800517a:	d016      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800517c:	f7fc fe6c 	bl	8001e58 <HAL_GetTick>
 8005180:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005182:	e00b      	b.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005184:	f7fc fe68 	bl	8001e58 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005192:	4293      	cmp	r3, r2
 8005194:	d902      	bls.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	74fb      	strb	r3, [r7, #19]
            break;
 800519a:	e006      	b.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800519c:	4b0c      	ldr	r3, [pc, #48]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800519e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d0ec      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80051aa:	7cfb      	ldrb	r3, [r7, #19]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d10b      	bne.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051b0:	4b07      	ldr	r3, [pc, #28]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80051b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051be:	4904      	ldr	r1, [pc, #16]	; (80051d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80051c0:	4313      	orrs	r3, r2
 80051c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80051c6:	e009      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80051c8:	7cfb      	ldrb	r3, [r7, #19]
 80051ca:	74bb      	strb	r3, [r7, #18]
 80051cc:	e006      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80051ce:	bf00      	nop
 80051d0:	40021000 	.word	0x40021000
 80051d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d8:	7cfb      	ldrb	r3, [r7, #19]
 80051da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051dc:	7c7b      	ldrb	r3, [r7, #17]
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d105      	bne.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051e2:	4bb2      	ldr	r3, [pc, #712]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e6:	4ab1      	ldr	r2, [pc, #708]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051ec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00a      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051fa:	4bac      	ldr	r3, [pc, #688]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005200:	f023 0203 	bic.w	r2, r3, #3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	49a8      	ldr	r1, [pc, #672]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800520a:	4313      	orrs	r3, r2
 800520c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00a      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800521c:	4ba3      	ldr	r3, [pc, #652]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800521e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005222:	f023 020c 	bic.w	r2, r3, #12
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522a:	49a0      	ldr	r1, [pc, #640]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800522c:	4313      	orrs	r3, r2
 800522e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0304 	and.w	r3, r3, #4
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800523e:	4b9b      	ldr	r3, [pc, #620]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005244:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800524c:	4997      	ldr	r1, [pc, #604]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0320 	and.w	r3, r3, #32
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005260:	4b92      	ldr	r3, [pc, #584]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005266:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800526e:	498f      	ldr	r1, [pc, #572]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005270:	4313      	orrs	r3, r2
 8005272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00a      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005282:	4b8a      	ldr	r3, [pc, #552]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005288:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005290:	4986      	ldr	r1, [pc, #536]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005292:	4313      	orrs	r3, r2
 8005294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80052a4:	4b81      	ldr	r3, [pc, #516]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b2:	497e      	ldr	r1, [pc, #504]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80052c6:	4b79      	ldr	r3, [pc, #484]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d4:	4975      	ldr	r1, [pc, #468]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80052e8:	4b70      	ldr	r3, [pc, #448]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052f6:	496d      	ldr	r1, [pc, #436]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800530a:	4b68      	ldr	r3, [pc, #416]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800530c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005310:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005318:	4964      	ldr	r1, [pc, #400]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d028      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800532c:	4b5f      	ldr	r3, [pc, #380]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800532e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005332:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800533a:	495c      	ldr	r1, [pc, #368]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800533c:	4313      	orrs	r3, r2
 800533e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005346:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800534a:	d106      	bne.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800534c:	4b57      	ldr	r3, [pc, #348]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	4a56      	ldr	r2, [pc, #344]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005352:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005356:	60d3      	str	r3, [r2, #12]
 8005358:	e011      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800535e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005362:	d10c      	bne.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	3304      	adds	r3, #4
 8005368:	2101      	movs	r1, #1
 800536a:	4618      	mov	r0, r3
 800536c:	f000 f8a0 	bl	80054b0 <RCCEx_PLLSAI1_Config>
 8005370:	4603      	mov	r3, r0
 8005372:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005374:	7cfb      	ldrb	r3, [r7, #19]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800537a:	7cfb      	ldrb	r3, [r7, #19]
 800537c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d028      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800538a:	4b48      	ldr	r3, [pc, #288]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800538c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005390:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005398:	4944      	ldr	r1, [pc, #272]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800539a:	4313      	orrs	r3, r2
 800539c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053a8:	d106      	bne.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053aa:	4b40      	ldr	r3, [pc, #256]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	4a3f      	ldr	r2, [pc, #252]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053b4:	60d3      	str	r3, [r2, #12]
 80053b6:	e011      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053c0:	d10c      	bne.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	3304      	adds	r3, #4
 80053c6:	2101      	movs	r1, #1
 80053c8:	4618      	mov	r0, r3
 80053ca:	f000 f871 	bl	80054b0 <RCCEx_PLLSAI1_Config>
 80053ce:	4603      	mov	r3, r0
 80053d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053d2:	7cfb      	ldrb	r3, [r7, #19]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d001      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80053d8:	7cfb      	ldrb	r3, [r7, #19]
 80053da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d028      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80053e8:	4b30      	ldr	r3, [pc, #192]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053f6:	492d      	ldr	r1, [pc, #180]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053f8:	4313      	orrs	r3, r2
 80053fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005402:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005406:	d106      	bne.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005408:	4b28      	ldr	r3, [pc, #160]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	4a27      	ldr	r2, [pc, #156]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800540e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005412:	60d3      	str	r3, [r2, #12]
 8005414:	e011      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x416>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800541a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800541e:	d10c      	bne.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x416>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	3304      	adds	r3, #4
 8005424:	2101      	movs	r1, #1
 8005426:	4618      	mov	r0, r3
 8005428:	f000 f842 	bl	80054b0 <RCCEx_PLLSAI1_Config>
 800542c:	4603      	mov	r3, r0
 800542e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005430:	7cfb      	ldrb	r3, [r7, #19]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d001      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x416>
      {
        /* set overall return value */
        status = ret;
 8005436:	7cfb      	ldrb	r3, [r7, #19]
 8005438:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d01c      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005446:	4b19      	ldr	r3, [pc, #100]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005448:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800544c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005454:	4915      	ldr	r1, [pc, #84]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005456:	4313      	orrs	r3, r2
 8005458:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005460:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005464:	d10c      	bne.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	3304      	adds	r3, #4
 800546a:	2102      	movs	r1, #2
 800546c:	4618      	mov	r0, r3
 800546e:	f000 f81f 	bl	80054b0 <RCCEx_PLLSAI1_Config>
 8005472:	4603      	mov	r3, r0
 8005474:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005476:	7cfb      	ldrb	r3, [r7, #19]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d001      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* set overall return value */
        status = ret;
 800547c:	7cfb      	ldrb	r3, [r7, #19]
 800547e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d00a      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800548c:	4b07      	ldr	r3, [pc, #28]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800548e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005492:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800549a:	4904      	ldr	r1, [pc, #16]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800549c:	4313      	orrs	r3, r2
 800549e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80054a2:	7cbb      	ldrb	r3, [r7, #18]
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3718      	adds	r7, #24
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	40021000 	.word	0x40021000

080054b0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80054ba:	2300      	movs	r3, #0
 80054bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80054be:	4b74      	ldr	r3, [pc, #464]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f003 0303 	and.w	r3, r3, #3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d018      	beq.n	80054fc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80054ca:	4b71      	ldr	r3, [pc, #452]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	f003 0203 	and.w	r2, r3, #3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d10d      	bne.n	80054f6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
       ||
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d009      	beq.n	80054f6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80054e2:	4b6b      	ldr	r3, [pc, #428]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	091b      	lsrs	r3, r3, #4
 80054e8:	f003 0307 	and.w	r3, r3, #7
 80054ec:	1c5a      	adds	r2, r3, #1
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
       ||
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d047      	beq.n	8005586 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	73fb      	strb	r3, [r7, #15]
 80054fa:	e044      	b.n	8005586 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2b03      	cmp	r3, #3
 8005502:	d018      	beq.n	8005536 <RCCEx_PLLSAI1_Config+0x86>
 8005504:	2b03      	cmp	r3, #3
 8005506:	d825      	bhi.n	8005554 <RCCEx_PLLSAI1_Config+0xa4>
 8005508:	2b01      	cmp	r3, #1
 800550a:	d002      	beq.n	8005512 <RCCEx_PLLSAI1_Config+0x62>
 800550c:	2b02      	cmp	r3, #2
 800550e:	d009      	beq.n	8005524 <RCCEx_PLLSAI1_Config+0x74>
 8005510:	e020      	b.n	8005554 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005512:	4b5f      	ldr	r3, [pc, #380]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b00      	cmp	r3, #0
 800551c:	d11d      	bne.n	800555a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005522:	e01a      	b.n	800555a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005524:	4b5a      	ldr	r3, [pc, #360]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800552c:	2b00      	cmp	r3, #0
 800552e:	d116      	bne.n	800555e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005534:	e013      	b.n	800555e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005536:	4b56      	ldr	r3, [pc, #344]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d10f      	bne.n	8005562 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005542:	4b53      	ldr	r3, [pc, #332]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d109      	bne.n	8005562 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005552:	e006      	b.n	8005562 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	73fb      	strb	r3, [r7, #15]
      break;
 8005558:	e004      	b.n	8005564 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800555a:	bf00      	nop
 800555c:	e002      	b.n	8005564 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800555e:	bf00      	nop
 8005560:	e000      	b.n	8005564 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005562:	bf00      	nop
    }

    if(status == HAL_OK)
 8005564:	7bfb      	ldrb	r3, [r7, #15]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d10d      	bne.n	8005586 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800556a:	4b49      	ldr	r3, [pc, #292]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6819      	ldr	r1, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	3b01      	subs	r3, #1
 800557c:	011b      	lsls	r3, r3, #4
 800557e:	430b      	orrs	r3, r1
 8005580:	4943      	ldr	r1, [pc, #268]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005582:	4313      	orrs	r3, r2
 8005584:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005586:	7bfb      	ldrb	r3, [r7, #15]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d17c      	bne.n	8005686 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800558c:	4b40      	ldr	r3, [pc, #256]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a3f      	ldr	r2, [pc, #252]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005592:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005596:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005598:	f7fc fc5e 	bl	8001e58 <HAL_GetTick>
 800559c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800559e:	e009      	b.n	80055b4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80055a0:	f7fc fc5a 	bl	8001e58 <HAL_GetTick>
 80055a4:	4602      	mov	r2, r0
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	2b02      	cmp	r3, #2
 80055ac:	d902      	bls.n	80055b4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	73fb      	strb	r3, [r7, #15]
        break;
 80055b2:	e005      	b.n	80055c0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80055b4:	4b36      	ldr	r3, [pc, #216]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d1ef      	bne.n	80055a0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80055c0:	7bfb      	ldrb	r3, [r7, #15]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d15f      	bne.n	8005686 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d110      	bne.n	80055ee <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80055cc:	4b30      	ldr	r3, [pc, #192]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80055d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	6892      	ldr	r2, [r2, #8]
 80055dc:	0211      	lsls	r1, r2, #8
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	68d2      	ldr	r2, [r2, #12]
 80055e2:	06d2      	lsls	r2, r2, #27
 80055e4:	430a      	orrs	r2, r1
 80055e6:	492a      	ldr	r1, [pc, #168]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	610b      	str	r3, [r1, #16]
 80055ec:	e027      	b.n	800563e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d112      	bne.n	800561a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80055f4:	4b26      	ldr	r3, [pc, #152]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80055fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	6892      	ldr	r2, [r2, #8]
 8005604:	0211      	lsls	r1, r2, #8
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	6912      	ldr	r2, [r2, #16]
 800560a:	0852      	lsrs	r2, r2, #1
 800560c:	3a01      	subs	r2, #1
 800560e:	0552      	lsls	r2, r2, #21
 8005610:	430a      	orrs	r2, r1
 8005612:	491f      	ldr	r1, [pc, #124]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005614:	4313      	orrs	r3, r2
 8005616:	610b      	str	r3, [r1, #16]
 8005618:	e011      	b.n	800563e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800561a:	4b1d      	ldr	r3, [pc, #116]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005622:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	6892      	ldr	r2, [r2, #8]
 800562a:	0211      	lsls	r1, r2, #8
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	6952      	ldr	r2, [r2, #20]
 8005630:	0852      	lsrs	r2, r2, #1
 8005632:	3a01      	subs	r2, #1
 8005634:	0652      	lsls	r2, r2, #25
 8005636:	430a      	orrs	r2, r1
 8005638:	4915      	ldr	r1, [pc, #84]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 800563a:	4313      	orrs	r3, r2
 800563c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800563e:	4b14      	ldr	r3, [pc, #80]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a13      	ldr	r2, [pc, #76]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005644:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005648:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800564a:	f7fc fc05 	bl	8001e58 <HAL_GetTick>
 800564e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005650:	e009      	b.n	8005666 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005652:	f7fc fc01 	bl	8001e58 <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	2b02      	cmp	r3, #2
 800565e:	d902      	bls.n	8005666 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	73fb      	strb	r3, [r7, #15]
          break;
 8005664:	e005      	b.n	8005672 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005666:	4b0a      	ldr	r3, [pc, #40]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d0ef      	beq.n	8005652 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005672:	7bfb      	ldrb	r3, [r7, #15]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d106      	bne.n	8005686 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005678:	4b05      	ldr	r3, [pc, #20]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 800567a:	691a      	ldr	r2, [r3, #16]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	4903      	ldr	r1, [pc, #12]	; (8005690 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005682:	4313      	orrs	r3, r2
 8005684:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005686:	7bfb      	ldrb	r3, [r7, #15]
}
 8005688:	4618      	mov	r0, r3
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	40021000 	.word	0x40021000

08005694 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d06c      	beq.n	8005780 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d106      	bne.n	80056c0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f7fc f992 	bl	80019e4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2202      	movs	r2, #2
 80056c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	22ca      	movs	r2, #202	; 0xca
 80056ce:	625a      	str	r2, [r3, #36]	; 0x24
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2253      	movs	r2, #83	; 0x53
 80056d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f000 f87c 	bl	80057d6 <RTC_EnterInitMode>
 80056de:	4603      	mov	r3, r0
 80056e0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80056e2:	7bfb      	ldrb	r3, [r7, #15]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d14b      	bne.n	8005780 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	6812      	ldr	r2, [r2, #0]
 80056f2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80056f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056fa:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6899      	ldr	r1, [r3, #8]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685a      	ldr	r2, [r3, #4]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	431a      	orrs	r2, r3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	699b      	ldr	r3, [r3, #24]
 8005710:	431a      	orrs	r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	430a      	orrs	r2, r1
 8005718:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	68d2      	ldr	r2, [r2, #12]
 8005722:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	6919      	ldr	r1, [r3, #16]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	041a      	lsls	r2, r3, #16
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 f87f 	bl	800583c <RTC_ExitInitMode>
 800573e:	4603      	mov	r3, r0
 8005740:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005742:	7bfb      	ldrb	r3, [r7, #15]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d11b      	bne.n	8005780 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f022 0203 	bic.w	r2, r2, #3
 8005756:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	69da      	ldr	r2, [r3, #28]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	431a      	orrs	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	430a      	orrs	r2, r1
 800576e:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	22ff      	movs	r2, #255	; 0xff
 8005776:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8005780:	7bfb      	ldrb	r3, [r7, #15]
}
 8005782:	4618      	mov	r0, r3
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b084      	sub	sp, #16
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68da      	ldr	r2, [r3, #12]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80057a0:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80057a2:	f7fc fb59 	bl	8001e58 <HAL_GetTick>
 80057a6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80057a8:	e009      	b.n	80057be <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80057aa:	f7fc fb55 	bl	8001e58 <HAL_GetTick>
 80057ae:	4602      	mov	r2, r0
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057b8:	d901      	bls.n	80057be <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e007      	b.n	80057ce <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	f003 0320 	and.w	r3, r3, #32
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d0ee      	beq.n	80057aa <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}

080057d6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b084      	sub	sp, #16
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057de:	2300      	movs	r3, #0
 80057e0:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d120      	bne.n	8005832 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f04f 32ff 	mov.w	r2, #4294967295
 80057f8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80057fa:	f7fc fb2d 	bl	8001e58 <HAL_GetTick>
 80057fe:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005800:	e00d      	b.n	800581e <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005802:	f7fc fb29 	bl	8001e58 <HAL_GetTick>
 8005806:	4602      	mov	r2, r0
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	1ad3      	subs	r3, r2, r3
 800580c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005810:	d905      	bls.n	800581e <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005812:	2303      	movs	r3, #3
 8005814:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2203      	movs	r2, #3
 800581a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005828:	2b00      	cmp	r3, #0
 800582a:	d102      	bne.n	8005832 <RTC_EnterInitMode+0x5c>
 800582c:	7bfb      	ldrb	r3, [r7, #15]
 800582e:	2b03      	cmp	r3, #3
 8005830:	d1e7      	bne.n	8005802 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8005832:	7bfb      	ldrb	r3, [r7, #15]
}
 8005834:	4618      	mov	r0, r3
 8005836:	3710      	adds	r7, #16
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b084      	sub	sp, #16
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005844:	2300      	movs	r3, #0
 8005846:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005848:	4b1a      	ldr	r3, [pc, #104]	; (80058b4 <RTC_ExitInitMode+0x78>)
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	4a19      	ldr	r2, [pc, #100]	; (80058b4 <RTC_ExitInitMode+0x78>)
 800584e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005852:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005854:	4b17      	ldr	r3, [pc, #92]	; (80058b4 <RTC_ExitInitMode+0x78>)
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	f003 0320 	and.w	r3, r3, #32
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10c      	bne.n	800587a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f7ff ff92 	bl	800578a <HAL_RTC_WaitForSynchro>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d01e      	beq.n	80058aa <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2203      	movs	r2, #3
 8005870:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	73fb      	strb	r3, [r7, #15]
 8005878:	e017      	b.n	80058aa <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800587a:	4b0e      	ldr	r3, [pc, #56]	; (80058b4 <RTC_ExitInitMode+0x78>)
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	4a0d      	ldr	r2, [pc, #52]	; (80058b4 <RTC_ExitInitMode+0x78>)
 8005880:	f023 0320 	bic.w	r3, r3, #32
 8005884:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7ff ff7f 	bl	800578a <HAL_RTC_WaitForSynchro>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d005      	beq.n	800589e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2203      	movs	r2, #3
 8005896:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800589e:	4b05      	ldr	r3, [pc, #20]	; (80058b4 <RTC_ExitInitMode+0x78>)
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	4a04      	ldr	r2, [pc, #16]	; (80058b4 <RTC_ExitInitMode+0x78>)
 80058a4:	f043 0320 	orr.w	r3, r3, #32
 80058a8:	6093      	str	r3, [r2, #8]
  }

  return status;
 80058aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3710      	adds	r7, #16
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	40002800 	.word	0x40002800

080058b8 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d101      	bne.n	80058d2 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80058ce:	2302      	movs	r3, #2
 80058d0:	e07f      	b.n	80059d2 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2202      	movs	r2, #2
 80058de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	22ca      	movs	r2, #202	; 0xca
 80058e8:	625a      	str	r2, [r3, #36]	; 0x24
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2253      	movs	r2, #83	; 0x53
 80058f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	689a      	ldr	r2, [r3, #8]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005900:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	b2da      	uxtb	r2, r3
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8005912:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800591e:	2b00      	cmp	r3, #0
 8005920:	d120      	bne.n	8005964 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 8005922:	f7fc fa99 	bl	8001e58 <HAL_GetTick>
 8005926:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005928:	e015      	b.n	8005956 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800592a:	f7fc fa95 	bl	8001e58 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005938:	d90d      	bls.n	8005956 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	22ff      	movs	r2, #255	; 0xff
 8005940:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2203      	movs	r2, #3
 8005946:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	e03d      	b.n	80059d2 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	f003 0304 	and.w	r3, r3, #4
 8005960:	2b00      	cmp	r3, #0
 8005962:	d0e2      	beq.n	800592a <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f023 0107 	bic.w	r1, r3, #7
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	430a      	orrs	r2, r1
 800597e:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8005980:	4b16      	ldr	r3, [pc, #88]	; (80059dc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a15      	ldr	r2, [pc, #84]	; (80059dc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8005986:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800598a:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800598c:	4b13      	ldr	r3, [pc, #76]	; (80059dc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	4a12      	ldr	r2, [pc, #72]	; (80059dc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8005992:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005996:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689a      	ldr	r2, [r3, #8]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059a6:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	689a      	ldr	r2, [r3, #8]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80059b6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	22ff      	movs	r2, #255	; 0xff
 80059be:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2201      	movs	r2, #1
 80059c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3718      	adds	r7, #24
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	40010400 	.word	0x40010400

080059e0 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d101      	bne.n	80059f6 <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 80059f2:	2302      	movs	r3, #2
 80059f4:	e04d      	b.n	8005a92 <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2201      	movs	r2, #1
 80059fa:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2202      	movs	r2, #2
 8005a02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	22ca      	movs	r2, #202	; 0xca
 8005a0c:	625a      	str	r2, [r3, #36]	; 0x24
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2253      	movs	r2, #83	; 0x53
 8005a14:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	689a      	ldr	r2, [r3, #8]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a24:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	689a      	ldr	r2, [r3, #8]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005a34:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 8005a36:	f7fc fa0f 	bl	8001e58 <HAL_GetTick>
 8005a3a:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005a3c:	e015      	b.n	8005a6a <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005a3e:	f7fc fa0b 	bl	8001e58 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a4c:	d90d      	bls.n	8005a6a <HAL_RTCEx_DeactivateWakeUpTimer+0x8a>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	22ff      	movs	r2, #255	; 0xff
 8005a54:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2203      	movs	r2, #3
 8005a5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e013      	b.n	8005a92 <HAL_RTCEx_DeactivateWakeUpTimer+0xb2>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	f003 0304 	and.w	r3, r3, #4
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d0e2      	beq.n	8005a3e <HAL_RTCEx_DeactivateWakeUpTimer+0x5e>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	22ff      	movs	r2, #255	; 0xff
 8005a7e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3710      	adds	r7, #16
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
	...

08005a9c <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8005aa4:	4b0f      	ldr	r3, [pc, #60]	; (8005ae4 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8005aa6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005aaa:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d00b      	beq.n	8005ad2 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	b2da      	uxtb	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8005aca:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 f80b 	bl	8005ae8 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8005ada:	bf00      	nop
 8005adc:	3708      	adds	r7, #8
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}
 8005ae2:	bf00      	nop
 8005ae4:	40010400 	.word	0x40010400

08005ae8 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d101      	bne.n	8005b0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e049      	b.n	8005ba2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d106      	bne.n	8005b28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f7fb ff96 	bl	8001a54 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2202      	movs	r2, #2
 8005b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	3304      	adds	r3, #4
 8005b38:	4619      	mov	r1, r3
 8005b3a:	4610      	mov	r0, r2
 8005b3c:	f000 faac 	bl	8006098 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ba0:	2300      	movs	r3, #0
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3708      	adds	r7, #8
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
	...

08005bac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b084      	sub	sp, #16
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d109      	bne.n	8005bd0 <HAL_TIM_PWM_Start+0x24>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	bf14      	ite	ne
 8005bc8:	2301      	movne	r3, #1
 8005bca:	2300      	moveq	r3, #0
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	e03c      	b.n	8005c4a <HAL_TIM_PWM_Start+0x9e>
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	2b04      	cmp	r3, #4
 8005bd4:	d109      	bne.n	8005bea <HAL_TIM_PWM_Start+0x3e>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	bf14      	ite	ne
 8005be2:	2301      	movne	r3, #1
 8005be4:	2300      	moveq	r3, #0
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	e02f      	b.n	8005c4a <HAL_TIM_PWM_Start+0x9e>
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	2b08      	cmp	r3, #8
 8005bee:	d109      	bne.n	8005c04 <HAL_TIM_PWM_Start+0x58>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	bf14      	ite	ne
 8005bfc:	2301      	movne	r3, #1
 8005bfe:	2300      	moveq	r3, #0
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	e022      	b.n	8005c4a <HAL_TIM_PWM_Start+0x9e>
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	2b0c      	cmp	r3, #12
 8005c08:	d109      	bne.n	8005c1e <HAL_TIM_PWM_Start+0x72>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	bf14      	ite	ne
 8005c16:	2301      	movne	r3, #1
 8005c18:	2300      	moveq	r3, #0
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	e015      	b.n	8005c4a <HAL_TIM_PWM_Start+0x9e>
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b10      	cmp	r3, #16
 8005c22:	d109      	bne.n	8005c38 <HAL_TIM_PWM_Start+0x8c>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	bf14      	ite	ne
 8005c30:	2301      	movne	r3, #1
 8005c32:	2300      	moveq	r3, #0
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	e008      	b.n	8005c4a <HAL_TIM_PWM_Start+0x9e>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	bf14      	ite	ne
 8005c44:	2301      	movne	r3, #1
 8005c46:	2300      	moveq	r3, #0
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d001      	beq.n	8005c52 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e07e      	b.n	8005d50 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d104      	bne.n	8005c62 <HAL_TIM_PWM_Start+0xb6>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2202      	movs	r2, #2
 8005c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c60:	e023      	b.n	8005caa <HAL_TIM_PWM_Start+0xfe>
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	2b04      	cmp	r3, #4
 8005c66:	d104      	bne.n	8005c72 <HAL_TIM_PWM_Start+0xc6>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c70:	e01b      	b.n	8005caa <HAL_TIM_PWM_Start+0xfe>
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b08      	cmp	r3, #8
 8005c76:	d104      	bne.n	8005c82 <HAL_TIM_PWM_Start+0xd6>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2202      	movs	r2, #2
 8005c7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c80:	e013      	b.n	8005caa <HAL_TIM_PWM_Start+0xfe>
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b0c      	cmp	r3, #12
 8005c86:	d104      	bne.n	8005c92 <HAL_TIM_PWM_Start+0xe6>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c90:	e00b      	b.n	8005caa <HAL_TIM_PWM_Start+0xfe>
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	2b10      	cmp	r3, #16
 8005c96:	d104      	bne.n	8005ca2 <HAL_TIM_PWM_Start+0xf6>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2202      	movs	r2, #2
 8005c9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ca0:	e003      	b.n	8005caa <HAL_TIM_PWM_Start+0xfe>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2202      	movs	r2, #2
 8005ca6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	6839      	ldr	r1, [r7, #0]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 fcd2 	bl	800665c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a26      	ldr	r2, [pc, #152]	; (8005d58 <HAL_TIM_PWM_Start+0x1ac>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d009      	beq.n	8005cd6 <HAL_TIM_PWM_Start+0x12a>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a25      	ldr	r2, [pc, #148]	; (8005d5c <HAL_TIM_PWM_Start+0x1b0>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d004      	beq.n	8005cd6 <HAL_TIM_PWM_Start+0x12a>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a23      	ldr	r2, [pc, #140]	; (8005d60 <HAL_TIM_PWM_Start+0x1b4>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d101      	bne.n	8005cda <HAL_TIM_PWM_Start+0x12e>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e000      	b.n	8005cdc <HAL_TIM_PWM_Start+0x130>
 8005cda:	2300      	movs	r3, #0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d007      	beq.n	8005cf0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005cee:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a18      	ldr	r2, [pc, #96]	; (8005d58 <HAL_TIM_PWM_Start+0x1ac>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d009      	beq.n	8005d0e <HAL_TIM_PWM_Start+0x162>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d02:	d004      	beq.n	8005d0e <HAL_TIM_PWM_Start+0x162>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a14      	ldr	r2, [pc, #80]	; (8005d5c <HAL_TIM_PWM_Start+0x1b0>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d115      	bne.n	8005d3a <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	689a      	ldr	r2, [r3, #8]
 8005d14:	4b13      	ldr	r3, [pc, #76]	; (8005d64 <HAL_TIM_PWM_Start+0x1b8>)
 8005d16:	4013      	ands	r3, r2
 8005d18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2b06      	cmp	r3, #6
 8005d1e:	d015      	beq.n	8005d4c <HAL_TIM_PWM_Start+0x1a0>
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d26:	d011      	beq.n	8005d4c <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f042 0201 	orr.w	r2, r2, #1
 8005d36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d38:	e008      	b.n	8005d4c <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f042 0201 	orr.w	r2, r2, #1
 8005d48:	601a      	str	r2, [r3, #0]
 8005d4a:	e000      	b.n	8005d4e <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d4e:	2300      	movs	r3, #0
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3710      	adds	r7, #16
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	40012c00 	.word	0x40012c00
 8005d5c:	40014000 	.word	0x40014000
 8005d60:	40014400 	.word	0x40014400
 8005d64:	00010007 	.word	0x00010007

08005d68 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2200      	movs	r2, #0
 8005d78:	6839      	ldr	r1, [r7, #0]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 fc6e 	bl	800665c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a39      	ldr	r2, [pc, #228]	; (8005e6c <HAL_TIM_PWM_Stop+0x104>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d009      	beq.n	8005d9e <HAL_TIM_PWM_Stop+0x36>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a38      	ldr	r2, [pc, #224]	; (8005e70 <HAL_TIM_PWM_Stop+0x108>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d004      	beq.n	8005d9e <HAL_TIM_PWM_Stop+0x36>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a36      	ldr	r2, [pc, #216]	; (8005e74 <HAL_TIM_PWM_Stop+0x10c>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d101      	bne.n	8005da2 <HAL_TIM_PWM_Stop+0x3a>
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e000      	b.n	8005da4 <HAL_TIM_PWM_Stop+0x3c>
 8005da2:	2300      	movs	r3, #0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d017      	beq.n	8005dd8 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	6a1a      	ldr	r2, [r3, #32]
 8005dae:	f241 1311 	movw	r3, #4369	; 0x1111
 8005db2:	4013      	ands	r3, r2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d10f      	bne.n	8005dd8 <HAL_TIM_PWM_Stop+0x70>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	6a1a      	ldr	r2, [r3, #32]
 8005dbe:	f240 4344 	movw	r3, #1092	; 0x444
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d107      	bne.n	8005dd8 <HAL_TIM_PWM_Stop+0x70>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005dd6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	6a1a      	ldr	r2, [r3, #32]
 8005dde:	f241 1311 	movw	r3, #4369	; 0x1111
 8005de2:	4013      	ands	r3, r2
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d10f      	bne.n	8005e08 <HAL_TIM_PWM_Stop+0xa0>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	6a1a      	ldr	r2, [r3, #32]
 8005dee:	f240 4344 	movw	r3, #1092	; 0x444
 8005df2:	4013      	ands	r3, r2
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d107      	bne.n	8005e08 <HAL_TIM_PWM_Stop+0xa0>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f022 0201 	bic.w	r2, r2, #1
 8005e06:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d104      	bne.n	8005e18 <HAL_TIM_PWM_Stop+0xb0>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e16:	e023      	b.n	8005e60 <HAL_TIM_PWM_Stop+0xf8>
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d104      	bne.n	8005e28 <HAL_TIM_PWM_Stop+0xc0>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e26:	e01b      	b.n	8005e60 <HAL_TIM_PWM_Stop+0xf8>
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	2b08      	cmp	r3, #8
 8005e2c:	d104      	bne.n	8005e38 <HAL_TIM_PWM_Stop+0xd0>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e36:	e013      	b.n	8005e60 <HAL_TIM_PWM_Stop+0xf8>
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	2b0c      	cmp	r3, #12
 8005e3c:	d104      	bne.n	8005e48 <HAL_TIM_PWM_Stop+0xe0>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2201      	movs	r2, #1
 8005e42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e46:	e00b      	b.n	8005e60 <HAL_TIM_PWM_Stop+0xf8>
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	2b10      	cmp	r3, #16
 8005e4c:	d104      	bne.n	8005e58 <HAL_TIM_PWM_Stop+0xf0>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2201      	movs	r2, #1
 8005e52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e56:	e003      	b.n	8005e60 <HAL_TIM_PWM_Stop+0xf8>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3708      	adds	r7, #8
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	40012c00 	.word	0x40012c00
 8005e70:	40014000 	.word	0x40014000
 8005e74:	40014400 	.word	0x40014400

08005e78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d101      	bne.n	8005e92 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005e8e:	2302      	movs	r3, #2
 8005e90:	e0fd      	b.n	800608e <HAL_TIM_PWM_ConfigChannel+0x216>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2201      	movs	r2, #1
 8005e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b14      	cmp	r3, #20
 8005e9e:	f200 80f0 	bhi.w	8006082 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8005ea2:	a201      	add	r2, pc, #4	; (adr r2, 8005ea8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea8:	08005efd 	.word	0x08005efd
 8005eac:	08006083 	.word	0x08006083
 8005eb0:	08006083 	.word	0x08006083
 8005eb4:	08006083 	.word	0x08006083
 8005eb8:	08005f3d 	.word	0x08005f3d
 8005ebc:	08006083 	.word	0x08006083
 8005ec0:	08006083 	.word	0x08006083
 8005ec4:	08006083 	.word	0x08006083
 8005ec8:	08005f7f 	.word	0x08005f7f
 8005ecc:	08006083 	.word	0x08006083
 8005ed0:	08006083 	.word	0x08006083
 8005ed4:	08006083 	.word	0x08006083
 8005ed8:	08005fbf 	.word	0x08005fbf
 8005edc:	08006083 	.word	0x08006083
 8005ee0:	08006083 	.word	0x08006083
 8005ee4:	08006083 	.word	0x08006083
 8005ee8:	08006001 	.word	0x08006001
 8005eec:	08006083 	.word	0x08006083
 8005ef0:	08006083 	.word	0x08006083
 8005ef4:	08006083 	.word	0x08006083
 8005ef8:	08006041 	.word	0x08006041
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68b9      	ldr	r1, [r7, #8]
 8005f02:	4618      	mov	r0, r3
 8005f04:	f000 f92c 	bl	8006160 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	699a      	ldr	r2, [r3, #24]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f042 0208 	orr.w	r2, r2, #8
 8005f16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699a      	ldr	r2, [r3, #24]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 0204 	bic.w	r2, r2, #4
 8005f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	6999      	ldr	r1, [r3, #24]
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	691a      	ldr	r2, [r3, #16]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	430a      	orrs	r2, r1
 8005f38:	619a      	str	r2, [r3, #24]
      break;
 8005f3a:	e0a3      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68b9      	ldr	r1, [r7, #8]
 8005f42:	4618      	mov	r0, r3
 8005f44:	f000 f988 	bl	8006258 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	699a      	ldr	r2, [r3, #24]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	699a      	ldr	r2, [r3, #24]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	6999      	ldr	r1, [r3, #24]
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	691b      	ldr	r3, [r3, #16]
 8005f72:	021a      	lsls	r2, r3, #8
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	619a      	str	r2, [r3, #24]
      break;
 8005f7c:	e082      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68b9      	ldr	r1, [r7, #8]
 8005f84:	4618      	mov	r0, r3
 8005f86:	f000 f9e1 	bl	800634c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	69da      	ldr	r2, [r3, #28]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f042 0208 	orr.w	r2, r2, #8
 8005f98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	69da      	ldr	r2, [r3, #28]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f022 0204 	bic.w	r2, r2, #4
 8005fa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	69d9      	ldr	r1, [r3, #28]
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	691a      	ldr	r2, [r3, #16]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	61da      	str	r2, [r3, #28]
      break;
 8005fbc:	e062      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68b9      	ldr	r1, [r7, #8]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f000 fa39 	bl	800643c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	69da      	ldr	r2, [r3, #28]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	69da      	ldr	r2, [r3, #28]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fe8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	69d9      	ldr	r1, [r3, #28]
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	021a      	lsls	r2, r3, #8
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	430a      	orrs	r2, r1
 8005ffc:	61da      	str	r2, [r3, #28]
      break;
 8005ffe:	e041      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68b9      	ldr	r1, [r7, #8]
 8006006:	4618      	mov	r0, r3
 8006008:	f000 fa76 	bl	80064f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f042 0208 	orr.w	r2, r2, #8
 800601a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f022 0204 	bic.w	r2, r2, #4
 800602a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	691a      	ldr	r2, [r3, #16]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	430a      	orrs	r2, r1
 800603c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800603e:	e021      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68b9      	ldr	r1, [r7, #8]
 8006046:	4618      	mov	r0, r3
 8006048:	f000 faae 	bl	80065a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800605a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800606a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	021a      	lsls	r2, r3, #8
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	430a      	orrs	r2, r1
 800607e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006080:	e000      	b.n	8006084 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006082:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop

08006098 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a2a      	ldr	r2, [pc, #168]	; (8006154 <TIM_Base_SetConfig+0xbc>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d003      	beq.n	80060b8 <TIM_Base_SetConfig+0x20>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060b6:	d108      	bne.n	80060ca <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	68fa      	ldr	r2, [r7, #12]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a21      	ldr	r2, [pc, #132]	; (8006154 <TIM_Base_SetConfig+0xbc>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d00b      	beq.n	80060ea <TIM_Base_SetConfig+0x52>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060d8:	d007      	beq.n	80060ea <TIM_Base_SetConfig+0x52>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a1e      	ldr	r2, [pc, #120]	; (8006158 <TIM_Base_SetConfig+0xc0>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d003      	beq.n	80060ea <TIM_Base_SetConfig+0x52>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a1d      	ldr	r2, [pc, #116]	; (800615c <TIM_Base_SetConfig+0xc4>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d108      	bne.n	80060fc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	695b      	ldr	r3, [r3, #20]
 8006106:	4313      	orrs	r3, r2
 8006108:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	689a      	ldr	r2, [r3, #8]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a0c      	ldr	r2, [pc, #48]	; (8006154 <TIM_Base_SetConfig+0xbc>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d007      	beq.n	8006138 <TIM_Base_SetConfig+0xa0>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a0b      	ldr	r2, [pc, #44]	; (8006158 <TIM_Base_SetConfig+0xc0>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d003      	beq.n	8006138 <TIM_Base_SetConfig+0xa0>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a0a      	ldr	r2, [pc, #40]	; (800615c <TIM_Base_SetConfig+0xc4>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d103      	bne.n	8006140 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	691a      	ldr	r2, [r3, #16]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	615a      	str	r2, [r3, #20]
}
 8006146:	bf00      	nop
 8006148:	3714      	adds	r7, #20
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop
 8006154:	40012c00 	.word	0x40012c00
 8006158:	40014000 	.word	0x40014000
 800615c:	40014400 	.word	0x40014400

08006160 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006160:	b480      	push	{r7}
 8006162:	b087      	sub	sp, #28
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6a1b      	ldr	r3, [r3, #32]
 800616e:	f023 0201 	bic.w	r2, r3, #1
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a1b      	ldr	r3, [r3, #32]
 800617a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800618e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006192:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f023 0303 	bic.w	r3, r3, #3
 800619a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	f023 0302 	bic.w	r3, r3, #2
 80061ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a24      	ldr	r2, [pc, #144]	; (800624c <TIM_OC1_SetConfig+0xec>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d007      	beq.n	80061d0 <TIM_OC1_SetConfig+0x70>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a23      	ldr	r2, [pc, #140]	; (8006250 <TIM_OC1_SetConfig+0xf0>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d003      	beq.n	80061d0 <TIM_OC1_SetConfig+0x70>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a22      	ldr	r2, [pc, #136]	; (8006254 <TIM_OC1_SetConfig+0xf4>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d10c      	bne.n	80061ea <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	f023 0308 	bic.w	r3, r3, #8
 80061d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	697a      	ldr	r2, [r7, #20]
 80061de:	4313      	orrs	r3, r2
 80061e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	f023 0304 	bic.w	r3, r3, #4
 80061e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	4a17      	ldr	r2, [pc, #92]	; (800624c <TIM_OC1_SetConfig+0xec>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d007      	beq.n	8006202 <TIM_OC1_SetConfig+0xa2>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a16      	ldr	r2, [pc, #88]	; (8006250 <TIM_OC1_SetConfig+0xf0>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d003      	beq.n	8006202 <TIM_OC1_SetConfig+0xa2>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a15      	ldr	r2, [pc, #84]	; (8006254 <TIM_OC1_SetConfig+0xf4>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d111      	bne.n	8006226 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006208:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006210:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	695b      	ldr	r3, [r3, #20]
 8006216:	693a      	ldr	r2, [r7, #16]
 8006218:	4313      	orrs	r3, r2
 800621a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	699b      	ldr	r3, [r3, #24]
 8006220:	693a      	ldr	r2, [r7, #16]
 8006222:	4313      	orrs	r3, r2
 8006224:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	693a      	ldr	r2, [r7, #16]
 800622a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	68fa      	ldr	r2, [r7, #12]
 8006230:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	685a      	ldr	r2, [r3, #4]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	697a      	ldr	r2, [r7, #20]
 800623e:	621a      	str	r2, [r3, #32]
}
 8006240:	bf00      	nop
 8006242:	371c      	adds	r7, #28
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr
 800624c:	40012c00 	.word	0x40012c00
 8006250:	40014000 	.word	0x40014000
 8006254:	40014400 	.word	0x40014400

08006258 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006258:	b480      	push	{r7}
 800625a:	b087      	sub	sp, #28
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a1b      	ldr	r3, [r3, #32]
 8006266:	f023 0210 	bic.w	r2, r3, #16
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	699b      	ldr	r3, [r3, #24]
 800627e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006286:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800628a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006292:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	021b      	lsls	r3, r3, #8
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	4313      	orrs	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	f023 0320 	bic.w	r3, r3, #32
 80062a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	011b      	lsls	r3, r3, #4
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a22      	ldr	r2, [pc, #136]	; (8006340 <TIM_OC2_SetConfig+0xe8>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d10d      	bne.n	80062d8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	011b      	lsls	r3, r3, #4
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4a19      	ldr	r2, [pc, #100]	; (8006340 <TIM_OC2_SetConfig+0xe8>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d007      	beq.n	80062f0 <TIM_OC2_SetConfig+0x98>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a18      	ldr	r2, [pc, #96]	; (8006344 <TIM_OC2_SetConfig+0xec>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d003      	beq.n	80062f0 <TIM_OC2_SetConfig+0x98>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a17      	ldr	r2, [pc, #92]	; (8006348 <TIM_OC2_SetConfig+0xf0>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d113      	bne.n	8006318 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80062f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80062fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	695b      	ldr	r3, [r3, #20]
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	4313      	orrs	r3, r2
 800630a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	693a      	ldr	r2, [r7, #16]
 8006314:	4313      	orrs	r3, r2
 8006316:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	68fa      	ldr	r2, [r7, #12]
 8006322:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	685a      	ldr	r2, [r3, #4]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	621a      	str	r2, [r3, #32]
}
 8006332:	bf00      	nop
 8006334:	371c      	adds	r7, #28
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	40012c00 	.word	0x40012c00
 8006344:	40014000 	.word	0x40014000
 8006348:	40014400 	.word	0x40014400

0800634c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800634c:	b480      	push	{r7}
 800634e:	b087      	sub	sp, #28
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800637a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800637e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f023 0303 	bic.w	r3, r3, #3
 8006386:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	68fa      	ldr	r2, [r7, #12]
 800638e:	4313      	orrs	r3, r2
 8006390:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006398:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	021b      	lsls	r3, r3, #8
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a21      	ldr	r2, [pc, #132]	; (8006430 <TIM_OC3_SetConfig+0xe4>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d10d      	bne.n	80063ca <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80063b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	021b      	lsls	r3, r3, #8
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	4313      	orrs	r3, r2
 80063c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80063c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a18      	ldr	r2, [pc, #96]	; (8006430 <TIM_OC3_SetConfig+0xe4>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d007      	beq.n	80063e2 <TIM_OC3_SetConfig+0x96>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a17      	ldr	r2, [pc, #92]	; (8006434 <TIM_OC3_SetConfig+0xe8>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d003      	beq.n	80063e2 <TIM_OC3_SetConfig+0x96>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a16      	ldr	r2, [pc, #88]	; (8006438 <TIM_OC3_SetConfig+0xec>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d113      	bne.n	800640a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80063f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	011b      	lsls	r3, r3, #4
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	011b      	lsls	r3, r3, #4
 8006404:	693a      	ldr	r2, [r7, #16]
 8006406:	4313      	orrs	r3, r2
 8006408:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	685a      	ldr	r2, [r3, #4]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	697a      	ldr	r2, [r7, #20]
 8006422:	621a      	str	r2, [r3, #32]
}
 8006424:	bf00      	nop
 8006426:	371c      	adds	r7, #28
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr
 8006430:	40012c00 	.word	0x40012c00
 8006434:	40014000 	.word	0x40014000
 8006438:	40014400 	.word	0x40014400

0800643c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800643c:	b480      	push	{r7}
 800643e:	b087      	sub	sp, #28
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a1b      	ldr	r3, [r3, #32]
 800644a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a1b      	ldr	r3, [r3, #32]
 8006456:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	69db      	ldr	r3, [r3, #28]
 8006462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800646a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800646e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006476:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	021b      	lsls	r3, r3, #8
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	4313      	orrs	r3, r2
 8006482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800648a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	031b      	lsls	r3, r3, #12
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	4313      	orrs	r3, r2
 8006496:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a14      	ldr	r2, [pc, #80]	; (80064ec <TIM_OC4_SetConfig+0xb0>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d007      	beq.n	80064b0 <TIM_OC4_SetConfig+0x74>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a13      	ldr	r2, [pc, #76]	; (80064f0 <TIM_OC4_SetConfig+0xb4>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d003      	beq.n	80064b0 <TIM_OC4_SetConfig+0x74>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a12      	ldr	r2, [pc, #72]	; (80064f4 <TIM_OC4_SetConfig+0xb8>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d109      	bne.n	80064c4 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80064b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	695b      	ldr	r3, [r3, #20]
 80064bc:	019b      	lsls	r3, r3, #6
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	697a      	ldr	r2, [r7, #20]
 80064c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	685a      	ldr	r2, [r3, #4]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	621a      	str	r2, [r3, #32]
}
 80064de:	bf00      	nop
 80064e0:	371c      	adds	r7, #28
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr
 80064ea:	bf00      	nop
 80064ec:	40012c00 	.word	0x40012c00
 80064f0:	40014000 	.word	0x40014000
 80064f4:	40014400 	.word	0x40014400

080064f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b087      	sub	sp, #28
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a1b      	ldr	r3, [r3, #32]
 8006506:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800651e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800652a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68fa      	ldr	r2, [r7, #12]
 8006532:	4313      	orrs	r3, r2
 8006534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800653c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	041b      	lsls	r3, r3, #16
 8006544:	693a      	ldr	r2, [r7, #16]
 8006546:	4313      	orrs	r3, r2
 8006548:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a13      	ldr	r2, [pc, #76]	; (800659c <TIM_OC5_SetConfig+0xa4>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d007      	beq.n	8006562 <TIM_OC5_SetConfig+0x6a>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a12      	ldr	r2, [pc, #72]	; (80065a0 <TIM_OC5_SetConfig+0xa8>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d003      	beq.n	8006562 <TIM_OC5_SetConfig+0x6a>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a11      	ldr	r2, [pc, #68]	; (80065a4 <TIM_OC5_SetConfig+0xac>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d109      	bne.n	8006576 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006568:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	021b      	lsls	r3, r3, #8
 8006570:	697a      	ldr	r2, [r7, #20]
 8006572:	4313      	orrs	r3, r2
 8006574:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	693a      	ldr	r2, [r7, #16]
 800658e:	621a      	str	r2, [r3, #32]
}
 8006590:	bf00      	nop
 8006592:	371c      	adds	r7, #28
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr
 800659c:	40012c00 	.word	0x40012c00
 80065a0:	40014000 	.word	0x40014000
 80065a4:	40014400 	.word	0x40014400

080065a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b087      	sub	sp, #28
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a1b      	ldr	r3, [r3, #32]
 80065c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80065d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	021b      	lsls	r3, r3, #8
 80065e2:	68fa      	ldr	r2, [r7, #12]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80065ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	051b      	lsls	r3, r3, #20
 80065f6:	693a      	ldr	r2, [r7, #16]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a14      	ldr	r2, [pc, #80]	; (8006650 <TIM_OC6_SetConfig+0xa8>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d007      	beq.n	8006614 <TIM_OC6_SetConfig+0x6c>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	4a13      	ldr	r2, [pc, #76]	; (8006654 <TIM_OC6_SetConfig+0xac>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d003      	beq.n	8006614 <TIM_OC6_SetConfig+0x6c>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a12      	ldr	r2, [pc, #72]	; (8006658 <TIM_OC6_SetConfig+0xb0>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d109      	bne.n	8006628 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800661a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	029b      	lsls	r3, r3, #10
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	4313      	orrs	r3, r2
 8006626:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	697a      	ldr	r2, [r7, #20]
 800662c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	68fa      	ldr	r2, [r7, #12]
 8006632:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	685a      	ldr	r2, [r3, #4]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	621a      	str	r2, [r3, #32]
}
 8006642:	bf00      	nop
 8006644:	371c      	adds	r7, #28
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop
 8006650:	40012c00 	.word	0x40012c00
 8006654:	40014000 	.word	0x40014000
 8006658:	40014400 	.word	0x40014400

0800665c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800665c:	b480      	push	{r7}
 800665e:	b087      	sub	sp, #28
 8006660:	af00      	add	r7, sp, #0
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	60b9      	str	r1, [r7, #8]
 8006666:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	f003 031f 	and.w	r3, r3, #31
 800666e:	2201      	movs	r2, #1
 8006670:	fa02 f303 	lsl.w	r3, r2, r3
 8006674:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6a1a      	ldr	r2, [r3, #32]
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	43db      	mvns	r3, r3
 800667e:	401a      	ands	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6a1a      	ldr	r2, [r3, #32]
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f003 031f 	and.w	r3, r3, #31
 800668e:	6879      	ldr	r1, [r7, #4]
 8006690:	fa01 f303 	lsl.w	r3, r1, r3
 8006694:	431a      	orrs	r2, r3
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	621a      	str	r2, [r3, #32]
}
 800669a:	bf00      	nop
 800669c:	371c      	adds	r7, #28
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr
	...

080066a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d101      	bne.n	80066c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066bc:	2302      	movs	r3, #2
 80066be:	e04f      	b.n	8006760 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2202      	movs	r2, #2
 80066cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a21      	ldr	r2, [pc, #132]	; (800676c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d108      	bne.n	80066fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80066f0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	68fa      	ldr	r2, [r7, #12]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006702:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	4313      	orrs	r3, r2
 800670c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a14      	ldr	r2, [pc, #80]	; (800676c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d009      	beq.n	8006734 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006728:	d004      	beq.n	8006734 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a10      	ldr	r2, [pc, #64]	; (8006770 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d10c      	bne.n	800674e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800673a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	68ba      	ldr	r2, [r7, #8]
 8006742:	4313      	orrs	r3, r2
 8006744:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	68ba      	ldr	r2, [r7, #8]
 800674c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2201      	movs	r2, #1
 8006752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2200      	movs	r2, #0
 800675a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3714      	adds	r7, #20
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr
 800676c:	40012c00 	.word	0x40012c00
 8006770:	40014000 	.word	0x40014000

08006774 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800677e:	2300      	movs	r3, #0
 8006780:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006788:	2b01      	cmp	r3, #1
 800678a:	d101      	bne.n	8006790 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800678c:	2302      	movs	r3, #2
 800678e:	e060      	b.n	8006852 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	4313      	orrs	r3, r2
 80067c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	4313      	orrs	r3, r2
 80067dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	695b      	ldr	r3, [r3, #20]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067f6:	4313      	orrs	r3, r2
 80067f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	699b      	ldr	r3, [r3, #24]
 8006804:	041b      	lsls	r3, r3, #16
 8006806:	4313      	orrs	r3, r2
 8006808:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a14      	ldr	r2, [pc, #80]	; (8006860 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d115      	bne.n	8006840 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800681e:	051b      	lsls	r3, r3, #20
 8006820:	4313      	orrs	r3, r2
 8006822:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	69db      	ldr	r3, [r3, #28]
 800682e:	4313      	orrs	r3, r2
 8006830:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	6a1b      	ldr	r3, [r3, #32]
 800683c:	4313      	orrs	r3, r2
 800683e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006850:	2300      	movs	r3, #0
}
 8006852:	4618      	mov	r0, r3
 8006854:	3714      	adds	r7, #20
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	40012c00 	.word	0x40012c00

08006864 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b082      	sub	sp, #8
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e040      	b.n	80068f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800687a:	2b00      	cmp	r3, #0
 800687c:	d106      	bne.n	800688c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f7fb f93c 	bl	8001b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2224      	movs	r2, #36	; 0x24
 8006890:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f022 0201 	bic.w	r2, r2, #1
 80068a0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 fb72 	bl	8006f8c <UART_SetConfig>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d101      	bne.n	80068b2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e022      	b.n	80068f8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d002      	beq.n	80068c0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 fd9a 	bl	80073f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	685a      	ldr	r2, [r3, #4]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	689a      	ldr	r2, [r3, #8]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80068de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f042 0201 	orr.w	r2, r2, #1
 80068ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 fe21 	bl	8007538 <UART_CheckIdleState>
 80068f6:	4603      	mov	r3, r0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3708      	adds	r7, #8
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b082      	sub	sp, #8
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d101      	bne.n	8006912 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	e048      	b.n	80069a4 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006916:	2b00      	cmp	r3, #0
 8006918:	d106      	bne.n	8006928 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f7fb f8ee 	bl	8001b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2224      	movs	r2, #36	; 0x24
 800692c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f022 0201 	bic.w	r2, r2, #1
 800693c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f000 fb24 	bl	8006f8c <UART_SetConfig>
 8006944:	4603      	mov	r3, r0
 8006946:	2b01      	cmp	r3, #1
 8006948:	d101      	bne.n	800694e <HAL_HalfDuplex_Init+0x4e>
  {
    return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e02a      	b.n	80069a4 <HAL_HalfDuplex_Init+0xa4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006952:	2b00      	cmp	r3, #0
 8006954:	d002      	beq.n	800695c <HAL_HalfDuplex_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f000 fd4c 	bl	80073f4 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	685a      	ldr	r2, [r3, #4]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800696a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	689a      	ldr	r2, [r3, #8]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800697a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	689a      	ldr	r2, [r3, #8]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f042 0208 	orr.w	r2, r2, #8
 800698a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f042 0201 	orr.w	r2, r2, #1
 800699a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f000 fdcb 	bl	8007538 <UART_CheckIdleState>
 80069a2:	4603      	mov	r3, r0
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3708      	adds	r7, #8
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b08a      	sub	sp, #40	; 0x28
 80069b0:	af02      	add	r7, sp, #8
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	603b      	str	r3, [r7, #0]
 80069b8:	4613      	mov	r3, r2
 80069ba:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80069c0:	2b20      	cmp	r3, #32
 80069c2:	f040 8082 	bne.w	8006aca <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d002      	beq.n	80069d2 <HAL_UART_Transmit+0x26>
 80069cc:	88fb      	ldrh	r3, [r7, #6]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d101      	bne.n	80069d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	e07a      	b.n	8006acc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d101      	bne.n	80069e4 <HAL_UART_Transmit+0x38>
 80069e0:	2302      	movs	r3, #2
 80069e2:	e073      	b.n	8006acc <HAL_UART_Transmit+0x120>
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2200      	movs	r2, #0
 80069f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2221      	movs	r2, #33	; 0x21
 80069f8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80069fa:	f7fb fa2d 	bl	8001e58 <HAL_GetTick>
 80069fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	88fa      	ldrh	r2, [r7, #6]
 8006a04:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	88fa      	ldrh	r2, [r7, #6]
 8006a0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a18:	d108      	bne.n	8006a2c <HAL_UART_Transmit+0x80>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d104      	bne.n	8006a2c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006a22:	2300      	movs	r3, #0
 8006a24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	61bb      	str	r3, [r7, #24]
 8006a2a:	e003      	b.n	8006a34 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a30:	2300      	movs	r3, #0
 8006a32:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006a3c:	e02d      	b.n	8006a9a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	9300      	str	r3, [sp, #0]
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	2200      	movs	r2, #0
 8006a46:	2180      	movs	r1, #128	; 0x80
 8006a48:	68f8      	ldr	r0, [r7, #12]
 8006a4a:	f000 fdbe 	bl	80075ca <UART_WaitOnFlagUntilTimeout>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d001      	beq.n	8006a58 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006a54:	2303      	movs	r3, #3
 8006a56:	e039      	b.n	8006acc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d10b      	bne.n	8006a76 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	881a      	ldrh	r2, [r3, #0]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a6a:	b292      	uxth	r2, r2
 8006a6c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	3302      	adds	r3, #2
 8006a72:	61bb      	str	r3, [r7, #24]
 8006a74:	e008      	b.n	8006a88 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	781a      	ldrb	r2, [r3, #0]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	b292      	uxth	r2, r2
 8006a80:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006a82:	69fb      	ldr	r3, [r7, #28]
 8006a84:	3301      	adds	r3, #1
 8006a86:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	3b01      	subs	r3, #1
 8006a92:	b29a      	uxth	r2, r3
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d1cb      	bne.n	8006a3e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	9300      	str	r3, [sp, #0]
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	2200      	movs	r2, #0
 8006aae:	2140      	movs	r1, #64	; 0x40
 8006ab0:	68f8      	ldr	r0, [r7, #12]
 8006ab2:	f000 fd8a 	bl	80075ca <UART_WaitOnFlagUntilTimeout>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d001      	beq.n	8006ac0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006abc:	2303      	movs	r3, #3
 8006abe:	e005      	b.n	8006acc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2220      	movs	r2, #32
 8006ac4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	e000      	b.n	8006acc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006aca:	2302      	movs	r3, #2
  }
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3720      	adds	r7, #32
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	4613      	mov	r3, r2
 8006ae0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ae6:	2b20      	cmp	r3, #32
 8006ae8:	d131      	bne.n	8006b4e <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d002      	beq.n	8006af6 <HAL_UART_Receive_IT+0x22>
 8006af0:	88fb      	ldrh	r3, [r7, #6]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d101      	bne.n	8006afa <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	e02a      	b.n	8006b50 <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d101      	bne.n	8006b08 <HAL_UART_Receive_IT+0x34>
 8006b04:	2302      	movs	r3, #2
 8006b06:	e023      	b.n	8006b50 <HAL_UART_Receive_IT+0x7c>
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2200      	movs	r2, #0
 8006b14:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a0f      	ldr	r2, [pc, #60]	; (8006b58 <HAL_UART_Receive_IT+0x84>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d00e      	beq.n	8006b3e <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d007      	beq.n	8006b3e <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006b3c:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006b3e:	88fb      	ldrh	r3, [r7, #6]
 8006b40:	461a      	mov	r2, r3
 8006b42:	68b9      	ldr	r1, [r7, #8]
 8006b44:	68f8      	ldr	r0, [r7, #12]
 8006b46:	f000 fdbd 	bl	80076c4 <UART_Start_Receive_IT>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	e000      	b.n	8006b50 <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8006b4e:	2302      	movs	r3, #2
  }
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3710      	adds	r7, #16
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}
 8006b58:	40008000 	.word	0x40008000

08006b5c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b088      	sub	sp, #32
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	69db      	ldr	r3, [r3, #28]
 8006b6a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006b7c:	69fa      	ldr	r2, [r7, #28]
 8006b7e:	f640 030f 	movw	r3, #2063	; 0x80f
 8006b82:	4013      	ands	r3, r2
 8006b84:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d113      	bne.n	8006bb4 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	f003 0320 	and.w	r3, r3, #32
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d00e      	beq.n	8006bb4 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006b96:	69bb      	ldr	r3, [r7, #24]
 8006b98:	f003 0320 	and.w	r3, r3, #32
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d009      	beq.n	8006bb4 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	f000 81ce 	beq.w	8006f46 <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	4798      	blx	r3
      }
      return;
 8006bb2:	e1c8      	b.n	8006f46 <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	f000 80e3 	beq.w	8006d82 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	f003 0301 	and.w	r3, r3, #1
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d105      	bne.n	8006bd2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006bc6:	69ba      	ldr	r2, [r7, #24]
 8006bc8:	4ba6      	ldr	r3, [pc, #664]	; (8006e64 <HAL_UART_IRQHandler+0x308>)
 8006bca:	4013      	ands	r3, r2
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 80d8 	beq.w	8006d82 <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	f003 0301 	and.w	r3, r3, #1
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d010      	beq.n	8006bfe <HAL_UART_IRQHandler+0xa2>
 8006bdc:	69bb      	ldr	r3, [r7, #24]
 8006bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00b      	beq.n	8006bfe <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	2201      	movs	r2, #1
 8006bec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006bf4:	f043 0201 	orr.w	r2, r3, #1
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	f003 0302 	and.w	r3, r3, #2
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d010      	beq.n	8006c2a <HAL_UART_IRQHandler+0xce>
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	f003 0301 	and.w	r3, r3, #1
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d00b      	beq.n	8006c2a <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2202      	movs	r2, #2
 8006c18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c20:	f043 0204 	orr.w	r2, r3, #4
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	f003 0304 	and.w	r3, r3, #4
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d010      	beq.n	8006c56 <HAL_UART_IRQHandler+0xfa>
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	f003 0301 	and.w	r3, r3, #1
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00b      	beq.n	8006c56 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2204      	movs	r2, #4
 8006c44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c4c:	f043 0202 	orr.w	r2, r3, #2
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	f003 0308 	and.w	r3, r3, #8
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d015      	beq.n	8006c8c <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	f003 0320 	and.w	r3, r3, #32
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d104      	bne.n	8006c74 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00b      	beq.n	8006c8c <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2208      	movs	r2, #8
 8006c7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c82:	f043 0208 	orr.w	r2, r3, #8
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d011      	beq.n	8006cba <HAL_UART_IRQHandler+0x15e>
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d00c      	beq.n	8006cba <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ca8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cb0:	f043 0220 	orr.w	r2, r3, #32
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	f000 8142 	beq.w	8006f4a <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	f003 0320 	and.w	r3, r3, #32
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d00c      	beq.n	8006cea <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006cd0:	69bb      	ldr	r3, [r7, #24]
 8006cd2:	f003 0320 	and.w	r3, r3, #32
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d007      	beq.n	8006cea <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d003      	beq.n	8006cea <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cf0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cfc:	2b40      	cmp	r3, #64	; 0x40
 8006cfe:	d004      	beq.n	8006d0a <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d031      	beq.n	8006d6e <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 fd62 	bl	80077d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d1a:	2b40      	cmp	r3, #64	; 0x40
 8006d1c:	d123      	bne.n	8006d66 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	689a      	ldr	r2, [r3, #8]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d2c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d013      	beq.n	8006d5e <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d3a:	4a4b      	ldr	r2, [pc, #300]	; (8006e68 <HAL_UART_IRQHandler+0x30c>)
 8006d3c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d42:	4618      	mov	r0, r3
 8006d44:	f7fc fbf5 	bl	8003532 <HAL_DMA_Abort_IT>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d017      	beq.n	8006d7e <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006d58:	4610      	mov	r0, r2
 8006d5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d5c:	e00f      	b.n	8006d7e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f7f9 ff4c 	bl	8000bfc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d64:	e00b      	b.n	8006d7e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f7f9 ff48 	bl	8000bfc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d6c:	e007      	b.n	8006d7e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f7f9 ff44 	bl	8000bfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006d7c:	e0e5      	b.n	8006f4a <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d7e:	bf00      	nop
    return;
 8006d80:	e0e3      	b.n	8006f4a <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	f040 80a9 	bne.w	8006ede <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	f003 0310 	and.w	r3, r3, #16
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	f000 80a3 	beq.w	8006ede <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	f003 0310 	and.w	r3, r3, #16
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	f000 809d 	beq.w	8006ede <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2210      	movs	r2, #16
 8006daa:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006db6:	2b40      	cmp	r3, #64	; 0x40
 8006db8:	d158      	bne.n	8006e6c <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8006dc4:	893b      	ldrh	r3, [r7, #8]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	f000 80c1 	beq.w	8006f4e <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006dd2:	893a      	ldrh	r2, [r7, #8]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	f080 80ba 	bcs.w	8006f4e <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	893a      	ldrh	r2, [r7, #8]
 8006dde:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 0320 	and.w	r3, r3, #32
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d12a      	bne.n	8006e48 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e00:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	689a      	ldr	r2, [r3, #8]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f022 0201 	bic.w	r2, r2, #1
 8006e10:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	689a      	ldr	r2, [r3, #8]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e20:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2220      	movs	r2, #32
 8006e26:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f022 0210 	bic.w	r2, r2, #16
 8006e3c:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7fc fb37 	bl	80034b6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f000 f889 	bl	8006f74 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006e62:	e074      	b.n	8006f4e <HAL_UART_IRQHandler+0x3f2>
 8006e64:	04000120 	.word	0x04000120
 8006e68:	08007833 	.word	0x08007833
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	1ad3      	subs	r3, r2, r3
 8006e7c:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d063      	beq.n	8006f52 <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 8006e8a:	897b      	ldrh	r3, [r7, #10]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d060      	beq.n	8006f52 <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006e9e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	689a      	ldr	r2, [r3, #8]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f022 0201 	bic.w	r2, r2, #1
 8006eae:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2220      	movs	r2, #32
 8006eb4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f022 0210 	bic.w	r2, r2, #16
 8006ed0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ed2:	897b      	ldrh	r3, [r7, #10]
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 f84c 	bl	8006f74 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006edc:	e039      	b.n	8006f52 <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d00d      	beq.n	8006f04 <HAL_UART_IRQHandler+0x3a8>
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d008      	beq.n	8006f04 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006efa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 fd9f 	bl	8007a40 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f02:	e029      	b.n	8006f58 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006f04:	69fb      	ldr	r3, [r7, #28]
 8006f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d00d      	beq.n	8006f2a <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006f0e:	69bb      	ldr	r3, [r7, #24]
 8006f10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d008      	beq.n	8006f2a <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d01a      	beq.n	8006f56 <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	4798      	blx	r3
    }
    return;
 8006f28:	e015      	b.n	8006f56 <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f2a:	69fb      	ldr	r3, [r7, #28]
 8006f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d011      	beq.n	8006f58 <HAL_UART_IRQHandler+0x3fc>
 8006f34:	69bb      	ldr	r3, [r7, #24]
 8006f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00c      	beq.n	8006f58 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 fc8d 	bl	800785e <UART_EndTransmit_IT>
    return;
 8006f44:	e008      	b.n	8006f58 <HAL_UART_IRQHandler+0x3fc>
      return;
 8006f46:	bf00      	nop
 8006f48:	e006      	b.n	8006f58 <HAL_UART_IRQHandler+0x3fc>
    return;
 8006f4a:	bf00      	nop
 8006f4c:	e004      	b.n	8006f58 <HAL_UART_IRQHandler+0x3fc>
      return;
 8006f4e:	bf00      	nop
 8006f50:	e002      	b.n	8006f58 <HAL_UART_IRQHandler+0x3fc>
      return;
 8006f52:	bf00      	nop
 8006f54:	e000      	b.n	8006f58 <HAL_UART_IRQHandler+0x3fc>
    return;
 8006f56:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006f58:	3720      	adds	r7, #32
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop

08006f60 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b083      	sub	sp, #12
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006f68:	bf00      	nop
 8006f6a:	370c      	adds	r7, #12
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	460b      	mov	r3, r1
 8006f7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f80:	bf00      	nop
 8006f82:	370c      	adds	r7, #12
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f8c:	b5b0      	push	{r4, r5, r7, lr}
 8006f8e:	b088      	sub	sp, #32
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f94:	2300      	movs	r3, #0
 8006f96:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	689a      	ldr	r2, [r3, #8]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	691b      	ldr	r3, [r3, #16]
 8006fa0:	431a      	orrs	r2, r3
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	695b      	ldr	r3, [r3, #20]
 8006fa6:	431a      	orrs	r2, r3
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	69db      	ldr	r3, [r3, #28]
 8006fac:	4313      	orrs	r3, r2
 8006fae:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	681a      	ldr	r2, [r3, #0]
 8006fb6:	4baa      	ldr	r3, [pc, #680]	; (8007260 <UART_SetConfig+0x2d4>)
 8006fb8:	4013      	ands	r3, r2
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	6812      	ldr	r2, [r2, #0]
 8006fbe:	69f9      	ldr	r1, [r7, #28]
 8006fc0:	430b      	orrs	r3, r1
 8006fc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	68da      	ldr	r2, [r3, #12]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	430a      	orrs	r2, r1
 8006fd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	699b      	ldr	r3, [r3, #24]
 8006fde:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a9f      	ldr	r2, [pc, #636]	; (8007264 <UART_SetConfig+0x2d8>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d004      	beq.n	8006ff4 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6a1b      	ldr	r3, [r3, #32]
 8006fee:	69fa      	ldr	r2, [r7, #28]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	69fa      	ldr	r2, [r7, #28]
 8007004:	430a      	orrs	r2, r1
 8007006:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a96      	ldr	r2, [pc, #600]	; (8007268 <UART_SetConfig+0x2dc>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d121      	bne.n	8007056 <UART_SetConfig+0xca>
 8007012:	4b96      	ldr	r3, [pc, #600]	; (800726c <UART_SetConfig+0x2e0>)
 8007014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007018:	f003 0303 	and.w	r3, r3, #3
 800701c:	2b03      	cmp	r3, #3
 800701e:	d817      	bhi.n	8007050 <UART_SetConfig+0xc4>
 8007020:	a201      	add	r2, pc, #4	; (adr r2, 8007028 <UART_SetConfig+0x9c>)
 8007022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007026:	bf00      	nop
 8007028:	08007039 	.word	0x08007039
 800702c:	08007045 	.word	0x08007045
 8007030:	0800703f 	.word	0x0800703f
 8007034:	0800704b 	.word	0x0800704b
 8007038:	2301      	movs	r3, #1
 800703a:	76fb      	strb	r3, [r7, #27]
 800703c:	e096      	b.n	800716c <UART_SetConfig+0x1e0>
 800703e:	2302      	movs	r3, #2
 8007040:	76fb      	strb	r3, [r7, #27]
 8007042:	e093      	b.n	800716c <UART_SetConfig+0x1e0>
 8007044:	2304      	movs	r3, #4
 8007046:	76fb      	strb	r3, [r7, #27]
 8007048:	e090      	b.n	800716c <UART_SetConfig+0x1e0>
 800704a:	2308      	movs	r3, #8
 800704c:	76fb      	strb	r3, [r7, #27]
 800704e:	e08d      	b.n	800716c <UART_SetConfig+0x1e0>
 8007050:	2310      	movs	r3, #16
 8007052:	76fb      	strb	r3, [r7, #27]
 8007054:	e08a      	b.n	800716c <UART_SetConfig+0x1e0>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a85      	ldr	r2, [pc, #532]	; (8007270 <UART_SetConfig+0x2e4>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d132      	bne.n	80070c6 <UART_SetConfig+0x13a>
 8007060:	4b82      	ldr	r3, [pc, #520]	; (800726c <UART_SetConfig+0x2e0>)
 8007062:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007066:	f003 030c 	and.w	r3, r3, #12
 800706a:	2b0c      	cmp	r3, #12
 800706c:	d828      	bhi.n	80070c0 <UART_SetConfig+0x134>
 800706e:	a201      	add	r2, pc, #4	; (adr r2, 8007074 <UART_SetConfig+0xe8>)
 8007070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007074:	080070a9 	.word	0x080070a9
 8007078:	080070c1 	.word	0x080070c1
 800707c:	080070c1 	.word	0x080070c1
 8007080:	080070c1 	.word	0x080070c1
 8007084:	080070b5 	.word	0x080070b5
 8007088:	080070c1 	.word	0x080070c1
 800708c:	080070c1 	.word	0x080070c1
 8007090:	080070c1 	.word	0x080070c1
 8007094:	080070af 	.word	0x080070af
 8007098:	080070c1 	.word	0x080070c1
 800709c:	080070c1 	.word	0x080070c1
 80070a0:	080070c1 	.word	0x080070c1
 80070a4:	080070bb 	.word	0x080070bb
 80070a8:	2300      	movs	r3, #0
 80070aa:	76fb      	strb	r3, [r7, #27]
 80070ac:	e05e      	b.n	800716c <UART_SetConfig+0x1e0>
 80070ae:	2302      	movs	r3, #2
 80070b0:	76fb      	strb	r3, [r7, #27]
 80070b2:	e05b      	b.n	800716c <UART_SetConfig+0x1e0>
 80070b4:	2304      	movs	r3, #4
 80070b6:	76fb      	strb	r3, [r7, #27]
 80070b8:	e058      	b.n	800716c <UART_SetConfig+0x1e0>
 80070ba:	2308      	movs	r3, #8
 80070bc:	76fb      	strb	r3, [r7, #27]
 80070be:	e055      	b.n	800716c <UART_SetConfig+0x1e0>
 80070c0:	2310      	movs	r3, #16
 80070c2:	76fb      	strb	r3, [r7, #27]
 80070c4:	e052      	b.n	800716c <UART_SetConfig+0x1e0>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a6a      	ldr	r2, [pc, #424]	; (8007274 <UART_SetConfig+0x2e8>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d120      	bne.n	8007112 <UART_SetConfig+0x186>
 80070d0:	4b66      	ldr	r3, [pc, #408]	; (800726c <UART_SetConfig+0x2e0>)
 80070d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80070da:	2b30      	cmp	r3, #48	; 0x30
 80070dc:	d013      	beq.n	8007106 <UART_SetConfig+0x17a>
 80070de:	2b30      	cmp	r3, #48	; 0x30
 80070e0:	d814      	bhi.n	800710c <UART_SetConfig+0x180>
 80070e2:	2b20      	cmp	r3, #32
 80070e4:	d009      	beq.n	80070fa <UART_SetConfig+0x16e>
 80070e6:	2b20      	cmp	r3, #32
 80070e8:	d810      	bhi.n	800710c <UART_SetConfig+0x180>
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d002      	beq.n	80070f4 <UART_SetConfig+0x168>
 80070ee:	2b10      	cmp	r3, #16
 80070f0:	d006      	beq.n	8007100 <UART_SetConfig+0x174>
 80070f2:	e00b      	b.n	800710c <UART_SetConfig+0x180>
 80070f4:	2300      	movs	r3, #0
 80070f6:	76fb      	strb	r3, [r7, #27]
 80070f8:	e038      	b.n	800716c <UART_SetConfig+0x1e0>
 80070fa:	2302      	movs	r3, #2
 80070fc:	76fb      	strb	r3, [r7, #27]
 80070fe:	e035      	b.n	800716c <UART_SetConfig+0x1e0>
 8007100:	2304      	movs	r3, #4
 8007102:	76fb      	strb	r3, [r7, #27]
 8007104:	e032      	b.n	800716c <UART_SetConfig+0x1e0>
 8007106:	2308      	movs	r3, #8
 8007108:	76fb      	strb	r3, [r7, #27]
 800710a:	e02f      	b.n	800716c <UART_SetConfig+0x1e0>
 800710c:	2310      	movs	r3, #16
 800710e:	76fb      	strb	r3, [r7, #27]
 8007110:	e02c      	b.n	800716c <UART_SetConfig+0x1e0>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a53      	ldr	r2, [pc, #332]	; (8007264 <UART_SetConfig+0x2d8>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d125      	bne.n	8007168 <UART_SetConfig+0x1dc>
 800711c:	4b53      	ldr	r3, [pc, #332]	; (800726c <UART_SetConfig+0x2e0>)
 800711e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007122:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007126:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800712a:	d017      	beq.n	800715c <UART_SetConfig+0x1d0>
 800712c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007130:	d817      	bhi.n	8007162 <UART_SetConfig+0x1d6>
 8007132:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007136:	d00b      	beq.n	8007150 <UART_SetConfig+0x1c4>
 8007138:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800713c:	d811      	bhi.n	8007162 <UART_SetConfig+0x1d6>
 800713e:	2b00      	cmp	r3, #0
 8007140:	d003      	beq.n	800714a <UART_SetConfig+0x1be>
 8007142:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007146:	d006      	beq.n	8007156 <UART_SetConfig+0x1ca>
 8007148:	e00b      	b.n	8007162 <UART_SetConfig+0x1d6>
 800714a:	2300      	movs	r3, #0
 800714c:	76fb      	strb	r3, [r7, #27]
 800714e:	e00d      	b.n	800716c <UART_SetConfig+0x1e0>
 8007150:	2302      	movs	r3, #2
 8007152:	76fb      	strb	r3, [r7, #27]
 8007154:	e00a      	b.n	800716c <UART_SetConfig+0x1e0>
 8007156:	2304      	movs	r3, #4
 8007158:	76fb      	strb	r3, [r7, #27]
 800715a:	e007      	b.n	800716c <UART_SetConfig+0x1e0>
 800715c:	2308      	movs	r3, #8
 800715e:	76fb      	strb	r3, [r7, #27]
 8007160:	e004      	b.n	800716c <UART_SetConfig+0x1e0>
 8007162:	2310      	movs	r3, #16
 8007164:	76fb      	strb	r3, [r7, #27]
 8007166:	e001      	b.n	800716c <UART_SetConfig+0x1e0>
 8007168:	2310      	movs	r3, #16
 800716a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a3c      	ldr	r2, [pc, #240]	; (8007264 <UART_SetConfig+0x2d8>)
 8007172:	4293      	cmp	r3, r2
 8007174:	f040 8082 	bne.w	800727c <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007178:	7efb      	ldrb	r3, [r7, #27]
 800717a:	2b08      	cmp	r3, #8
 800717c:	d823      	bhi.n	80071c6 <UART_SetConfig+0x23a>
 800717e:	a201      	add	r2, pc, #4	; (adr r2, 8007184 <UART_SetConfig+0x1f8>)
 8007180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007184:	080071a9 	.word	0x080071a9
 8007188:	080071c7 	.word	0x080071c7
 800718c:	080071b1 	.word	0x080071b1
 8007190:	080071c7 	.word	0x080071c7
 8007194:	080071b7 	.word	0x080071b7
 8007198:	080071c7 	.word	0x080071c7
 800719c:	080071c7 	.word	0x080071c7
 80071a0:	080071c7 	.word	0x080071c7
 80071a4:	080071bf 	.word	0x080071bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071a8:	f7fd feb0 	bl	8004f0c <HAL_RCC_GetPCLK1Freq>
 80071ac:	6178      	str	r0, [r7, #20]
        break;
 80071ae:	e00f      	b.n	80071d0 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071b0:	4b31      	ldr	r3, [pc, #196]	; (8007278 <UART_SetConfig+0x2ec>)
 80071b2:	617b      	str	r3, [r7, #20]
        break;
 80071b4:	e00c      	b.n	80071d0 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071b6:	f7fd fe11 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 80071ba:	6178      	str	r0, [r7, #20]
        break;
 80071bc:	e008      	b.n	80071d0 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071c2:	617b      	str	r3, [r7, #20]
        break;
 80071c4:	e004      	b.n	80071d0 <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 80071c6:	2300      	movs	r3, #0
 80071c8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	76bb      	strb	r3, [r7, #26]
        break;
 80071ce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	f000 8100 	beq.w	80073d8 <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	685a      	ldr	r2, [r3, #4]
 80071dc:	4613      	mov	r3, r2
 80071de:	005b      	lsls	r3, r3, #1
 80071e0:	4413      	add	r3, r2
 80071e2:	697a      	ldr	r2, [r7, #20]
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d305      	bcc.n	80071f4 <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80071ee:	697a      	ldr	r2, [r7, #20]
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d902      	bls.n	80071fa <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	76bb      	strb	r3, [r7, #26]
 80071f8:	e0ee      	b.n	80073d8 <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	4618      	mov	r0, r3
 80071fe:	f04f 0100 	mov.w	r1, #0
 8007202:	f04f 0200 	mov.w	r2, #0
 8007206:	f04f 0300 	mov.w	r3, #0
 800720a:	020b      	lsls	r3, r1, #8
 800720c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007210:	0202      	lsls	r2, r0, #8
 8007212:	6879      	ldr	r1, [r7, #4]
 8007214:	6849      	ldr	r1, [r1, #4]
 8007216:	0849      	lsrs	r1, r1, #1
 8007218:	4608      	mov	r0, r1
 800721a:	f04f 0100 	mov.w	r1, #0
 800721e:	1814      	adds	r4, r2, r0
 8007220:	eb43 0501 	adc.w	r5, r3, r1
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	461a      	mov	r2, r3
 800722a:	f04f 0300 	mov.w	r3, #0
 800722e:	4620      	mov	r0, r4
 8007230:	4629      	mov	r1, r5
 8007232:	f7f8 ffd3 	bl	80001dc <__aeabi_uldivmod>
 8007236:	4602      	mov	r2, r0
 8007238:	460b      	mov	r3, r1
 800723a:	4613      	mov	r3, r2
 800723c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007244:	d308      	bcc.n	8007258 <UART_SetConfig+0x2cc>
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800724c:	d204      	bcs.n	8007258 <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	60da      	str	r2, [r3, #12]
 8007256:	e0bf      	b.n	80073d8 <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	76bb      	strb	r3, [r7, #26]
 800725c:	e0bc      	b.n	80073d8 <UART_SetConfig+0x44c>
 800725e:	bf00      	nop
 8007260:	efff69f3 	.word	0xefff69f3
 8007264:	40008000 	.word	0x40008000
 8007268:	40013800 	.word	0x40013800
 800726c:	40021000 	.word	0x40021000
 8007270:	40004400 	.word	0x40004400
 8007274:	40004800 	.word	0x40004800
 8007278:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	69db      	ldr	r3, [r3, #28]
 8007280:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007284:	d15c      	bne.n	8007340 <UART_SetConfig+0x3b4>
  {
    switch (clocksource)
 8007286:	7efb      	ldrb	r3, [r7, #27]
 8007288:	2b08      	cmp	r3, #8
 800728a:	d828      	bhi.n	80072de <UART_SetConfig+0x352>
 800728c:	a201      	add	r2, pc, #4	; (adr r2, 8007294 <UART_SetConfig+0x308>)
 800728e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007292:	bf00      	nop
 8007294:	080072b9 	.word	0x080072b9
 8007298:	080072c1 	.word	0x080072c1
 800729c:	080072c9 	.word	0x080072c9
 80072a0:	080072df 	.word	0x080072df
 80072a4:	080072cf 	.word	0x080072cf
 80072a8:	080072df 	.word	0x080072df
 80072ac:	080072df 	.word	0x080072df
 80072b0:	080072df 	.word	0x080072df
 80072b4:	080072d7 	.word	0x080072d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072b8:	f7fd fe28 	bl	8004f0c <HAL_RCC_GetPCLK1Freq>
 80072bc:	6178      	str	r0, [r7, #20]
        break;
 80072be:	e013      	b.n	80072e8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072c0:	f7fd fe3a 	bl	8004f38 <HAL_RCC_GetPCLK2Freq>
 80072c4:	6178      	str	r0, [r7, #20]
        break;
 80072c6:	e00f      	b.n	80072e8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072c8:	4b49      	ldr	r3, [pc, #292]	; (80073f0 <UART_SetConfig+0x464>)
 80072ca:	617b      	str	r3, [r7, #20]
        break;
 80072cc:	e00c      	b.n	80072e8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072ce:	f7fd fd85 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 80072d2:	6178      	str	r0, [r7, #20]
        break;
 80072d4:	e008      	b.n	80072e8 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072da:	617b      	str	r3, [r7, #20]
        break;
 80072dc:	e004      	b.n	80072e8 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 80072de:	2300      	movs	r3, #0
 80072e0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	76bb      	strb	r3, [r7, #26]
        break;
 80072e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d074      	beq.n	80073d8 <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	005a      	lsls	r2, r3, #1
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	085b      	lsrs	r3, r3, #1
 80072f8:	441a      	add	r2, r3
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007302:	b29b      	uxth	r3, r3
 8007304:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	2b0f      	cmp	r3, #15
 800730a:	d916      	bls.n	800733a <UART_SetConfig+0x3ae>
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007312:	d212      	bcs.n	800733a <UART_SetConfig+0x3ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	b29b      	uxth	r3, r3
 8007318:	f023 030f 	bic.w	r3, r3, #15
 800731c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	085b      	lsrs	r3, r3, #1
 8007322:	b29b      	uxth	r3, r3
 8007324:	f003 0307 	and.w	r3, r3, #7
 8007328:	b29a      	uxth	r2, r3
 800732a:	89fb      	ldrh	r3, [r7, #14]
 800732c:	4313      	orrs	r3, r2
 800732e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	89fa      	ldrh	r2, [r7, #14]
 8007336:	60da      	str	r2, [r3, #12]
 8007338:	e04e      	b.n	80073d8 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	76bb      	strb	r3, [r7, #26]
 800733e:	e04b      	b.n	80073d8 <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007340:	7efb      	ldrb	r3, [r7, #27]
 8007342:	2b08      	cmp	r3, #8
 8007344:	d827      	bhi.n	8007396 <UART_SetConfig+0x40a>
 8007346:	a201      	add	r2, pc, #4	; (adr r2, 800734c <UART_SetConfig+0x3c0>)
 8007348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800734c:	08007371 	.word	0x08007371
 8007350:	08007379 	.word	0x08007379
 8007354:	08007381 	.word	0x08007381
 8007358:	08007397 	.word	0x08007397
 800735c:	08007387 	.word	0x08007387
 8007360:	08007397 	.word	0x08007397
 8007364:	08007397 	.word	0x08007397
 8007368:	08007397 	.word	0x08007397
 800736c:	0800738f 	.word	0x0800738f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007370:	f7fd fdcc 	bl	8004f0c <HAL_RCC_GetPCLK1Freq>
 8007374:	6178      	str	r0, [r7, #20]
        break;
 8007376:	e013      	b.n	80073a0 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007378:	f7fd fdde 	bl	8004f38 <HAL_RCC_GetPCLK2Freq>
 800737c:	6178      	str	r0, [r7, #20]
        break;
 800737e:	e00f      	b.n	80073a0 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007380:	4b1b      	ldr	r3, [pc, #108]	; (80073f0 <UART_SetConfig+0x464>)
 8007382:	617b      	str	r3, [r7, #20]
        break;
 8007384:	e00c      	b.n	80073a0 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007386:	f7fd fd29 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 800738a:	6178      	str	r0, [r7, #20]
        break;
 800738c:	e008      	b.n	80073a0 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800738e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007392:	617b      	str	r3, [r7, #20]
        break;
 8007394:	e004      	b.n	80073a0 <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 8007396:	2300      	movs	r3, #0
 8007398:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	76bb      	strb	r3, [r7, #26]
        break;
 800739e:	bf00      	nop
    }

    if (pclk != 0U)
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d018      	beq.n	80073d8 <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	085a      	lsrs	r2, r3, #1
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	441a      	add	r2, r3
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	2b0f      	cmp	r3, #15
 80073c0:	d908      	bls.n	80073d4 <UART_SetConfig+0x448>
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073c8:	d204      	bcs.n	80073d4 <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = usartdiv;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	693a      	ldr	r2, [r7, #16]
 80073d0:	60da      	str	r2, [r3, #12]
 80073d2:	e001      	b.n	80073d8 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80073e4:	7ebb      	ldrb	r3, [r7, #26]
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3720      	adds	r7, #32
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bdb0      	pop	{r4, r5, r7, pc}
 80073ee:	bf00      	nop
 80073f0:	00f42400 	.word	0x00f42400

080073f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007400:	f003 0301 	and.w	r3, r3, #1
 8007404:	2b00      	cmp	r3, #0
 8007406:	d00a      	beq.n	800741e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	430a      	orrs	r2, r1
 800741c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007422:	f003 0302 	and.w	r3, r3, #2
 8007426:	2b00      	cmp	r3, #0
 8007428:	d00a      	beq.n	8007440 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	430a      	orrs	r2, r1
 800743e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007444:	f003 0304 	and.w	r3, r3, #4
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00a      	beq.n	8007462 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	430a      	orrs	r2, r1
 8007460:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007466:	f003 0308 	and.w	r3, r3, #8
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00a      	beq.n	8007484 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	430a      	orrs	r2, r1
 8007482:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007488:	f003 0310 	and.w	r3, r3, #16
 800748c:	2b00      	cmp	r3, #0
 800748e:	d00a      	beq.n	80074a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	430a      	orrs	r2, r1
 80074a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074aa:	f003 0320 	and.w	r3, r3, #32
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00a      	beq.n	80074c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	430a      	orrs	r2, r1
 80074c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d01a      	beq.n	800750a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	430a      	orrs	r2, r1
 80074e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074f2:	d10a      	bne.n	800750a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	430a      	orrs	r2, r1
 8007508:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800750e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007512:	2b00      	cmp	r3, #0
 8007514:	d00a      	beq.n	800752c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	430a      	orrs	r2, r1
 800752a:	605a      	str	r2, [r3, #4]
  }
}
 800752c:	bf00      	nop
 800752e:	370c      	adds	r7, #12
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr

08007538 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b086      	sub	sp, #24
 800753c:	af02      	add	r7, sp, #8
 800753e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2200      	movs	r2, #0
 8007544:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007548:	f7fa fc86 	bl	8001e58 <HAL_GetTick>
 800754c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f003 0308 	and.w	r3, r3, #8
 8007558:	2b08      	cmp	r3, #8
 800755a:	d10e      	bne.n	800757a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800755c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007560:	9300      	str	r3, [sp, #0]
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2200      	movs	r2, #0
 8007566:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 f82d 	bl	80075ca <UART_WaitOnFlagUntilTimeout>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d001      	beq.n	800757a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007576:	2303      	movs	r3, #3
 8007578:	e023      	b.n	80075c2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 0304 	and.w	r3, r3, #4
 8007584:	2b04      	cmp	r3, #4
 8007586:	d10e      	bne.n	80075a6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007588:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800758c:	9300      	str	r3, [sp, #0]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2200      	movs	r2, #0
 8007592:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f000 f817 	bl	80075ca <UART_WaitOnFlagUntilTimeout>
 800759c:	4603      	mov	r3, r0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d001      	beq.n	80075a6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075a2:	2303      	movs	r3, #3
 80075a4:	e00d      	b.n	80075c2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2220      	movs	r2, #32
 80075aa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2220      	movs	r2, #32
 80075b0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2200      	movs	r2, #0
 80075b6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80075c0:	2300      	movs	r3, #0
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3710      	adds	r7, #16
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}

080075ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075ca:	b580      	push	{r7, lr}
 80075cc:	b084      	sub	sp, #16
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	60f8      	str	r0, [r7, #12]
 80075d2:	60b9      	str	r1, [r7, #8]
 80075d4:	603b      	str	r3, [r7, #0]
 80075d6:	4613      	mov	r3, r2
 80075d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075da:	e05e      	b.n	800769a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075dc:	69bb      	ldr	r3, [r7, #24]
 80075de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075e2:	d05a      	beq.n	800769a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075e4:	f7fa fc38 	bl	8001e58 <HAL_GetTick>
 80075e8:	4602      	mov	r2, r0
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	69ba      	ldr	r2, [r7, #24]
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d302      	bcc.n	80075fa <UART_WaitOnFlagUntilTimeout+0x30>
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d11b      	bne.n	8007632 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007608:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	689a      	ldr	r2, [r3, #8]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f022 0201 	bic.w	r2, r2, #1
 8007618:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2220      	movs	r2, #32
 800761e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2220      	movs	r2, #32
 8007624:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800762e:	2303      	movs	r3, #3
 8007630:	e043      	b.n	80076ba <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 0304 	and.w	r3, r3, #4
 800763c:	2b00      	cmp	r3, #0
 800763e:	d02c      	beq.n	800769a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	69db      	ldr	r3, [r3, #28]
 8007646:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800764a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800764e:	d124      	bne.n	800769a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007658:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007668:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	689a      	ldr	r2, [r3, #8]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f022 0201 	bic.w	r2, r2, #1
 8007678:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2220      	movs	r2, #32
 800767e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2220      	movs	r2, #32
 8007684:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2220      	movs	r2, #32
 800768a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e00f      	b.n	80076ba <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	69da      	ldr	r2, [r3, #28]
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	4013      	ands	r3, r2
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	bf0c      	ite	eq
 80076aa:	2301      	moveq	r3, #1
 80076ac:	2300      	movne	r3, #0
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	461a      	mov	r2, r3
 80076b2:	79fb      	ldrb	r3, [r7, #7]
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d091      	beq.n	80075dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
	...

080076c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	60f8      	str	r0, [r7, #12]
 80076cc:	60b9      	str	r1, [r7, #8]
 80076ce:	4613      	mov	r3, r2
 80076d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	68ba      	ldr	r2, [r7, #8]
 80076d6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	88fa      	ldrh	r2, [r7, #6]
 80076dc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	88fa      	ldrh	r2, [r7, #6]
 80076e4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2200      	movs	r2, #0
 80076ec:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076f6:	d10e      	bne.n	8007716 <UART_Start_Receive_IT+0x52>
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d105      	bne.n	800770c <UART_Start_Receive_IT+0x48>
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007706:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800770a:	e02d      	b.n	8007768 <UART_Start_Receive_IT+0xa4>
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	22ff      	movs	r2, #255	; 0xff
 8007710:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007714:	e028      	b.n	8007768 <UART_Start_Receive_IT+0xa4>
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d10d      	bne.n	800773a <UART_Start_Receive_IT+0x76>
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d104      	bne.n	8007730 <UART_Start_Receive_IT+0x6c>
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	22ff      	movs	r2, #255	; 0xff
 800772a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800772e:	e01b      	b.n	8007768 <UART_Start_Receive_IT+0xa4>
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	227f      	movs	r2, #127	; 0x7f
 8007734:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007738:	e016      	b.n	8007768 <UART_Start_Receive_IT+0xa4>
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007742:	d10d      	bne.n	8007760 <UART_Start_Receive_IT+0x9c>
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	691b      	ldr	r3, [r3, #16]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d104      	bne.n	8007756 <UART_Start_Receive_IT+0x92>
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	227f      	movs	r2, #127	; 0x7f
 8007750:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007754:	e008      	b.n	8007768 <UART_Start_Receive_IT+0xa4>
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	223f      	movs	r2, #63	; 0x3f
 800775a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800775e:	e003      	b.n	8007768 <UART_Start_Receive_IT+0xa4>
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2200      	movs	r2, #0
 8007764:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2200      	movs	r2, #0
 800776c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2222      	movs	r2, #34	; 0x22
 8007774:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	689a      	ldr	r2, [r3, #8]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f042 0201 	orr.w	r2, r2, #1
 8007784:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800778e:	d107      	bne.n	80077a0 <UART_Start_Receive_IT+0xdc>
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	691b      	ldr	r3, [r3, #16]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d103      	bne.n	80077a0 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	4a0c      	ldr	r2, [pc, #48]	; (80077cc <UART_Start_Receive_IT+0x108>)
 800779c:	665a      	str	r2, [r3, #100]	; 0x64
 800779e:	e002      	b.n	80077a6 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	4a0b      	ldr	r2, [pc, #44]	; (80077d0 <UART_Start_Receive_IT+0x10c>)
 80077a4:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80077bc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80077be:	2300      	movs	r3, #0
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3714      	adds	r7, #20
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr
 80077cc:	08007969 	.word	0x08007969
 80077d0:	08007891 	.word	0x08007891

080077d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681a      	ldr	r2, [r3, #0]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80077ea:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	689a      	ldr	r2, [r3, #8]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f022 0201 	bic.w	r2, r2, #1
 80077fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007800:	2b01      	cmp	r3, #1
 8007802:	d107      	bne.n	8007814 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f022 0210 	bic.w	r2, r2, #16
 8007812:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2220      	movs	r2, #32
 8007818:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	665a      	str	r2, [r3, #100]	; 0x64
}
 8007826:	bf00      	nop
 8007828:	370c      	adds	r7, #12
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr

08007832 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007832:	b580      	push	{r7, lr}
 8007834:	b084      	sub	sp, #16
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800783e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2200      	movs	r2, #0
 8007844:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007850:	68f8      	ldr	r0, [r7, #12]
 8007852:	f7f9 f9d3 	bl	8000bfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007856:	bf00      	nop
 8007858:	3710      	adds	r7, #16
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}

0800785e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800785e:	b580      	push	{r7, lr}
 8007860:	b082      	sub	sp, #8
 8007862:	af00      	add	r7, sp, #0
 8007864:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007874:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2220      	movs	r2, #32
 800787a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f7ff fb6c 	bl	8006f60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007888:	bf00      	nop
 800788a:	3708      	adds	r7, #8
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800789e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80078a4:	2b22      	cmp	r3, #34	; 0x22
 80078a6:	d151      	bne.n	800794c <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80078ae:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80078b0:	89bb      	ldrh	r3, [r7, #12]
 80078b2:	b2d9      	uxtb	r1, r3
 80078b4:	89fb      	ldrh	r3, [r7, #14]
 80078b6:	b2da      	uxtb	r2, r3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078bc:	400a      	ands	r2, r1
 80078be:	b2d2      	uxtb	r2, r2
 80078c0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078c6:	1c5a      	adds	r2, r3, #1
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	3b01      	subs	r3, #1
 80078d6:	b29a      	uxth	r2, r3
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d13a      	bne.n	8007960 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80078f8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	689a      	ldr	r2, [r3, #8]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f022 0201 	bic.w	r2, r2, #1
 8007908:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2220      	movs	r2, #32
 800790e:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800791a:	2b01      	cmp	r3, #1
 800791c:	d10f      	bne.n	800793e <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f022 0210 	bic.w	r2, r2, #16
 800792c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007934:	4619      	mov	r1, r3
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f7ff fb1c 	bl	8006f74 <HAL_UARTEx_RxEventCallback>
 800793c:	e002      	b.n	8007944 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f7f9 f8e2 	bl	8000b08 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800794a:	e009      	b.n	8007960 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	8b1b      	ldrh	r3, [r3, #24]
 8007952:	b29a      	uxth	r2, r3
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f042 0208 	orr.w	r2, r2, #8
 800795c:	b292      	uxth	r2, r2
 800795e:	831a      	strh	r2, [r3, #24]
}
 8007960:	bf00      	nop
 8007962:	3710      	adds	r7, #16
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007976:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800797c:	2b22      	cmp	r3, #34	; 0x22
 800797e:	d151      	bne.n	8007a24 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007986:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800798c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800798e:	89ba      	ldrh	r2, [r7, #12]
 8007990:	89fb      	ldrh	r3, [r7, #14]
 8007992:	4013      	ands	r3, r2
 8007994:	b29a      	uxth	r2, r3
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800799e:	1c9a      	adds	r2, r3, #2
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	3b01      	subs	r3, #1
 80079ae:	b29a      	uxth	r2, r3
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079bc:	b29b      	uxth	r3, r3
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d13a      	bne.n	8007a38 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80079d0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	689a      	ldr	r2, [r3, #8]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f022 0201 	bic.w	r2, r2, #1
 80079e0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2220      	movs	r2, #32
 80079e6:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d10f      	bne.n	8007a16 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f022 0210 	bic.w	r2, r2, #16
 8007a04:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007a0c:	4619      	mov	r1, r3
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f7ff fab0 	bl	8006f74 <HAL_UARTEx_RxEventCallback>
 8007a14:	e002      	b.n	8007a1c <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f7f9 f876 	bl	8000b08 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a22:	e009      	b.n	8007a38 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	8b1b      	ldrh	r3, [r3, #24]
 8007a2a:	b29a      	uxth	r2, r3
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f042 0208 	orr.w	r2, r2, #8
 8007a34:	b292      	uxth	r2, r2
 8007a36:	831a      	strh	r2, [r3, #24]
}
 8007a38:	bf00      	nop
 8007a3a:	3710      	adds	r7, #16
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007a48:	bf00      	nop
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <__libc_init_array>:
 8007a54:	b570      	push	{r4, r5, r6, lr}
 8007a56:	4d0d      	ldr	r5, [pc, #52]	; (8007a8c <__libc_init_array+0x38>)
 8007a58:	4c0d      	ldr	r4, [pc, #52]	; (8007a90 <__libc_init_array+0x3c>)
 8007a5a:	1b64      	subs	r4, r4, r5
 8007a5c:	10a4      	asrs	r4, r4, #2
 8007a5e:	2600      	movs	r6, #0
 8007a60:	42a6      	cmp	r6, r4
 8007a62:	d109      	bne.n	8007a78 <__libc_init_array+0x24>
 8007a64:	4d0b      	ldr	r5, [pc, #44]	; (8007a94 <__libc_init_array+0x40>)
 8007a66:	4c0c      	ldr	r4, [pc, #48]	; (8007a98 <__libc_init_array+0x44>)
 8007a68:	f000 f820 	bl	8007aac <_init>
 8007a6c:	1b64      	subs	r4, r4, r5
 8007a6e:	10a4      	asrs	r4, r4, #2
 8007a70:	2600      	movs	r6, #0
 8007a72:	42a6      	cmp	r6, r4
 8007a74:	d105      	bne.n	8007a82 <__libc_init_array+0x2e>
 8007a76:	bd70      	pop	{r4, r5, r6, pc}
 8007a78:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a7c:	4798      	blx	r3
 8007a7e:	3601      	adds	r6, #1
 8007a80:	e7ee      	b.n	8007a60 <__libc_init_array+0xc>
 8007a82:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a86:	4798      	blx	r3
 8007a88:	3601      	adds	r6, #1
 8007a8a:	e7f2      	b.n	8007a72 <__libc_init_array+0x1e>
 8007a8c:	08007b2c 	.word	0x08007b2c
 8007a90:	08007b2c 	.word	0x08007b2c
 8007a94:	08007b2c 	.word	0x08007b2c
 8007a98:	08007b30 	.word	0x08007b30

08007a9c <memset>:
 8007a9c:	4402      	add	r2, r0
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d100      	bne.n	8007aa6 <memset+0xa>
 8007aa4:	4770      	bx	lr
 8007aa6:	f803 1b01 	strb.w	r1, [r3], #1
 8007aaa:	e7f9      	b.n	8007aa0 <memset+0x4>

08007aac <_init>:
 8007aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aae:	bf00      	nop
 8007ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ab2:	bc08      	pop	{r3}
 8007ab4:	469e      	mov	lr, r3
 8007ab6:	4770      	bx	lr

08007ab8 <_fini>:
 8007ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aba:	bf00      	nop
 8007abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007abe:	bc08      	pop	{r3}
 8007ac0:	469e      	mov	lr, r3
 8007ac2:	4770      	bx	lr
