<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIMachineFunctionInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIMachineFunctionInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIMachineFunctionInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- SIMachineFunctionInfo.h - SIMachineFunctionInfo interface --*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMachineFunction_8h.html">AMDGPUMachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Optional_8h.html">llvm/ADT/Optional.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SparseBitVector_8h.html">llvm/ADT/SparseBitVector.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIRYamlMapping_8h.html">llvm/CodeGen/MIRYamlMapping.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PseudoSourceValue_8h.html">llvm/CodeGen/PseudoSourceValue.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;array&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">class </span>MachineFrameInfo;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">class </span>MachineFunction;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">class </span>TargetRegisterClass;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUPseudoSourceValue.html">   43</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html">AMDGPUPseudoSourceValue</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737a">   45</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737a">AMDGPUPSVKind</a> : <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa4888ce90307ca7c9a2678fe7b319cde3">   46</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa4888ce90307ca7c9a2678fe7b319cde3">PSVBuffer</a> = <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaf2ce2f2cea9331c4da3654d7560f2848">PseudoSourceValue::TargetCustom</a>,</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa05dc2b53c4c43b0ecc7f0fd9905a026a">   47</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa05dc2b53c4c43b0ecc7f0fd9905a026a">PSVImage</a>,</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa614f353bb83d312a7967338d90a99997">   48</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa614f353bb83d312a7967338d90a99997">GWSResource</a></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  };</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUPseudoSourceValue.html#a457cad01315506cd82dc2e5c4be48f1c">   52</a></span>&#160;  <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#a457cad01315506cd82dc2e5c4be48f1c">AMDGPUPseudoSourceValue</a>(<span class="keywordtype">unsigned</span> Kind, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;      : <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a>(Kind, TII) {}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUPseudoSourceValue.html#a17667eea3624372eff4e7c1d49209fb0">   56</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#a17667eea3624372eff4e7c1d49209fb0">isConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">// This should probably be true for most images, but we will start by being</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">// conservative.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  }</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUPseudoSourceValue.html#aaefda186c1d3d142254af2eb67716d41">   62</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#aaefda186c1d3d142254af2eb67716d41">isAliased</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  }</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUPseudoSourceValue.html#a76b9b01284e9f9f84f3490c1aa6eac2a">   66</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#a76b9b01284e9f9f84f3490c1aa6eac2a">mayAlias</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  }</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;};</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUBufferPseudoSourceValue.html">   71</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUBufferPseudoSourceValue.html">AMDGPUBufferPseudoSourceValue</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html">AMDGPUPseudoSourceValue</a> {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUBufferPseudoSourceValue.html#a79220210c2a1b809bb47ec4d1408bdb5">   73</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AMDGPUBufferPseudoSourceValue.html#a79220210c2a1b809bb47ec4d1408bdb5">AMDGPUBufferPseudoSourceValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      : <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html">AMDGPUPseudoSourceValue</a>(<a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa4888ce90307ca7c9a2678fe7b319cde3">PSVBuffer</a>, TII) {}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUBufferPseudoSourceValue.html#a5657843e03c8db2d8c83a881d7144fa5">   76</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUBufferPseudoSourceValue.html#a5657843e03c8db2d8c83a881d7144fa5">classof</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a> *V) {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> V-&gt;<a class="code" href="classllvm_1_1PseudoSourceValue.html#ab1969256cc373d72874932779a45b46c">kind</a>() == <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa4888ce90307ca7c9a2678fe7b319cde3">PSVBuffer</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;};</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUImagePseudoSourceValue.html">   81</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUImagePseudoSourceValue.html">AMDGPUImagePseudoSourceValue</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html">AMDGPUPseudoSourceValue</a> {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// TODO: Is the img rsrc useful?</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUImagePseudoSourceValue.html#a643ee2ac1a1d0b1ab939dba7eb4e4d0e">   84</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AMDGPUImagePseudoSourceValue.html#a643ee2ac1a1d0b1ab939dba7eb4e4d0e">AMDGPUImagePseudoSourceValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      : <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html">AMDGPUPseudoSourceValue</a>(<a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa05dc2b53c4c43b0ecc7f0fd9905a026a">PSVImage</a>, TII) {}</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUImagePseudoSourceValue.html#acb9e306158002b4895fcf7c4cdf37e1a">   87</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUImagePseudoSourceValue.html#acb9e306158002b4895fcf7c4cdf37e1a">classof</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a> *V) {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">return</span> V-&gt;<a class="code" href="classllvm_1_1PseudoSourceValue.html#ab1969256cc373d72874932779a45b46c">kind</a>() == <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa05dc2b53c4c43b0ecc7f0fd9905a026a">PSVImage</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;};</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html">   92</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html">AMDGPUGWSResourcePseudoSourceValue</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html">AMDGPUPseudoSourceValue</a> {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#ab0dab0df8665771b5a3626f99a6144a2">   94</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#ab0dab0df8665771b5a3626f99a6144a2">AMDGPUGWSResourcePseudoSourceValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      : <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html">AMDGPUPseudoSourceValue</a>(<a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa614f353bb83d312a7967338d90a99997">GWSResource</a>, TII) {}</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#a1a4e5e9f0ab04343a9c16d93a7d7871c">   97</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#a1a4e5e9f0ab04343a9c16d93a7d7871c">classof</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a> *V) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">return</span> V-&gt;<a class="code" href="classllvm_1_1PseudoSourceValue.html#ab1969256cc373d72874932779a45b46c">kind</a>() == <a class="code" href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa614f353bb83d312a7967338d90a99997">GWSResource</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  }</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// These are inaccessible memory from IR.</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#ab0c9dd661a9232174cc9df932e6c5ef1">  102</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#ab0c9dd661a9232174cc9df932e6c5ef1">isAliased</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">// These are inaccessible memory from IR.</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#aac61f96cb055eb6c11442cdba748dbd9">  107</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#aac61f96cb055eb6c11442cdba748dbd9">mayAlias</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  }</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#a0a0657756114b42300c74c24e47fbba8">  111</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#a0a0657756114b42300c74c24e47fbba8">printCustom</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot;GWSResource&quot;</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  }</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;};</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keyword">namespace </span>yaml {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgument.html">  118</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">SIArgument</a> {</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgument.html#aee7092dfb1f083a6426130a437121849">  119</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#aee7092dfb1f083a6426130a437121849">IsRegister</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">  121</a></span>&#160;    <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">StringValue</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">RegisterName</a>;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">  122</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">StackOffset</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  };</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgument.html#a87d320894b3337e1c4573701ac70f5da">  124</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a87d320894b3337e1c4573701ac70f5da">Mask</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">// Default constructor, which creates a stack argument.</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgument.html#a8c84aba7b62731421d6ad4845e5b399d">  127</a></span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a8c84aba7b62731421d6ad4845e5b399d">SIArgument</a>() : IsRegister(<a class="code" href="namespacefalse.html">false</a>), <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a>(0) {}</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgument.html#a8d33b3752e025f78560c6bdfcb2bc4cf">  128</a></span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a8d33b3752e025f78560c6bdfcb2bc4cf">SIArgument</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">SIArgument</a> &amp;<a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    IsRegister = Other.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#aee7092dfb1f083a6426130a437121849">IsRegister</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">if</span> (IsRegister) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      ::new ((<span class="keywordtype">void</span> *)std::addressof(RegisterName))</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;          <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">StringValue</a>(Other.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">RegisterName</a>);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> = Other.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">StackOffset</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    Mask = Other.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a87d320894b3337e1c4573701ac70f5da">Mask</a>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  }</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgument.html#af66e413dd18fd27e8ba88e9b3531603d">  137</a></span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">SIArgument</a> &amp;<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#af66e413dd18fd27e8ba88e9b3531603d">operator=</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">SIArgument</a> &amp;<a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    IsRegister = Other.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#aee7092dfb1f083a6426130a437121849">IsRegister</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> (IsRegister) {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      ::new ((<span class="keywordtype">void</span> *)std::addressof(RegisterName))</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;          <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">StringValue</a>(Other.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">RegisterName</a>);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> = Other.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">StackOffset</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    Mask = Other.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a87d320894b3337e1c4573701ac70f5da">Mask</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  }</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgument.html#a8c763732274484a7b3d2a94a98b97d3e">  147</a></span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a8c763732274484a7b3d2a94a98b97d3e">~SIArgument</a>() {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">if</span> (IsRegister)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      RegisterName.~StringValue();</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">// Helper to create a register or stack argument.</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgument.html#ad8ac06219747f8ed558a3d748f604a9a">  153</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">SIArgument</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#ad8ac06219747f8ed558a3d748f604a9a">createArgument</a>(<span class="keywordtype">bool</span> IsReg) {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">if</span> (IsReg)</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">SIArgument</a>(IsReg);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">SIArgument</a>();</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  }</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// Construct a register argument.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">SIArgument</a>(<span class="keywordtype">bool</span>) : <a class="code" href="LanaiAsmParser_8cpp.html#afd44ea11a1de5d05327fb0ef9d20177f">IsRegister</a>(<span class="keyword">true</span>), RegisterName() {}</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;};</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIArgument_01_4.html">  164</a></span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code" href="structllvm_1_1yaml_1_1MappingTraits.html">MappingTraits</a>&lt;<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">SIArgument</a>&gt; {</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIArgument_01_4.html#afe6743f808968eb3d08882ac6956108e">  165</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIArgument_01_4.html#afe6743f808968eb3d08882ac6956108e">mapping</a>(IO &amp;<a class="code" href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a>, <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">SIArgument</a> &amp;A) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">if</span> (YamlIO.outputting()) {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">if</span> (A.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#aee7092dfb1f083a6426130a437121849">IsRegister</a>)</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        YamlIO.mapRequired(<span class="stringliteral">&quot;reg&quot;</span>, A.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">RegisterName</a>);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        YamlIO.mapRequired(<span class="stringliteral">&quot;offset&quot;</span>, A.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">StackOffset</a>);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="keyword">auto</span> Keys = YamlIO.keys();</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(Keys, <span class="stringliteral">&quot;reg&quot;</span>)) {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        A = SIArgument::createArgument(<span class="keyword">true</span>);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        YamlIO.mapRequired(<span class="stringliteral">&quot;reg&quot;</span>, A.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">RegisterName</a>);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(Keys, <span class="stringliteral">&quot;offset&quot;</span>))</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        YamlIO.mapRequired(<span class="stringliteral">&quot;offset&quot;</span>, A.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">StackOffset</a>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        YamlIO.setError(<span class="stringliteral">&quot;missing required key &#39;reg&#39; or &#39;offset&#39;&quot;</span>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;mask&quot;</span>, A.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a87d320894b3337e1c4573701ac70f5da">Mask</a>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  }</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIArgument_01_4.html#a1916f0bbfbc97efdc0199b2eb8d4be5b">  183</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">bool</span> flow = <span class="keyword">true</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;};</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html">  186</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html">SIArgumentInfo</a> {</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ad4cad81ab25b28d9849fca993cee76b5">  187</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ad4cad81ab25b28d9849fca993cee76b5">PrivateSegmentBuffer</a>;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a82d4e38666bc5388b80fd2cb825b6420">  188</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a82d4e38666bc5388b80fd2cb825b6420">DispatchPtr</a>;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a74b8c4f4dd1b9bbc644ea664a10daff9">  189</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a74b8c4f4dd1b9bbc644ea664a10daff9">QueuePtr</a>;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc8e9bb7fb29d50b56e3c161db2cf541">  190</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc8e9bb7fb29d50b56e3c161db2cf541">KernargSegmentPtr</a>;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2f099fcafe8ec210bb5cf2fe81f1cc1b">  191</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2f099fcafe8ec210bb5cf2fe81f1cc1b">DispatchID</a>;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a87753f72bf5da5cd2b88cd97cf9da1d3">  192</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a87753f72bf5da5cd2b88cd97cf9da1d3">FlatScratchInit</a>;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2b8b28117b7cb1e2efad1b13f1651ff5">  193</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2b8b28117b7cb1e2efad1b13f1651ff5">PrivateSegmentSize</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2c2514395848034d65974f04bc8b77da">  195</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2c2514395848034d65974f04bc8b77da">WorkGroupIDX</a>;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a3a271982bd4fc6701aa53a27b7b85167">  196</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a3a271982bd4fc6701aa53a27b7b85167">WorkGroupIDY</a>;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a47fe627a05bc815450095de74a34c15a">  197</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a47fe627a05bc815450095de74a34c15a">WorkGroupIDZ</a>;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a432ed8511f340e5dd7ae1088d16fabc2">  198</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a432ed8511f340e5dd7ae1088d16fabc2">WorkGroupInfo</a>;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a37d471c631f95f244ee743c45c50ffea">  199</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a37d471c631f95f244ee743c45c50ffea">PrivateSegmentWaveByteOffset</a>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a5145ecdc415894bcbae77369724ac41a">  201</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a5145ecdc415894bcbae77369724ac41a">ImplicitArgPtr</a>;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a77d3a09e7c9e041c66ba6d6cab660d3d">  202</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a77d3a09e7c9e041c66ba6d6cab660d3d">ImplicitBufferPtr</a>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#adf8b07b328a3200313731dbe3bd636d4">  204</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#adf8b07b328a3200313731dbe3bd636d4">WorkItemIDX</a>;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a95a356cf13db0d0609dfc09b5abf16b8">  205</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a95a356cf13db0d0609dfc09b5abf16b8">WorkItemIDY</a>;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc53aae1bd8f19a88a82c226dfb2eeab">  206</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgument&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc53aae1bd8f19a88a82c226dfb2eeab">WorkItemIDZ</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;};</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIArgumentInfo_01_4.html">  209</a></span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code" href="structllvm_1_1yaml_1_1MappingTraits.html">MappingTraits</a>&lt;<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html">SIArgumentInfo</a>&gt; {</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIArgumentInfo_01_4.html#a0f9426840a4215cc87afb6e93ede9c9e">  210</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIArgumentInfo_01_4.html#a0f9426840a4215cc87afb6e93ede9c9e">mapping</a>(IO &amp;<a class="code" href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a>, <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html">SIArgumentInfo</a> &amp;AI) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;privateSegmentBuffer&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ad4cad81ab25b28d9849fca993cee76b5">PrivateSegmentBuffer</a>);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;dispatchPtr&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a82d4e38666bc5388b80fd2cb825b6420">DispatchPtr</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;queuePtr&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a74b8c4f4dd1b9bbc644ea664a10daff9">QueuePtr</a>);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;kernargSegmentPtr&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc8e9bb7fb29d50b56e3c161db2cf541">KernargSegmentPtr</a>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;dispatchID&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2f099fcafe8ec210bb5cf2fe81f1cc1b">DispatchID</a>);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;flatScratchInit&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a87753f72bf5da5cd2b88cd97cf9da1d3">FlatScratchInit</a>);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;privateSegmentSize&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2b8b28117b7cb1e2efad1b13f1651ff5">PrivateSegmentSize</a>);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;workGroupIDX&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2c2514395848034d65974f04bc8b77da">WorkGroupIDX</a>);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;workGroupIDY&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a3a271982bd4fc6701aa53a27b7b85167">WorkGroupIDY</a>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;workGroupIDZ&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a47fe627a05bc815450095de74a34c15a">WorkGroupIDZ</a>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;workGroupInfo&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a432ed8511f340e5dd7ae1088d16fabc2">WorkGroupInfo</a>);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;privateSegmentWaveByteOffset&quot;</span>,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                       AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a37d471c631f95f244ee743c45c50ffea">PrivateSegmentWaveByteOffset</a>);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;implicitArgPtr&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a5145ecdc415894bcbae77369724ac41a">ImplicitArgPtr</a>);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;implicitBufferPtr&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a77d3a09e7c9e041c66ba6d6cab660d3d">ImplicitBufferPtr</a>);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;workItemIDX&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#adf8b07b328a3200313731dbe3bd636d4">WorkItemIDX</a>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;workItemIDY&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a95a356cf13db0d0609dfc09b5abf16b8">WorkItemIDY</a>);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;workItemIDZ&quot;</span>, AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc53aae1bd8f19a88a82c226dfb2eeab">WorkItemIDZ</a>);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  }</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;};</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">// Default to default mode for default calling convention.</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMode.html">  236</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1yaml_1_1SIMode.html">SIMode</a> {</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMode.html#a0609f372b1e45f378d3b89ddf97ceaa0">  237</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aef02dfc540ca4772b06c23884df705e6a472abfae8142fdb6f39d081303e8af85">IEEE</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMode.html#a1d5dd9919ead63bd4811537de31545da">  238</a></span>&#160;  <span class="keywordtype">bool</span> DX10Clamp = <span class="keyword">true</span>;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMode.html#a4e87db9cd1d5f40658311e2bf1ce1f1c">  239</a></span>&#160;  <span class="keywordtype">bool</span> FP32Denormals = <span class="keyword">true</span>;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMode.html#a42214d83242c5f5e43b873b16e7eefc9">  240</a></span>&#160;  <span class="keywordtype">bool</span> FP64FP16Denormals = <span class="keyword">true</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMode.html">SIMode</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMode.html#aa2573d79611ed930b27ba61a67a0c456">  244</a></span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMode.html#aa2573d79611ed930b27ba61a67a0c456">SIMode</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">AMDGPU::SIModeRegisterDefaults</a> &amp;<a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>) {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    IEEE = Mode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    DX10Clamp = Mode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    FP32Denormals = Mode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a34a2949f2647bfedaf190d72484f21b4">FP32Denormals</a>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    FP64FP16Denormals = Mode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7751952bba0b95bc76bfb6d3a943bf87">FP64FP16Denormals</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMode.html#a36acb9595c4700616d3b549d425c5386">  251</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">operator ==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1SIMode.html">SIMode</a> <a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">return</span> IEEE == Other.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a0609f372b1e45f378d3b89ddf97ceaa0">IEEE</a> &amp;&amp;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;           DX10Clamp == Other.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a1d5dd9919ead63bd4811537de31545da">DX10Clamp</a> &amp;&amp;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;           FP32Denormals == Other.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a4e87db9cd1d5f40658311e2bf1ce1f1c">FP32Denormals</a> &amp;&amp;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;           FP64FP16Denormals == Other.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a42214d83242c5f5e43b873b16e7eefc9">FP64FP16Denormals</a>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;};</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIMode_01_4.html">  259</a></span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code" href="structllvm_1_1yaml_1_1MappingTraits.html">MappingTraits</a>&lt;<a class="code" href="structllvm_1_1yaml_1_1SIMode.html">SIMode</a>&gt; {</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIMode_01_4.html#a5375c5d577f84cf80808edad654056f9">  260</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIMode_01_4.html#a5375c5d577f84cf80808edad654056f9">mapping</a>(IO &amp;<a class="code" href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a>, <a class="code" href="structllvm_1_1yaml_1_1SIMode.html">SIMode</a> &amp;<a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>) {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;ieee&quot;</span>, Mode.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a0609f372b1e45f378d3b89ddf97ceaa0">IEEE</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;dx10-clamp&quot;</span>, Mode.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a1d5dd9919ead63bd4811537de31545da">DX10Clamp</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;fp32-denormals&quot;</span>, Mode.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a4e87db9cd1d5f40658311e2bf1ce1f1c">FP32Denormals</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;fp64-fp16-denormals&quot;</span>, Mode.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a42214d83242c5f5e43b873b16e7eefc9">FP64FP16Denormals</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;};</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">  268</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> final : <span class="keyword">public</span> <a class="code" href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">yaml::MachineFunctionInfo</a> {</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8888b91100f58ca964bebf56c5f7250a">  269</a></span>&#160;  uint64_t ExplicitKernArgSize = 0;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5fd44c2b216572db0e7a4eb23cb4ab3f">  270</a></span>&#160;  <span class="keywordtype">unsigned</span> MaxKernArgAlign = 0;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a6c89cca829171f722b9e2c6afbf8ddc0">  271</a></span>&#160;  <span class="keywordtype">unsigned</span> LDSSize = 0;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#abcf97495a98d0664ad5d57a3c99d00e0">  272</a></span>&#160;  <span class="keywordtype">bool</span> IsEntryFunction = <span class="keyword">false</span>;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ab940a796f6bef2ca14da9145fd48cbd2">  273</a></span>&#160;  <span class="keywordtype">bool</span> NoSignedZerosFPMath = <span class="keyword">false</span>;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5a54cebc219a0ce5b9b3b01976f11c91">  274</a></span>&#160;  <span class="keywordtype">bool</span> MemoryBound = <span class="keyword">false</span>;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8ac7d3705f692ab4c299ae91d0573836">  275</a></span>&#160;  <span class="keywordtype">bool</span> WaveLimiter = <span class="keyword">false</span>;</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a474d30e4754bc67ab1d1e8965549175f">  276</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> HighBitsOf32BitAddress = 0;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afae943f235ffb0ac6224181bc5d3b213">  278</a></span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">StringValue</a> ScratchRSrcReg = <span class="stringliteral">&quot;$private_rsrc_reg&quot;</span>;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa99b296be3a1a7d897830f8a543ae400">  279</a></span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">StringValue</a> ScratchWaveOffsetReg = <span class="stringliteral">&quot;$scratch_wave_offset_reg&quot;</span>;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a820d8ccceda9b8f7790330579694ef91">  280</a></span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">StringValue</a> FrameOffsetReg = <span class="stringliteral">&quot;$fp_reg&quot;</span>;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afba5cd76321da56b47ddaf51c4727576">  281</a></span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">StringValue</a> StackPtrOffsetReg = <span class="stringliteral">&quot;$sp_reg&quot;</span>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">  283</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;SIArgumentInfo&gt;</a> <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>;</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ade7132a796d315b462bdc59fb10d3a99">  284</a></span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMode.html">SIMode</a> <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ade7132a796d315b462bdc59fb10d3a99">Mode</a>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a> &amp;,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordtype">void</span> mappingImpl(yaml::IO &amp;<a class="code" href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  ~<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;};</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIMachineFunctionInfo_01_4.html">  294</a></span>&#160;<span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code" href="structllvm_1_1yaml_1_1MappingTraits.html">MappingTraits</a>&lt;<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt; {</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIMachineFunctionInfo_01_4.html#af012311acd92ea9c93c84f48d4b002dc">  295</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1yaml_1_1MappingTraits_3_01SIMachineFunctionInfo_01_4.html#af012311acd92ea9c93c84f48d4b002dc">mapping</a>(IO &amp;<a class="code" href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a>, <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;MFI) {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;explicitKernArgSize&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8888b91100f58ca964bebf56c5f7250a">ExplicitKernArgSize</a>,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                       UINT64_C(0));</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;maxKernArgAlign&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5fd44c2b216572db0e7a4eb23cb4ab3f">MaxKernArgAlign</a>, 0u);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;ldsSize&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a6c89cca829171f722b9e2c6afbf8ddc0">LDSSize</a>, 0u);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;isEntryFunction&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#abcf97495a98d0664ad5d57a3c99d00e0">IsEntryFunction</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;noSignedZerosFPMath&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ab940a796f6bef2ca14da9145fd48cbd2">NoSignedZerosFPMath</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;memoryBound&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5a54cebc219a0ce5b9b3b01976f11c91">MemoryBound</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;waveLimiter&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8ac7d3705f692ab4c299ae91d0573836">WaveLimiter</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;scratchRSrcReg&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afae943f235ffb0ac6224181bc5d3b213">ScratchRSrcReg</a>,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                       <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">StringValue</a>(<span class="stringliteral">&quot;$private_rsrc_reg&quot;</span>));</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;scratchWaveOffsetReg&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa99b296be3a1a7d897830f8a543ae400">ScratchWaveOffsetReg</a>,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                       <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">StringValue</a>(<span class="stringliteral">&quot;$scratch_wave_offset_reg&quot;</span>));</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;frameOffsetReg&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a820d8ccceda9b8f7790330579694ef91">FrameOffsetReg</a>,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                       <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">StringValue</a>(<span class="stringliteral">&quot;$fp_reg&quot;</span>));</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;stackPtrOffsetReg&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afba5cd76321da56b47ddaf51c4727576">StackPtrOffsetReg</a>,</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                       <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">StringValue</a>(<span class="stringliteral">&quot;$sp_reg&quot;</span>));</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;argumentInfo&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;mode&quot;</span>, MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ade7132a796d315b462bdc59fb10d3a99">Mode</a>, <a class="code" href="structllvm_1_1yaml_1_1SIMode.html">SIMode</a>());</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    YamlIO.mapOptional(<span class="stringliteral">&quot;highBitsOf32BitAddress&quot;</span>,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                       MFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a474d30e4754bc67ab1d1e8965549175f">HighBitsOf32BitAddress</a>, 0u);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  }</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;};</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;} <span class="comment">// end namespace yaml</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/// This class keeps track of the SPI_SP_INPUT_ADDR config register, which</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/// tells the hardware which interpolation parameters to load.</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html">  323</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> {</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a77485f59f4faf66cc82098f05a2eb2d5">  324</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1GCNTargetMachine.html">GCNTargetMachine</a>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordtype">unsigned</span> TIDReg = AMDGPU::NoRegister;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">// Registers that may be reserved for spilling purposes. These may be the same</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// as the input registers.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordtype">unsigned</span> ScratchRSrcReg = AMDGPU::PRIVATE_RSRC_REG;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordtype">unsigned</span> ScratchWaveOffsetReg = AMDGPU::SCRATCH_WAVE_OFFSET_REG;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="comment">// This is the current function&#39;s incremented size from the kernel&#39;s scratch</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// wave offset register. For an entry function, this is exactly the same as</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// the ScratchWaveOffsetReg.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordtype">unsigned</span> FrameOffsetReg = AMDGPU::FP_REG;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="comment">// Top of the stack SGPR offset derived from the ScratchWaveOffsetReg.</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordtype">unsigned</span> StackPtrOffsetReg = AMDGPU::SP_REG;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html">AMDGPUFunctionArgInfo</a> ArgInfo;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="comment">// Graphics info.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordtype">unsigned</span> PSInputAddr = 0;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordtype">unsigned</span> PSInputEnable = 0;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">  /// Number of bytes of arguments this function has on the stack. If the callee</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">  /// is expected to restore the argument stack this should be a multiple of 16,</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">  /// all usable during a tail call.</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  /// The alternative would forbid tail call optimisation in some cases: if we</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// want to transfer control from a function with 8-bytes of stack-argument</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  /// space to a function with 16-bytes then misalignment of this value would</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">  /// make a stack adjustment necessary, which could not be undone by the</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">  /// callee.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> BytesInStackArgArea = 0;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordtype">bool</span> ReturnsVoid = <span class="keyword">true</span>;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="comment">// A pair of default/requested minimum/maximum flat work group sizes.</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">// Minimum - first, maximum - second.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  std::pair&lt;unsigned, unsigned&gt; FlatWorkGroupSizes = {0, 0};</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="comment">// A pair of default/requested minimum/maximum number of waves per execution</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">// unit. Minimum - first, maximum - second.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  std::pair&lt;unsigned, unsigned&gt; WavesPerEU = {0, 0};</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;           std::unique_ptr&lt;const AMDGPUBufferPseudoSourceValue&gt;&gt; BufferPSVs;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;<span class="keyword">const</span> Value *,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;           std::unique_ptr&lt;const AMDGPUImagePseudoSourceValue&gt;&gt; ImagePSVs;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  std::unique_ptr&lt;const AMDGPUGWSResourcePseudoSourceValue&gt; GWSResourcePSV;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordtype">unsigned</span> LDSWaveSpillSize = 0;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordtype">unsigned</span> NumUserSGPRs = 0;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keywordtype">unsigned</span> NumSystemSGPRs = 0;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordtype">bool</span> HasSpilledSGPRs = <span class="keyword">false</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordtype">bool</span> HasSpilledVGPRs = <span class="keyword">false</span>;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordtype">bool</span> HasNonSpillStackObjects = <span class="keyword">false</span>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordtype">bool</span> IsStackRealigned = <span class="keyword">false</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a2491c3a59657fded84c2c99d58a66c9f">NumSpilledSGPRs</a> = 0;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a4a0b91e4765d448c2d404f1bd321dd69">NumSpilledVGPRs</a> = 0;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">// Feature bits required for inputs passed in user SGPRs.</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordtype">bool</span> PrivateSegmentBuffer : 1;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordtype">bool</span> DispatchPtr : 1;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordtype">bool</span> QueuePtr : 1;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordtype">bool</span> KernargSegmentPtr : 1;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordtype">bool</span> DispatchID : 1;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordtype">bool</span> FlatScratchInit : 1;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="comment">// Feature bits required for inputs passed in system SGPRs.</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordtype">bool</span> WorkGroupIDX : 1; <span class="comment">// Always initialized.</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordtype">bool</span> WorkGroupIDY : 1;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordtype">bool</span> WorkGroupIDZ : 1;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordtype">bool</span> WorkGroupInfo : 1;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordtype">bool</span> PrivateSegmentWaveByteOffset : 1;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordtype">bool</span> WorkItemIDX : 1; <span class="comment">// Always initialized.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordtype">bool</span> WorkItemIDY : 1;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordtype">bool</span> WorkItemIDZ : 1;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="comment">// Private memory buffer</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">// Compute directly in sgpr[0:1]</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">// Other shaders indirect 64-bits at sgpr[0:1]</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordtype">bool</span> ImplicitBufferPtr : 1;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="comment">// Pointer to where the ABI inserts special kernel arguments separate from the</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="comment">// user arguments. This is an offset from the KernargSegmentPtr.</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordtype">bool</span> ImplicitArgPtr : 1;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="comment">// The hard-wired high half of the address of the global information table</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">// for AMDPAL OS type. 0xffffffff represents no hard-wired high half, since</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="comment">// current hardware only allows a 16 bit value.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordtype">unsigned</span> GITPtrHigh;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordtype">unsigned</span> HighBitsOf32BitAddress;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordtype">unsigned</span> GDSSize;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="comment">// Current recorded maximum possible occupancy.</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordtype">unsigned</span> Occupancy;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> getNextUserSGPR() <span class="keyword">const</span>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> getNextSystemSGPR() <span class="keyword">const</span>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">  431</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SpilledReg</a> {</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">  432</a></span>&#160;    <span class="keywordtype">unsigned</span> VGPR = 0;</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">  433</a></span>&#160;    <span class="keywordtype">int</span> Lane = -1;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SpilledReg</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a1f60db9baea409072484a2bff396c84d">  436</a></span>&#160;    <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a1f60db9baea409072484a2bff396c84d">SpilledReg</a>(<span class="keywordtype">unsigned</span> R, <span class="keywordtype">int</span> L) : VGPR (R), Lane (L) {}</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a3e4d42f8fdc3e43fe1bd8c43598799b6">  438</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a3e4d42f8fdc3e43fe1bd8c43598799b6">hasLane</a>() { <span class="keywordflow">return</span> Lane != -1;}</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a2c1d3716c64d74c3a21dfd522c03ee06">  439</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a2c1d3716c64d74c3a21dfd522c03ee06">hasReg</a>() { <span class="keywordflow">return</span> VGPR != 0;}</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  };</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html">  442</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html">SGPRSpillVGPRCSR</a> {</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="comment">// VGPR used for SGPR spills</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html#a1a3b8a9850239e72e1910705bee14d92">  444</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html#a1a3b8a9850239e72e1910705bee14d92">VGPR</a>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="comment">// If the VGPR is a CSR, the stack slot used to save/restore it in the</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="comment">// prolog/epilog.</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html#a9fb84d7372e08348c426a159efa8283d">  448</a></span>&#160;    <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int&gt;</a> <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html#a9fb84d7372e08348c426a159efa8283d">FI</a>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html#ad4eff363090712f4e695414d7ae9cf24">  450</a></span>&#160;    <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html#ad4eff363090712f4e695414d7ae9cf24">SGPRSpillVGPRCSR</a>(<span class="keywordtype">unsigned</span> V, <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int&gt;</a> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>) : VGPR(V), FI(F) {}</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  };</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1VGPRSpillToAGPR.html">  453</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1VGPRSpillToAGPR.html">VGPRSpillToAGPR</a> {</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1VGPRSpillToAGPR.html#abcbee7acbea7a3fb0259f1ae16080ec5">  454</a></span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MCPhysReg, 32&gt;</a> <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1VGPRSpillToAGPR.html#abcbee7acbea7a3fb0259f1ae16080ec5">Lanes</a>;</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1VGPRSpillToAGPR.html#ab4d8c7c49195a9f7b30b8a8f0bae77f2">  455</a></span>&#160;    <span class="keywordtype">bool</span> FullyAllocated = <span class="keyword">false</span>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  };</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a7efb659782814c3caed6a12a1380ff86">  458</a></span>&#160;  <a class="code" href="classllvm_1_1SparseBitVector.html">SparseBitVector&lt;&gt;</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7efb659782814c3caed6a12a1380ff86">WWMReservedRegs</a>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a53bf6b47b74a24e23dbf0426d684c1e3">  460</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a53bf6b47b74a24e23dbf0426d684c1e3">ReserveWWMRegister</a>(<span class="keywordtype">unsigned</span> reg) { WWMReservedRegs.<a class="code" href="classllvm_1_1SparseBitVector.html#a613c1e44c4e88e9a1e0be386cb5fa828">set</a>(reg); }</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">// SGPR-&gt;VGPR spilling support.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keyword">using</span> SpillRegMask = std::pair&lt;unsigned, unsigned&gt;;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="comment">// Track VGPR + wave index for each subregister of the SGPR spilled to</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="comment">// frameindex key.</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;int, std::vector&lt;SpilledReg&gt;</a>&gt; SGPRToVGPRSpills;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordtype">unsigned</span> NumVGPRSpillLanes = 0;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SGPRSpillVGPRCSR, 2&gt;</a> SpillVGPRs;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;int, VGPRSpillToAGPR&gt;</a> VGPRToAGPRSpills;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="comment">// AGPRs used for VGPR spills.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MCPhysReg, 32&gt;</a> SpillAGPR;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="comment">// VGPRs used for AGPR spills.</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MCPhysReg, 32&gt;</a> SpillVGPR;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="keyword">public</span>: <span class="comment">// FIXME</span><span class="comment"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">  /// If this is set, an SGPR used for save/restore of the register used for the</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">  /// frame pointer.</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ae6862611304a47b7c8db95871c247155">  483</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> SGPRForFPSaveRestoreCopy = 0;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">  484</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int&gt;</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">FramePointerSaveIndex</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordtype">bool</span> initializeBaseYamlFields(<span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">yaml::SIMachineFunctionInfo</a> &amp;YamlMFI);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a5873899f0d029e5ac089189a1bf422cd">  491</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SpilledReg&gt;</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5873899f0d029e5ac089189a1bf422cd">getSGPRToVGPRSpills</a>(<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SGPRToVGPRSpills.<a class="code" href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">find</a>(FrameIndex);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == SGPRToVGPRSpills.<a class="code" href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">end</a>()) ?</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SpilledReg&gt;</a>() : <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  }</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ad647227ce2b49e4807eff9c64f710546">  497</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SGPRSpillVGPRCSR&gt;</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad647227ce2b49e4807eff9c64f710546">getSGPRSpillVGPRs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordflow">return</span> SpillVGPRs;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  }</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a4e12cb393c6e0ed0e04301abac8230c1">  501</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4e12cb393c6e0ed0e04301abac8230c1">getAGPRSpillVGPRs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordflow">return</span> SpillAGPR;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  }</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ac77acc7221dac4ad76f029d95ad1a40c">  505</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac77acc7221dac4ad76f029d95ad1a40c">getVGPRSpillAGPRs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">return</span> SpillVGPR;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  }</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a1d0ab64e6f3e2d57bb062e38b4310f37">  509</a></span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a1d0ab64e6f3e2d57bb062e38b4310f37">getVGPRToAGPRSpill</a>(<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, <span class="keywordtype">unsigned</span> Lane)<span class="keyword"> const </span>{</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = VGPRToAGPRSpills.<a class="code" href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">find</a>(FrameIndex);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == VGPRToAGPRSpills.<a class="code" href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">end</a>()) ? (<a class="code" href="classuint16__t.html">MCPhysReg</a>)AMDGPU::NoRegister</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                                         : <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.Lanes[Lane];</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  }</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordtype">bool</span> haveFreeLanesForSGPRSpill(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                                 <span class="keywordtype">unsigned</span> NumLane) <span class="keyword">const</span>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordtype">bool</span> allocateSGPRSpillToVGPR(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">int</span> FI);</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordtype">bool</span> allocateVGPRSpillToAGPR(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">int</span> FI, <span class="keywordtype">bool</span> isAGPRtoVGPR);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordtype">void</span> removeDeadFrameIndices(<a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a60a257d91039d27bca1ba45db9c7c948">  521</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a60a257d91039d27bca1ba45db9c7c948">hasCalculatedTID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TIDReg != 0; };</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ab7b8e4716df2696376e6fc50f721c5d1">  522</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab7b8e4716df2696376e6fc50f721c5d1">getTIDReg</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TIDReg; };</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#afe873968c0ba33933ce9d0e2fc0a1eac">  523</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#afe873968c0ba33933ce9d0e2fc0a1eac">setTIDReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) { TIDReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>; }</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a8dfc4fda1143629434233e69be38fd3b">  525</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8dfc4fda1143629434233e69be38fd3b">getBytesInStackArgArea</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">return</span> BytesInStackArgArea;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  }</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a5d0de8c6fe63f5731a6aa3a47366cebc">  529</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5d0de8c6fe63f5731a6aa3a47366cebc">setBytesInStackArgArea</a>(<span class="keywordtype">unsigned</span> Bytes) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    BytesInStackArgArea = Bytes;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="comment">// Add user SGPRs.</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordtype">unsigned</span> addPrivateSegmentBuffer(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordtype">unsigned</span> addDispatchPtr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordtype">unsigned</span> addQueuePtr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordtype">unsigned</span> addKernargSegmentPtr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordtype">unsigned</span> addDispatchID(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordtype">unsigned</span> addFlatScratchInit(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordtype">unsigned</span> addImplicitBufferPtr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;TRI);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="comment">// Add system SGPRs.</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#aa2c79319dfc91576e6f1ce1c2d56188d">  543</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa2c79319dfc91576e6f1ce1c2d56188d">addWorkGroupIDX</a>() {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#afd191e63ef0aa2a01dd831061eef82ce">WorkGroupIDX</a> = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(getNextSystemSGPR());</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    NumSystemSGPRs += 1;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#afd191e63ef0aa2a01dd831061eef82ce">WorkGroupIDX</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  }</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a96a4d1316075e090f7bd9414c81c4efb">  549</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a96a4d1316075e090f7bd9414c81c4efb">addWorkGroupIDY</a>() {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a161c5fd1ec307e6a2ee486cb085d2fbf">WorkGroupIDY</a> = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(getNextSystemSGPR());</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    NumSystemSGPRs += 1;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a161c5fd1ec307e6a2ee486cb085d2fbf">WorkGroupIDY</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a8003cc1921720634a8535dc53ebd1956">  555</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8003cc1921720634a8535dc53ebd1956">addWorkGroupIDZ</a>() {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a21dd05fd0635d96f9ec6aeb2581cfc50">WorkGroupIDZ</a> = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(getNextSystemSGPR());</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    NumSystemSGPRs += 1;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a21dd05fd0635d96f9ec6aeb2581cfc50">WorkGroupIDZ</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#acae78be76a54d72c80caa9108fe9427a">  561</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acae78be76a54d72c80caa9108fe9427a">addWorkGroupInfo</a>() {</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6918593b5d70a5a1779e27e3bb6ad20c">WorkGroupInfo</a> = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(getNextSystemSGPR());</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    NumSystemSGPRs += 1;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6918593b5d70a5a1779e27e3bb6ad20c">WorkGroupInfo</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="comment">// Add special VGPR inputs</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a9f18320cbef40fbce75207f0e7ab1a28">  568</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9f18320cbef40fbce75207f0e7ab1a28">setWorkItemIDX</a>(<a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>) {</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ada579eecd637ec5006a3bd6528b4bcc5">WorkItemIDX</a> = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  }</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a12ca178452a579ce5e3a77d039ff4cb3">  572</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a12ca178452a579ce5e3a77d039ff4cb3">setWorkItemIDY</a>(<a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>) {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a89c7432158b2f308f29bd9d024990df0">WorkItemIDY</a> = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  }</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a18cfa33e392fca15a5d411d35dec038b">  576</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a18cfa33e392fca15a5d411d35dec038b">setWorkItemIDZ</a>(<a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>) {</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6a2845dd7c699ffbb46fc6e809ffd2e4">WorkItemIDZ</a> = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  }</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#af6cea763d2ec952c9fade36fb0ff6d27">  580</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af6cea763d2ec952c9fade36fb0ff6d27">addPrivateSegmentWaveByteOffset</a>() {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a62ee299b4c716abdc806cd12ff8cd007">PrivateSegmentWaveByteOffset</a></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(getNextSystemSGPR());</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    NumSystemSGPRs += 1;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a62ee299b4c716abdc806cd12ff8cd007">PrivateSegmentWaveByteOffset</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  }</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a54ab5c7a61810c920ace5dea5bd69479">  587</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a54ab5c7a61810c920ace5dea5bd69479">setPrivateSegmentWaveByteOffset</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a62ee299b4c716abdc806cd12ff8cd007">PrivateSegmentWaveByteOffset</a> = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(Reg);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  }</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#aae53bd9a95aa32ba5a9515953cf70ddf">  591</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aae53bd9a95aa32ba5a9515953cf70ddf">hasPrivateSegmentBuffer</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">return</span> PrivateSegmentBuffer;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  }</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a994c4a36d64245a01e5220cb22c89968">  595</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a994c4a36d64245a01e5220cb22c89968">hasDispatchPtr</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">return</span> DispatchPtr;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  }</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#af230e86e680197c6cb80905700ff06db">  599</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af230e86e680197c6cb80905700ff06db">hasQueuePtr</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="keywordflow">return</span> QueuePtr;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  }</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ade9e296e9f2256964be14cb752754334">  603</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ade9e296e9f2256964be14cb752754334">hasKernargSegmentPtr</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">return</span> KernargSegmentPtr;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  }</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a368361c35c73755699da00655914eef3">  607</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a368361c35c73755699da00655914eef3">hasDispatchID</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordflow">return</span> DispatchID;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  }</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">  611</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">hasFlatScratchInit</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="keywordflow">return</span> FlatScratchInit;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  }</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a8bf478c6d74297defe6b69647f82e83d">  615</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8bf478c6d74297defe6b69647f82e83d">hasWorkGroupIDX</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">return</span> WorkGroupIDX;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  }</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a56b2aa982b6b7e06b773251753edb572">  619</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a56b2aa982b6b7e06b773251753edb572">hasWorkGroupIDY</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordflow">return</span> WorkGroupIDY;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  }</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a415bc5b0844c5ed75f12a49aad425bbc">  623</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a415bc5b0844c5ed75f12a49aad425bbc">hasWorkGroupIDZ</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">return</span> WorkGroupIDZ;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  }</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a6fe985cf7b840dbc27244a55762ed2e0">  627</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a6fe985cf7b840dbc27244a55762ed2e0">hasWorkGroupInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordflow">return</span> WorkGroupInfo;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  }</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#afe874ca7d702f7f6e01d0a0924ff372a">  631</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#afe874ca7d702f7f6e01d0a0924ff372a">hasPrivateSegmentWaveByteOffset</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordflow">return</span> PrivateSegmentWaveByteOffset;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ac09ea9a2a942bb2a09c0dc9e465f10d9">  635</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac09ea9a2a942bb2a09c0dc9e465f10d9">hasWorkItemIDX</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordflow">return</span> WorkItemIDX;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  }</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a7b3c91906bbb02d7fcf092b8c31ecf5c">  639</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7b3c91906bbb02d7fcf092b8c31ecf5c">hasWorkItemIDY</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordflow">return</span> WorkItemIDY;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  }</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#aeaf83d3c4b4e4671cbcdb3a0c4c830c1">  643</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aeaf83d3c4b4e4671cbcdb3a0c4c830c1">hasWorkItemIDZ</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="keywordflow">return</span> WorkItemIDZ;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  }</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ae806106275532641ad1ac55e1d7dfba7">  647</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae806106275532641ad1ac55e1d7dfba7">hasImplicitArgPtr</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">return</span> ImplicitArgPtr;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  }</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a3c86837c4979e7d5e66989e75b397690">  651</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3c86837c4979e7d5e66989e75b397690">hasImplicitBufferPtr</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keywordflow">return</span> ImplicitBufferPtr;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  }</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">  655</a></span>&#160;  <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html">AMDGPUFunctionArgInfo</a> &amp;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">getArgInfo</a>() {</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">return</span> ArgInfo;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  }</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ad3d79b38654883bf92ee131136d222e6">  659</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html">AMDGPUFunctionArgInfo</a> &amp;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad3d79b38654883bf92ee131136d222e6">getArgInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">return</span> ArgInfo;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  }</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  std::pair&lt;const ArgDescriptor *, const TargetRegisterClass *&gt;</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ab9600901ed676e0820ff5e40acf0ed17">  664</a></span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab9600901ed676e0820ff5e40acf0ed17">getPreloadedValue</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> Value)<span class="keyword"> const </span>{</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a403f17cf92a598824e3956700471a0f0">getPreloadedValue</a>(Value);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  }</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">  668</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">getPreloadedReg</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> Value)<span class="keyword"> const </span>{</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keyword">auto</span> <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> = ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a403f17cf92a598824e3956700471a0f0">getPreloadedValue</a>(Value).first;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> ? <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>-&gt;getRegister() : <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>();</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  }</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ad72a01976b743c2632b5dc337b667686">  673</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad72a01976b743c2632b5dc337b667686">getGITPtrHigh</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">return</span> GITPtrHigh;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  }</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ab0f77308fd7379cf7f8e2ab969342f1d">  677</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab0f77308fd7379cf7f8e2ab969342f1d">get32BitAddressHighBits</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">return</span> HighBitsOf32BitAddress;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  }</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a9535cea93ea1d71e9242a6456cbe64e8">  681</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9535cea93ea1d71e9242a6456cbe64e8">getGDSSize</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="keywordflow">return</span> GDSSize;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ac2b1b981564b7bc1ec1160675c3ebb90">  685</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac2b1b981564b7bc1ec1160675c3ebb90">getNumUserSGPRs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">return</span> NumUserSGPRs;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  }</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a0ecfadb60fa955d669e8d7a0ad505c5b">  689</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a0ecfadb60fa955d669e8d7a0ad505c5b">getNumPreloadedSGPRs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">return</span> NumUserSGPRs + NumSystemSGPRs;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  }</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a5b243136b5f42b736bd1ea28929dbe3d">  693</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5b243136b5f42b736bd1ea28929dbe3d">getPrivateSegmentWaveByteOffsetSystemSGPR</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a62ee299b4c716abdc806cd12ff8cd007">PrivateSegmentWaveByteOffset</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  }</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">  /// Returns the physical register reserved for use as the resource</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">  /// descriptor for scratch accesses.</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">  699</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">return</span> ScratchRSrcReg;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  }</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a8435b761b383a39ce8f6e6d1132d5888">  703</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8435b761b383a39ce8f6e6d1132d5888">setScratchRSrcReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg != 0 &amp;&amp; <span class="stringliteral">&quot;Should never be unset&quot;</span>);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    ScratchRSrcReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  }</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">  708</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keywordflow">return</span> ScratchWaveOffsetReg;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  }</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">  712</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">return</span> FrameOffsetReg;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a9962dff16f714771f82804e4622f4d1a">  716</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9962dff16f714771f82804e4622f4d1a">setFrameOffsetReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg != 0 &amp;&amp; <span class="stringliteral">&quot;Should never be unset&quot;</span>);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    FrameOffsetReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  }</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a72163e5fb77b3a50e5bec8d1dd6b9fa7">  721</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a72163e5fb77b3a50e5bec8d1dd6b9fa7">setStackPtrOffsetReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg != 0 &amp;&amp; <span class="stringliteral">&quot;Should never be unset&quot;</span>);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    StackPtrOffsetReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  }</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="comment">// Note the unset value for this is AMDGPU::SP_REG rather than</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">// NoRegister. This is mostly a workaround for MIR tests where state that</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="comment">// can&#39;t be directly computed from the function is not preserved in serialized</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="comment">// MIR.</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">  730</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="keywordflow">return</span> StackPtrOffsetReg;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  }</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ac85fc5b248da8057cb333595fc018b09">  734</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac85fc5b248da8057cb333595fc018b09">setScratchWaveOffsetReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg != 0 &amp;&amp; <span class="stringliteral">&quot;Should never be unset&quot;</span>);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    ScratchWaveOffsetReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  }</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a4d7fef6ee39dde3cc56ef6c06a25db41">  739</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4d7fef6ee39dde3cc56ef6c06a25db41">getQueuePtrUserSGPR</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#aaf94e49aaa7a9c033bb73e45f3d491c2">QueuePtr</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  }</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a3bc548d21710874f054dbb270d5b0d29">  743</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3bc548d21710874f054dbb270d5b0d29">getImplicitBufferPtrUserSGPR</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ae747b1bb20161699442a10c32d1c83fc">ImplicitBufferPtr</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  }</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#adc447cff7b66906189f052b43c7ecfa7">  747</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#adc447cff7b66906189f052b43c7ecfa7">hasSpilledSGPRs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="keywordflow">return</span> HasSpilledSGPRs;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  }</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ab5b19e21fc6b0765d7d551d2f07ae0f7">  751</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab5b19e21fc6b0765d7d551d2f07ae0f7">setHasSpilledSGPRs</a>(<span class="keywordtype">bool</span> Spill = <span class="keyword">true</span>) {</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    HasSpilledSGPRs = Spill;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  }</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a24259c53f93c23c23e3767fc8030e55a">  755</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a24259c53f93c23c23e3767fc8030e55a">hasSpilledVGPRs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="keywordflow">return</span> HasSpilledVGPRs;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  }</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a8fe30fcccc3364b6ff5ee7ba28aed8f8">  759</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8fe30fcccc3364b6ff5ee7ba28aed8f8">setHasSpilledVGPRs</a>(<span class="keywordtype">bool</span> Spill = <span class="keyword">true</span>) {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    HasSpilledVGPRs = Spill;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  }</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a01a339290c69fb3d5f974dc06d8100f4">  763</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a01a339290c69fb3d5f974dc06d8100f4">hasNonSpillStackObjects</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keywordflow">return</span> HasNonSpillStackObjects;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  }</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ad55c43a1019c788c78439417e6ee7829">  767</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad55c43a1019c788c78439417e6ee7829">setHasNonSpillStackObjects</a>(<span class="keywordtype">bool</span> StackObject = <span class="keyword">true</span>) {</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    HasNonSpillStackObjects = StackObject;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  }</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a2c466ab156eb10f17533c98f72322a53">  771</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2c466ab156eb10f17533c98f72322a53">isStackRealigned</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="keywordflow">return</span> IsStackRealigned;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  }</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ad5959cddd49cade1c2fd29d5a4dcdd0d">  775</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad5959cddd49cade1c2fd29d5a4dcdd0d">setIsStackRealigned</a>(<span class="keywordtype">bool</span> Realigned = <span class="keyword">true</span>) {</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    IsStackRealigned = Realigned;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  }</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a1da5c6336b5f467716e86ae0ce4be707">  779</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a1da5c6336b5f467716e86ae0ce4be707">getNumSpilledSGPRs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a2491c3a59657fded84c2c99d58a66c9f">NumSpilledSGPRs</a>;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  }</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a151f36291294772bdef78f2e6e6b64d4">  783</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a151f36291294772bdef78f2e6e6b64d4">getNumSpilledVGPRs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a4a0b91e4765d448c2d404f1bd321dd69">NumSpilledVGPRs</a>;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  }</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">  787</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">addToSpilledSGPRs</a>(<span class="keywordtype">unsigned</span> num) {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    NumSpilledSGPRs += num;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  }</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">  791</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">addToSpilledVGPRs</a>(<span class="keywordtype">unsigned</span> num) {</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    NumSpilledVGPRs += num;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  }</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">  795</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">getPSInputAddr</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordflow">return</span> PSInputAddr;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  }</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#aef26bf57fbe5a95ea06e5e301f33484e">  799</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aef26bf57fbe5a95ea06e5e301f33484e">getPSInputEnable</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="keywordflow">return</span> PSInputEnable;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  }</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a02538b0ed6775ee36651d7abec91256b">  803</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a02538b0ed6775ee36651d7abec91256b">isPSInputAllocated</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">return</span> PSInputAddr &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a9c0dbfc4e0b4b4d2f3e5539810562d04">  807</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9c0dbfc4e0b4b4d2f3e5539810562d04">markPSInputAllocated</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) {</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    PSInputAddr |= 1 &lt;&lt; <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  }</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#aa70c516290b6a3f67273c78d8305d8a0">  811</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa70c516290b6a3f67273c78d8305d8a0">markPSInputEnabled</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) {</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    PSInputEnable |= 1 &lt;&lt; <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  }</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a3016b6fb16156ec0392a5005533c56cb">  815</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3016b6fb16156ec0392a5005533c56cb">returnsVoid</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="keywordflow">return</span> ReturnsVoid;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  }</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a925fa2d0d69a93aed3ece2a3497bd459">  819</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a925fa2d0d69a93aed3ece2a3497bd459">setIfReturnsVoid</a>(<span class="keywordtype">bool</span> Value) {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    ReturnsVoid = <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  }</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">  /// \returns A pair of default/requested minimum/maximum flat work group sizes</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">  /// for this function.</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#aa0ca27047ce5005be5b126c289ed94d9">  825</a></span>&#160;<span class="comment"></span>  std::pair&lt;unsigned, unsigned&gt; <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa0ca27047ce5005be5b126c289ed94d9">getFlatWorkGroupSizes</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keywordflow">return</span> FlatWorkGroupSizes;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  }</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">  /// \returns Default/requested minimum flat work group size for this function.</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a7c9a61dd1049184f460d5036f7bd78e8">  830</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7c9a61dd1049184f460d5036f7bd78e8">getMinFlatWorkGroupSize</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="keywordflow">return</span> FlatWorkGroupSizes.first;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  }</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">  /// \returns Default/requested maximum flat work group size for this function.</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a253322bb74970fa11476f321b26fc271">  835</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a253322bb74970fa11476f321b26fc271">getMaxFlatWorkGroupSize</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keywordflow">return</span> FlatWorkGroupSizes.second;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  }</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">  /// \returns A pair of default/requested minimum/maximum number of waves per</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">  /// execution unit.</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#af1935c21c4dd4fbc5a06df5fa285b25c">  841</a></span>&#160;<span class="comment"></span>  std::pair&lt;unsigned, unsigned&gt; <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af1935c21c4dd4fbc5a06df5fa285b25c">getWavesPerEU</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="keywordflow">return</span> WavesPerEU;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  }</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">  /// \returns Default/requested minimum number of waves per execution unit.</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a87942cc9ab72e2069e1921e49ec90eb3">  846</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a87942cc9ab72e2069e1921e49ec90eb3">getMinWavesPerEU</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="keywordflow">return</span> WavesPerEU.first;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  }</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">  /// \returns Default/requested maximum number of waves per execution unit.</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a31ecea76a64e57b030ad7b2d1e7b226c">  851</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a31ecea76a64e57b030ad7b2d1e7b226c">getMaxWavesPerEU</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keywordflow">return</span> WavesPerEU.second;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  }</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">  /// \returns SGPR used for \p Dim&#39;s work group ID.</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a6a166f292322b62e18b1b16a9e7b5170">  856</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a6a166f292322b62e18b1b16a9e7b5170">getWorkGroupIDSGPR</a>(<span class="keywordtype">unsigned</span> Dim)<span class="keyword"> const </span>{</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="keywordflow">switch</span> (Dim) {</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(hasWorkGroupIDX());</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#afd191e63ef0aa2a01dd831061eef82ce">WorkGroupIDX</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(hasWorkGroupIDY());</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;      <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a161c5fd1ec307e6a2ee486cb085d2fbf">WorkGroupIDY</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(hasWorkGroupIDZ());</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      <span class="keywordflow">return</span> ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a21dd05fd0635d96f9ec6aeb2581cfc50">WorkGroupIDZ</a>.<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>();</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    }</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected dimension&quot;</span>);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  }</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ab3df6aa6f6439cf99990975ccd9dd9d9">  871</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab3df6aa6f6439cf99990975ccd9dd9d9">getLDSWaveSpillSize</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">return</span> LDSWaveSpillSize;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  }</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a7123c3c5eaed2f217273cd9696b0e557">  875</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUBufferPseudoSourceValue.html">AMDGPUBufferPseudoSourceValue</a> *<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7123c3c5eaed2f217273cd9696b0e557">getBufferPSV</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                                                    <span class="keyword">const</span> Value *BufferRsrc) {</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BufferRsrc);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="keyword">auto</span> PSV = BufferPSVs.try_emplace(</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      BufferRsrc,</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      std::make_unique&lt;AMDGPUBufferPseudoSourceValue&gt;(TII));</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordflow">return</span> PSV.first-&gt;second.get();</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  }</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#acf977dc8f629444c8cfb10454263ceaf">  884</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUImagePseudoSourceValue.html">AMDGPUImagePseudoSourceValue</a> *<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acf977dc8f629444c8cfb10454263ceaf">getImagePSV</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                                                  <span class="keyword">const</span> Value *ImgRsrc) {</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ImgRsrc);</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="keyword">auto</span> PSV = ImagePSVs.try_emplace(</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;      ImgRsrc,</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      std::make_unique&lt;AMDGPUImagePseudoSourceValue&gt;(TII));</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">return</span> PSV.first-&gt;second.get();</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  }</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a76b87e06012ba13400c9af4949b1c089">  893</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html">AMDGPUGWSResourcePseudoSourceValue</a> *<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a76b87e06012ba13400c9af4949b1c089">getGWSPSV</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="keywordflow">if</span> (!GWSResourcePSV) {</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      GWSResourcePSV =</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;          std::make_unique&lt;AMDGPUGWSResourcePseudoSourceValue&gt;(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    }</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="keywordflow">return</span> GWSResourcePSV.get();</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  }</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a09166d86fd4b0141f17b248f6fcdf0b6">  902</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a09166d86fd4b0141f17b248f6fcdf0b6">getOccupancy</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="keywordflow">return</span> Occupancy;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  }</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ab51348abdbbc76d0e8db5c01a5ee5280">  906</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab51348abdbbc76d0e8db5c01a5ee5280">getMinAllowedOccupancy</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">if</span> (!isMemoryBound() &amp;&amp; !needsWaveLimiter())</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      <span class="keywordflow">return</span> Occupancy;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <span class="keywordflow">return</span> (Occupancy &lt; 4) ? Occupancy : 4;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  }</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keywordtype">void</span> limitOccupancy(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a92fee177ab9f067a1a6fe964af1c52e1">  914</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a92fee177ab9f067a1a6fe964af1c52e1">limitOccupancy</a>(<span class="keywordtype">unsigned</span> Limit) {</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="keywordflow">if</span> (Occupancy &gt; Limit)</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;      Occupancy = Limit;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  }</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a17e3b288cc69f7b6c8c0c4d1795dfc2a">  919</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a17e3b288cc69f7b6c8c0c4d1795dfc2a">increaseOccupancy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> Limit) {</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="keywordflow">if</span> (Occupancy &lt; Limit)</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      Occupancy = Limit;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    limitOccupancy(MF);</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  }</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;};</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H</span></div><div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a83a558d1f47c278d99d1e6f97d73bf44"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">llvm::SIMachineFunctionInfo::getFrameOffsetReg</a></div><div class="ttdeci">unsigned getFrameOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00712">SIMachineFunctionInfo.h:712</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2bf7b2bd509d4268cef9571b5dbd42db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg</a></div><div class="ttdeci">unsigned getScratchWaveOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00708">SIMachineFunctionInfo.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a9f18320cbef40fbce75207f0e7ab1a28"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9f18320cbef40fbce75207f0e7ab1a28">llvm::SIMachineFunctionInfo::setWorkItemIDX</a></div><div class="ttdeci">void setWorkItemIDX(ArgDescriptor Arg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00568">SIMachineFunctionInfo.h:568</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a994c4a36d64245a01e5220cb22c89968"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a994c4a36d64245a01e5220cb22c89968">llvm::SIMachineFunctionInfo::hasDispatchPtr</a></div><div class="ttdeci">bool hasDispatchPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00595">SIMachineFunctionInfo.h:595</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a37d471c631f95f244ee743c45c50ffea"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a37d471c631f95f244ee743c45c50ffea">llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; PrivateSegmentWaveByteOffset</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00199">SIMachineFunctionInfo.h:199</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a820d8ccceda9b8f7790330579694ef91"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a820d8ccceda9b8f7790330579694ef91">llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg</a></div><div class="ttdeci">StringValue FrameOffsetReg</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00280">SIMachineFunctionInfo.h:280</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1MappingTraits_3_01SIArgumentInfo_01_4_html_a0f9426840a4215cc87afb6e93ede9c9e"><div class="ttname"><a href="structllvm_1_1yaml_1_1MappingTraits_3_01SIArgumentInfo_01_4.html#a0f9426840a4215cc87afb6e93ede9c9e">llvm::yaml::MappingTraits&lt; SIArgumentInfo &gt;::mapping</a></div><div class="ttdeci">static void mapping(IO &amp;YamlIO, SIArgumentInfo &amp;AI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00210">SIMachineFunctionInfo.h:210</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a1d0ab64e6f3e2d57bb062e38b4310f37"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a1d0ab64e6f3e2d57bb062e38b4310f37">llvm::SIMachineFunctionInfo::getVGPRToAGPRSpill</a></div><div class="ttdeci">MCPhysReg getVGPRToAGPRSpill(int FrameIndex, unsigned Lane) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00509">SIMachineFunctionInfo.h:509</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_a852ac735626227d15a4ecd9d81131c8d"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">llvm::ArgDescriptor::getRegister</a></div><div class="ttdeci">Register getRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00071">AMDGPUArgumentUsageInfo.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aae53bd9a95aa32ba5a9515953cf70ddf"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aae53bd9a95aa32ba5a9515953cf70ddf">llvm::SIMachineFunctionInfo::hasPrivateSegmentBuffer</a></div><div class="ttdeci">bool hasPrivateSegmentBuffer() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00591">SIMachineFunctionInfo.h:591</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a6918593b5d70a5a1779e27e3bb6ad20c"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6918593b5d70a5a1779e27e3bb6ad20c">llvm::AMDGPUFunctionArgInfo::WorkGroupInfo</a></div><div class="ttdeci">ArgDescriptor WorkGroupInfo</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00136">AMDGPUArgumentUsageInfo.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUPseudoSourceValue_html_a76b9b01284e9f9f84f3490c1aa6eac2a"><div class="ttname"><a href="classllvm_1_1AMDGPUPseudoSourceValue.html#a76b9b01284e9f9f84f3490c1aa6eac2a">llvm::AMDGPUPseudoSourceValue::mayAlias</a></div><div class="ttdeci">bool mayAlias(const MachineFrameInfo *) const override</div><div class="ttdoc">Return true if the memory pointed to by this PseudoSourceValue can ever alias an LLVM IR Value...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00066">SIMachineFunctionInfo.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset is a wrapper around scalable and non-scalable offsets and is used in several functions su...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64StackOffset_8h_source.html#l00037">AArch64StackOffset.h:37</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a6a2845dd7c699ffbb46fc6e809ffd2e4"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6a2845dd7c699ffbb46fc6e809ffd2e4">llvm::AMDGPUFunctionArgInfo::WorkItemIDZ</a></div><div class="ttdeci">ArgDescriptor WorkItemIDZ</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00149">AMDGPUArgumentUsageInfo.h:149</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_ab940a796f6bef2ca14da9145fd48cbd2"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ab940a796f6bef2ca14da9145fd48cbd2">llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath</a></div><div class="ttdeci">bool NoSignedZerosFPMath</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00273">SIMachineFunctionInfo.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a02538b0ed6775ee36651d7abec91256b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a02538b0ed6775ee36651d7abec91256b">llvm::SIMachineFunctionInfo::isPSInputAllocated</a></div><div class="ttdeci">bool isPSInputAllocated(unsigned Index) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00803">SIMachineFunctionInfo.h:803</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af7541e1fd9a4513270d9abfd49aed959"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af7541e1fd9a4513270d9abfd49aed959">llvm::SIMachineFunctionInfo::addToSpilledSGPRs</a></div><div class="ttdeci">void addToSpilledSGPRs(unsigned num)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00787">SIMachineFunctionInfo.h:787</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_afe874ca7d702f7f6e01d0a0924ff372a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#afe874ca7d702f7f6e01d0a0924ff372a">llvm::SIMachineFunctionInfo::hasPrivateSegmentWaveByteOffset</a></div><div class="ttdeci">bool hasPrivateSegmentWaveByteOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00631">SIMachineFunctionInfo.h:631</a></div></div>
<div class="ttc" id="SIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00220">SIWholeQuadMode.cpp:220</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">llvm::AMDGPUFunctionArgInfo::PreloadedValue</a></div><div class="ttdeci">PreloadedValue</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00098">AMDGPUArgumentUsageInfo.h:98</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a98359a94cdeab1caf05848042302ecfc"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">llvm::yaml::SIArgument::RegisterName</a></div><div class="ttdeci">StringValue RegisterName</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00121">SIMachineFunctionInfo.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aa750847e3dbb44a3dbf3c143151b895e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa750847e3dbb44a3dbf3c143151b895e">llvm::SIMachineFunctionInfo::addToSpilledVGPRs</a></div><div class="ttdeci">void addToSpilledVGPRs(unsigned num)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00791">SIMachineFunctionInfo.h:791</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUImagePseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1AMDGPUImagePseudoSourceValue.html">llvm::AMDGPUImagePseudoSourceValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00081">SIMachineFunctionInfo.h:81</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a3e4d42f8fdc3e43fe1bd8c43598799b6"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a3e4d42f8fdc3e43fe1bd8c43598799b6">llvm::SIMachineFunctionInfo::SpilledReg::hasLane</a></div><div class="ttdeci">bool hasLane()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00438">SIMachineFunctionInfo.h:438</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4f5ecc82c0deb906cdb3bbb581b41450"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">unsigned getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00730">SIMachineFunctionInfo.h:730</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1VGPRSpillToAGPR_html_abcbee7acbea7a3fb0259f1ae16080ec5"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1VGPRSpillToAGPR.html#abcbee7acbea7a3fb0259f1ae16080ec5">llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes</a></div><div class="ttdeci">SmallVector&lt; MCPhysReg, 32 &gt; Lanes</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00454">SIMachineFunctionInfo.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a253322bb74970fa11476f321b26fc271"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a253322bb74970fa11476f321b26fc271">llvm::SIMachineFunctionInfo::getMaxFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMaxFlatWorkGroupSize() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00835">SIMachineFunctionInfo.h:835</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1VGPRSpillToAGPR_html"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1VGPRSpillToAGPR.html">llvm::SIMachineFunctionInfo::VGPRSpillToAGPR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00453">SIMachineFunctionInfo.h:453</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html">llvm::yaml::SIArgumentInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00186">SIMachineFunctionInfo.h:186</a></div></div>
<div class="ttc" id="classllvm_1_1GCNTargetMachine_html"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html">llvm::GCNTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00094">AMDGPUTargetMachine.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1SparseBitVector_html_a613c1e44c4e88e9a1e0be386cb5fa828"><div class="ttname"><a href="classllvm_1_1SparseBitVector.html#a613c1e44c4e88e9a1e0be386cb5fa828">llvm::SparseBitVector::set</a></div><div class="ttdeci">void set(unsigned Idx)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00507">SparseBitVector.h:507</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00684">DenseMap.h:684</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_afc8e9bb7fb29d50b56e3c161db2cf541"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc8e9bb7fb29d50b56e3c161db2cf541">llvm::yaml::SIArgumentInfo::KernargSegmentPtr</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; KernargSegmentPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00190">SIMachineFunctionInfo.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a3c86837c4979e7d5e66989e75b397690"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3c86837c4979e7d5e66989e75b397690">llvm::SIMachineFunctionInfo::hasImplicitBufferPtr</a></div><div class="ttdeci">bool hasImplicitBufferPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00651">SIMachineFunctionInfo.h:651</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ada579eecd637ec5006a3bd6528b4bcc5"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ada579eecd637ec5006a3bd6528b4bcc5">llvm::AMDGPUFunctionArgInfo::WorkItemIDX</a></div><div class="ttdeci">ArgDescriptor WorkItemIDX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00147">AMDGPUArgumentUsageInfo.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a96a4d1316075e090f7bd9414c81c4efb"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a96a4d1316075e090f7bd9414c81c4efb">llvm::SIMachineFunctionInfo::addWorkGroupIDY</a></div><div class="ttdeci">unsigned addWorkGroupIDY()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00549">SIMachineFunctionInfo.h:549</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a2b8b28117b7cb1e2efad1b13f1651ff5"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2b8b28117b7cb1e2efad1b13f1651ff5">llvm::yaml::SIArgumentInfo::PrivateSegmentSize</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; PrivateSegmentSize</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00193">SIMachineFunctionInfo.h:193</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a3016b6fb16156ec0392a5005533c56cb"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3016b6fb16156ec0392a5005533c56cb">llvm::SIMachineFunctionInfo::returnsVoid</a></div><div class="ttdeci">bool returnsVoid() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00815">SIMachineFunctionInfo.h:815</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a89c7432158b2f308f29bd9d024990df0"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a89c7432158b2f308f29bd9d024990df0">llvm::AMDGPUFunctionArgInfo::WorkItemIDY</a></div><div class="ttdeci">ArgDescriptor WorkItemIDY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00148">AMDGPUArgumentUsageInfo.h:148</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_afd191e63ef0aa2a01dd831061eef82ce"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#afd191e63ef0aa2a01dd831061eef82ce">llvm::AMDGPUFunctionArgInfo::WorkGroupIDX</a></div><div class="ttdeci">ArgDescriptor WorkGroupIDX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00133">AMDGPUArgumentUsageInfo.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ae2356499363edbac51f59d1e4dcd2b90"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">llvm::SIMachineFunctionInfo::getPSInputAddr</a></div><div class="ttdeci">unsigned getPSInputAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00795">SIMachineFunctionInfo.h:795</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aeaf83d3c4b4e4671cbcdb3a0c4c830c1"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aeaf83d3c4b4e4671cbcdb3a0c4c830c1">llvm::SIMachineFunctionInfo::hasWorkItemIDZ</a></div><div class="ttdeci">bool hasWorkItemIDZ() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00643">SIMachineFunctionInfo.h:643</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_ad8ac06219747f8ed558a3d748f604a9a"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#ad8ac06219747f8ed558a3d748f604a9a">llvm::yaml::SIArgument::createArgument</a></div><div class="ttdeci">static SIArgument createArgument(bool IsReg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00153">SIMachineFunctionInfo.h:153</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a6c89cca829171f722b9e2c6afbf8ddc0"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a6c89cca829171f722b9e2c6afbf8ddc0">llvm::yaml::SIMachineFunctionInfo::LDSSize</a></div><div class="ttdeci">unsigned LDSSize</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00271">SIMachineFunctionInfo.h:271</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aa70c516290b6a3f67273c78d8305d8a0"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa70c516290b6a3f67273c78d8305d8a0">llvm::SIMachineFunctionInfo::markPSInputEnabled</a></div><div class="ttdeci">void markPSInputEnabled(unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00811">SIMachineFunctionInfo.h:811</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad5959cddd49cade1c2fd29d5a4dcdd0d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad5959cddd49cade1c2fd29d5a4dcdd0d">llvm::SIMachineFunctionInfo::setIsStackRealigned</a></div><div class="ttdeci">void setIsStackRealigned(bool Realigned=true)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00775">SIMachineFunctionInfo.h:775</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1MappingTraits_3_01SIMode_01_4_html_a5375c5d577f84cf80808edad654056f9"><div class="ttname"><a href="structllvm_1_1yaml_1_1MappingTraits_3_01SIMode_01_4.html#a5375c5d577f84cf80808edad654056f9">llvm::yaml::MappingTraits&lt; SIMode &gt;::mapping</a></div><div class="ttdeci">static void mapping(IO &amp;YamlIO, SIMode &amp;Mode)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00260">SIMachineFunctionInfo.h:260</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a24259c53f93c23c23e3767fc8030e55a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a24259c53f93c23c23e3767fc8030e55a">llvm::SIMachineFunctionInfo::hasSpilledVGPRs</a></div><div class="ttdeci">bool hasSpilledVGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00755">SIMachineFunctionInfo.h:755</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUPseudoSourceValue_html_ac1988f325ca94dd7396982b41348737aa05dc2b53c4c43b0ecc7f0fd9905a026a"><div class="ttname"><a href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa05dc2b53c4c43b0ecc7f0fd9905a026a">llvm::AMDGPUPseudoSourceValue::PSVImage</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00047">SIMachineFunctionInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a368361c35c73755699da00655914eef3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a368361c35c73755699da00655914eef3">llvm::SIMachineFunctionInfo::hasDispatchID</a></div><div class="ttdeci">bool hasDispatchID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00607">SIMachineFunctionInfo.h:607</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a95a356cf13db0d0609dfc09b5abf16b8"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a95a356cf13db0d0609dfc09b5abf16b8">llvm::yaml::SIArgumentInfo::WorkItemIDY</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkItemIDY</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00205">SIMachineFunctionInfo.h:205</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_a2491c3a59657fded84c2c99d58a66c9f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a2491c3a59657fded84c2c99d58a66c9f">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::NumSpilledSGPRs</a></div><div class="ttdeci">constexpr char NumSpilledSGPRs[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mNumSpilledSGPRs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00253">AMDGPUMetadata.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1SparseBitVector_html"><div class="ttname"><a href="classllvm_1_1SparseBitVector.html">llvm::SparseBitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00255">SparseBitVector.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac09ea9a2a942bb2a09c0dc9e465f10d9"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac09ea9a2a942bb2a09c0dc9e465f10d9">llvm::SIMachineFunctionInfo::hasWorkItemIDX</a></div><div class="ttdeci">bool hasWorkItemIDX() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00635">SIMachineFunctionInfo.h:635</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a318f4e4abc2a6cfc1776734e748d64e8"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">llvm::SIMachineFunctionInfo::hasFlatScratchInit</a></div><div class="ttdeci">bool hasFlatScratchInit() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00611">SIMachineFunctionInfo.h:611</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a54ab5c7a61810c920ace5dea5bd69479"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a54ab5c7a61810c920ace5dea5bd69479">llvm::SIMachineFunctionInfo::setPrivateSegmentWaveByteOffset</a></div><div class="ttdeci">void setPrivateSegmentWaveByteOffset(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00587">SIMachineFunctionInfo.h:587</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">llvm::AMDGPU::SIModeRegisterDefaults</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00667">AMDGPUBaseInfo.h:667</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00026">AMDGPUArgumentUsageInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUImagePseudoSourceValue_html_a643ee2ac1a1d0b1ab939dba7eb4e4d0e"><div class="ttname"><a href="classllvm_1_1AMDGPUImagePseudoSourceValue.html#a643ee2ac1a1d0b1ab939dba7eb4e4d0e">llvm::AMDGPUImagePseudoSourceValue::AMDGPUImagePseudoSourceValue</a></div><div class="ttdeci">AMDGPUImagePseudoSourceValue(const TargetInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00084">SIMachineFunctionInfo.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4e12cb393c6e0ed0e04301abac8230c1"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4e12cb393c6e0ed0e04301abac8230c1">llvm::SIMachineFunctionInfo::getAGPRSpillVGPRs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getAGPRSpillVGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00501">SIMachineFunctionInfo.h:501</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR_html_a1a3b8a9850239e72e1910705bee14d92"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html#a1a3b8a9850239e72e1910705bee14d92">llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR</a></div><div class="ttdeci">unsigned VGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00444">SIMachineFunctionInfo.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8435b761b383a39ce8f6e6d1132d5888"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8435b761b383a39ce8f6e6d1132d5888">llvm::SIMachineFunctionInfo::setScratchRSrcReg</a></div><div class="ttdeci">void setScratchRSrcReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00703">SIMachineFunctionInfo.h:703</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_ab80da72ac9122b5c4e4a0a2cfaa25d9e"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">llvm::ArgDescriptor::createRegister</a></div><div class="ttdeci">static ArgDescriptor createRegister(Register Reg, unsigned Mask=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00047">AMDGPUArgumentUsageInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8dfc4fda1143629434233e69be38fd3b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8dfc4fda1143629434233e69be38fd3b">llvm::SIMachineFunctionInfo::getBytesInStackArgArea</a></div><div class="ttdeci">unsigned getBytesInStackArgArea() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00525">SIMachineFunctionInfo.h:525</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a7c9a61dd1049184f460d5036f7bd78e8"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7c9a61dd1049184f460d5036f7bd78e8">llvm::SIMachineFunctionInfo::getMinFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMinFlatWorkGroupSize() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00830">SIMachineFunctionInfo.h:830</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad55c43a1019c788c78439417e6ee7829"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad55c43a1019c788c78439417e6ee7829">llvm::SIMachineFunctionInfo::setHasNonSpillStackObjects</a></div><div class="ttdeci">void setHasNonSpillStackObjects(bool StackObject=true)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00767">SIMachineFunctionInfo.h:767</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad3d79b38654883bf92ee131136d222e6"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad3d79b38654883bf92ee131136d222e6">llvm::SIMachineFunctionInfo::getArgInfo</a></div><div class="ttdeci">const AMDGPUFunctionArgInfo &amp; getArgInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00659">SIMachineFunctionInfo.h:659</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a925fa2d0d69a93aed3ece2a3497bd459"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a925fa2d0d69a93aed3ece2a3497bd459">llvm::SIMachineFunctionInfo::setIfReturnsVoid</a></div><div class="ttdeci">void setIfReturnsVoid(bool Value)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00819">SIMachineFunctionInfo.h:819</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_afba5cd76321da56b47ddaf51c4727576"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afba5cd76321da56b47ddaf51c4727576">llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg</a></div><div class="ttdeci">StringValue StackPtrOffsetReg</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00281">SIMachineFunctionInfo.h:281</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a05d4f9c4d9e486f4fd3d69a89121e107"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a></div><div class="ttdeci">bool IEEE</div><div class="ttdoc">Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00672">AMDGPUBaseInfo.h:672</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a82d4e38666bc5388b80fd2cb825b6420"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a82d4e38666bc5388b80fd2cb825b6420">llvm::yaml::SIArgumentInfo::DispatchPtr</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; DispatchPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00188">SIMachineFunctionInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8fe30fcccc3364b6ff5ee7ba28aed8f8"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8fe30fcccc3364b6ff5ee7ba28aed8f8">llvm::SIMachineFunctionInfo::setHasSpilledVGPRs</a></div><div class="ttdeci">void setHasSpilledVGPRs(bool Spill=true)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00759">SIMachineFunctionInfo.h:759</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_afe873968c0ba33933ce9d0e2fc0a1eac"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#afe873968c0ba33933ce9d0e2fc0a1eac">llvm::SIMachineFunctionInfo::setTIDReg</a></div><div class="ttdeci">void setTIDReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00523">SIMachineFunctionInfo.h:523</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue_html_ab0c9dd661a9232174cc9df932e6c5ef1"><div class="ttname"><a href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#ab0c9dd661a9232174cc9df932e6c5ef1">llvm::AMDGPUGWSResourcePseudoSourceValue::isAliased</a></div><div class="ttdeci">bool isAliased(const MachineFrameInfo *) const override</div><div class="ttdoc">Test whether the memory pointed to by this PseudoSourceValue may also be pointed to by an LLVM IR Val...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00102">SIMachineFunctionInfo.h:102</a></div></div>
<div class="ttc" id="LanaiAsmParser_8cpp_html_afd44ea11a1de5d05327fb0ef9d20177f"><div class="ttname"><a href="LanaiAsmParser_8cpp.html#afd44ea11a1de5d05327fb0ef9d20177f">IsRegister</a></div><div class="ttdeci">static bool IsRegister(const MCParsedAsmOperand &amp;op)</div><div class="ttdef"><b>Definition:</b> <a href="LanaiAsmParser_8cpp_source.html#l01138">LanaiAsmParser.cpp:1138</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5873899f0d029e5ac089189a1bf422cd"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5873899f0d029e5ac089189a1bf422cd">llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills</a></div><div class="ttdeci">ArrayRef&lt; SpilledReg &gt; getSGPRToVGPRSpills(int FrameIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00491">SIMachineFunctionInfo.h:491</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html">llvm::yaml::SIArgument</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00118">SIMachineFunctionInfo.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a161c5fd1ec307e6a2ee486cb085d2fbf"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a161c5fd1ec307e6a2ee486cb085d2fbf">llvm::AMDGPUFunctionArgInfo::WorkGroupIDY</a></div><div class="ttdeci">ArgDescriptor WorkGroupIDY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00134">AMDGPUArgumentUsageInfo.h:134</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUPseudoSourceValue_html_a457cad01315506cd82dc2e5c4be48f1c"><div class="ttname"><a href="classllvm_1_1AMDGPUPseudoSourceValue.html#a457cad01315506cd82dc2e5c4be48f1c">llvm::AMDGPUPseudoSourceValue::AMDGPUPseudoSourceValue</a></div><div class="ttdeci">AMDGPUPseudoSourceValue(unsigned Kind, const TargetInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00052">SIMachineFunctionInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUPseudoSourceValue_html_a17667eea3624372eff4e7c1d49209fb0"><div class="ttname"><a href="classllvm_1_1AMDGPUPseudoSourceValue.html#a17667eea3624372eff4e7c1d49209fb0">llvm::AMDGPUPseudoSourceValue::isConstant</a></div><div class="ttdeci">bool isConstant(const MachineFrameInfo *) const override</div><div class="ttdoc">Test whether the memory pointed to by this PseudoSourceValue has a constant value. </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00056">SIMachineFunctionInfo.h:56</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a21dd05fd0635d96f9ec6aeb2581cfc50"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a21dd05fd0635d96f9ec6aeb2581cfc50">llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ</a></div><div class="ttdeci">ArgDescriptor WorkGroupIDZ</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00135">AMDGPUArgumentUsageInfo.h:135</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a5145ecdc415894bcbae77369724ac41a"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a5145ecdc415894bcbae77369724ac41a">llvm::yaml::SIArgumentInfo::ImplicitArgPtr</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; ImplicitArgPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00201">SIMachineFunctionInfo.h:201</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad72a01976b743c2632b5dc337b667686"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad72a01976b743c2632b5dc337b667686">llvm::SIMachineFunctionInfo::getGITPtrHigh</a></div><div class="ttdeci">unsigned getGITPtrHigh() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00673">SIMachineFunctionInfo.h:673</a></div></div>
<div class="ttc" id="PseudoSourceValue_8h_html"><div class="ttname"><a href="PseudoSourceValue_8h.html">PseudoSourceValue.h</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMode_html_aa2573d79611ed930b27ba61a67a0c456"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMode.html#aa2573d79611ed930b27ba61a67a0c456">llvm::yaml::SIMode::SIMode</a></div><div class="ttdeci">SIMode(const AMDGPU::SIModeRegisterDefaults &amp;Mode)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00244">SIMachineFunctionInfo.h:244</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR_html_ad4eff363090712f4e695414d7ae9cf24"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html#ad4eff363090712f4e695414d7ae9cf24">llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::SGPRSpillVGPRCSR</a></div><div class="ttdeci">SGPRSpillVGPRCSR(unsigned V, Optional&lt; int &gt; F)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00450">SIMachineFunctionInfo.h:450</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_af66e413dd18fd27e8ba88e9b3531603d"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#af66e413dd18fd27e8ba88e9b3531603d">llvm::yaml::SIArgument::operator=</a></div><div class="ttdeci">SIArgument &amp; operator=(const SIArgument &amp;Other)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00137">SIMachineFunctionInfo.h:137</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1MappingTraits_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1MappingTraits.html">llvm::yaml::MappingTraits</a></div><div class="ttdef"><b>Definition:</b> <a href="ModuleSummaryIndex_8h_source.html#l00049">ModuleSummaryIndex.h:49</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a87753f72bf5da5cd2b88cd97cf9da1d3"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a87753f72bf5da5cd2b88cd97cf9da1d3">llvm::yaml::SIArgumentInfo::FlatScratchInit</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; FlatScratchInit</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00192">SIMachineFunctionInfo.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a72163e5fb77b3a50e5bec8d1dd6b9fa7"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a72163e5fb77b3a50e5bec8d1dd6b9fa7">llvm::SIMachineFunctionInfo::setStackPtrOffsetReg</a></div><div class="ttdeci">void setStackPtrOffsetReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00721">SIMachineFunctionInfo.h:721</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a17e3b288cc69f7b6c8c0c4d1795dfc2a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a17e3b288cc69f7b6c8c0c4d1795dfc2a">llvm::SIMachineFunctionInfo::increaseOccupancy</a></div><div class="ttdeci">void increaseOccupancy(const MachineFunction &amp;MF, unsigned Limit)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00919">SIMachineFunctionInfo.h:919</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab0f77308fd7379cf7f8e2ab969342f1d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab0f77308fd7379cf7f8e2ab969342f1d">llvm::SIMachineFunctionInfo::get32BitAddressHighBits</a></div><div class="ttdeci">uint32_t get32BitAddressHighBits() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00677">SIMachineFunctionInfo.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a1da5c6336b5f467716e86ae0ce4be707"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a1da5c6336b5f467716e86ae0ce4be707">llvm::SIMachineFunctionInfo::getNumSpilledSGPRs</a></div><div class="ttdeci">unsigned getNumSpilledSGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00779">SIMachineFunctionInfo.h:779</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue_html_a0a0657756114b42300c74c24e47fbba8"><div class="ttname"><a href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#a0a0657756114b42300c74c24e47fbba8">llvm::AMDGPUGWSResourcePseudoSourceValue::printCustom</a></div><div class="ttdeci">void printCustom(raw_ostream &amp;OS) const override</div><div class="ttdoc">Implement printing for PseudoSourceValue. </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00111">SIMachineFunctionInfo.h:111</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a62ee299b4c716abdc806cd12ff8cd007"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a62ee299b4c716abdc806cd12ff8cd007">llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset</a></div><div class="ttdeci">ArgDescriptor PrivateSegmentWaveByteOffset</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00137">AMDGPUArgumentUsageInfo.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00020">AMDGPUMachineFunction.h:20</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_aa99b296be3a1a7d897830f8a543ae400"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa99b296be3a1a7d897830f8a543ae400">llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg</a></div><div class="ttdeci">StringValue ScratchWaveOffsetReg</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00279">SIMachineFunctionInfo.h:279</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a8ac7d3705f692ab4c299ae91d0573836"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8ac7d3705f692ab4c299ae91d0573836">llvm::yaml::SIMachineFunctionInfo::WaveLimiter</a></div><div class="ttdeci">bool WaveLimiter</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00275">SIMachineFunctionInfo.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a31ecea76a64e57b030ad7b2d1e7b226c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a31ecea76a64e57b030ad7b2d1e7b226c">llvm::SIMachineFunctionInfo::getMaxWavesPerEU</a></div><div class="ttdeci">unsigned getMaxWavesPerEU() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00851">SIMachineFunctionInfo.h:851</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a34a2949f2647bfedaf190d72484f21b4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a34a2949f2647bfedaf190d72484f21b4">llvm::AMDGPU::SIModeRegisterDefaults::FP32Denormals</a></div><div class="ttdeci">bool FP32Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for most f32 instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00683">AMDGPUBaseInfo.h:683</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a9c0dbfc4e0b4b4d2f3e5539810562d04"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9c0dbfc4e0b4b4d2f3e5539810562d04">llvm::SIMachineFunctionInfo::markPSInputAllocated</a></div><div class="ttdeci">void markPSInputAllocated(unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00807">SIMachineFunctionInfo.h:807</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8bf478c6d74297defe6b69647f82e83d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8bf478c6d74297defe6b69647f82e83d">llvm::SIMachineFunctionInfo::hasWorkGroupIDX</a></div><div class="ttdeci">bool hasWorkGroupIDX() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00615">SIMachineFunctionInfo.h:615</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab51348abdbbc76d0e8db5c01a5ee5280"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab51348abdbbc76d0e8db5c01a5ee5280">llvm::SIMachineFunctionInfo::getMinAllowedOccupancy</a></div><div class="ttdeci">unsigned getMinAllowedOccupancy() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00906">SIMachineFunctionInfo.h:906</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aa0ca27047ce5005be5b126c289ed94d9"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa0ca27047ce5005be5b126c289ed94d9">llvm::SIMachineFunctionInfo::getFlatWorkGroupSizes</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getFlatWorkGroupSizes() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00825">SIMachineFunctionInfo.h:825</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a32fa9695f4cb7a2bcda6f47acceeb1e9"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">llvm::yaml::SIMachineFunctionInfo::ArgInfo</a></div><div class="ttdeci">Optional&lt; SIArgumentInfo &gt; ArgInfo</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00283">SIMachineFunctionInfo.h:283</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_adf8b07b328a3200313731dbe3bd636d4"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#adf8b07b328a3200313731dbe3bd636d4">llvm::yaml::SIArgumentInfo::WorkItemIDX</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkItemIDX</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00204">SIMachineFunctionInfo.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a0c047f127ed4380a6f383d70bec4eb94"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::find</a></div><div class="ttdeci">iterator find(const_arg_type_t&lt; KeyT &gt; Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00150">DenseMap.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af230e86e680197c6cb80905700ff06db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af230e86e680197c6cb80905700ff06db">llvm::SIMachineFunctionInfo::hasQueuePtr</a></div><div class="ttdeci">bool hasQueuePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00599">SIMachineFunctionInfo.h:599</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a8c84aba7b62731421d6ad4845e5b399d"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a8c84aba7b62731421d6ad4845e5b399d">llvm::yaml::SIArgument::SIArgument</a></div><div class="ttdeci">SIArgument()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00127">SIMachineFunctionInfo.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a76b87e06012ba13400c9af4949b1c089"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a76b87e06012ba13400c9af4949b1c089">llvm::SIMachineFunctionInfo::getGWSPSV</a></div><div class="ttdeci">const AMDGPUGWSResourcePseudoSourceValue * getGWSPSV(const SIInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00893">SIMachineFunctionInfo.h:893</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a9962dff16f714771f82804e4622f4d1a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9962dff16f714771f82804e4622f4d1a">llvm::SIMachineFunctionInfo::setFrameOffsetReg</a></div><div class="ttdeci">void setFrameOffsetReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00716">SIMachineFunctionInfo.h:716</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1MappingTraits_3_01SIMachineFunctionInfo_01_4_html_af012311acd92ea9c93c84f48d4b002dc"><div class="ttname"><a href="structllvm_1_1yaml_1_1MappingTraits_3_01SIMachineFunctionInfo_01_4.html#af012311acd92ea9c93c84f48d4b002dc">llvm::yaml::MappingTraits&lt; SIMachineFunctionInfo &gt;::mapping</a></div><div class="ttdeci">static void mapping(IO &amp;YamlIO, SIMachineFunctionInfo &amp;MFI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00295">SIMachineFunctionInfo.h:295</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a74b8c4f4dd1b9bbc644ea664a10daff9"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a74b8c4f4dd1b9bbc644ea664a10daff9">llvm::yaml::SIArgumentInfo::QueuePtr</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; QueuePtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00189">SIMachineFunctionInfo.h:189</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00028">TargetFrameLowering.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_acae78be76a54d72c80caa9108fe9427a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#acae78be76a54d72c80caa9108fe9427a">llvm::SIMachineFunctionInfo::addWorkGroupInfo</a></div><div class="ttdeci">unsigned addWorkGroupInfo()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00561">SIMachineFunctionInfo.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a09166d86fd4b0141f17b248f6fcdf0b6"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a09166d86fd4b0141f17b248f6fcdf0b6">llvm::SIMachineFunctionInfo::getOccupancy</a></div><div class="ttdeci">unsigned getOccupancy() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00902">SIMachineFunctionInfo.h:902</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a8d33b3752e025f78560c6bdfcb2bc4cf"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a8d33b3752e025f78560c6bdfcb2bc4cf">llvm::yaml::SIArgument::SIArgument</a></div><div class="ttdeci">SIArgument(const SIArgument &amp;Other)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00128">SIMachineFunctionInfo.h:128</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a403f17cf92a598824e3956700471a0f0"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a403f17cf92a598824e3956700471a0f0">llvm::AMDGPUFunctionArgInfo::getPreloadedValue</a></div><div class="ttdeci">std::pair&lt; const ArgDescriptor *, const TargetRegisterClass * &gt; getPreloadedValue(PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8cpp_source.html#l00081">AMDGPUArgumentUsageInfo.cpp:81</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a2f099fcafe8ec210bb5cf2fe81f1cc1b"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2f099fcafe8ec210bb5cf2fe81f1cc1b">llvm::yaml::SIArgumentInfo::DispatchID</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; DispatchID</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00191">SIMachineFunctionInfo.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a7123c3c5eaed2f217273cd9696b0e557"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7123c3c5eaed2f217273cd9696b0e557">llvm::SIMachineFunctionInfo::getBufferPSV</a></div><div class="ttdeci">const AMDGPUBufferPseudoSourceValue * getBufferPSV(const SIInstrInfo &amp;TII, const Value *BufferRsrc)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00875">SIMachineFunctionInfo.h:875</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a5612812addaf08457c9dd5f13497f7da"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">llvm::yaml::SIArgument::StackOffset</a></div><div class="ttdeci">unsigned StackOffset</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00122">SIMachineFunctionInfo.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_ad261de8c9788fcacfda7ea1b58820aee"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp</a></div><div class="ttdeci">bool DX10Clamp</div><div class="ttdoc">Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00676">AMDGPUBaseInfo.h:676</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR_html"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html">llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00442">SIMachineFunctionInfo.h:442</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a7b3c91906bbb02d7fcf092b8c31ecf5c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7b3c91906bbb02d7fcf092b8c31ecf5c">llvm::SIMachineFunctionInfo::hasWorkItemIDY</a></div><div class="ttdeci">bool hasWorkItemIDY() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00639">SIMachineFunctionInfo.h:639</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af1935c21c4dd4fbc5a06df5fa285b25c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af1935c21c4dd4fbc5a06df5fa285b25c">llvm::SIMachineFunctionInfo::getWavesPerEU</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getWavesPerEU() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00841">SIMachineFunctionInfo.h:841</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a56b2aa982b6b7e06b773251753edb572"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a56b2aa982b6b7e06b773251753edb572">llvm::SIMachineFunctionInfo::hasWorkGroupIDY</a></div><div class="ttdeci">bool hasWorkGroupIDY() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00619">SIMachineFunctionInfo.h:619</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a29d1843168921213f2b65b3d9f743bff"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">llvm::SIMachineFunctionInfo::getArgInfo</a></div><div class="ttdeci">AMDGPUFunctionArgInfo &amp; getArgInfo()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00655">SIMachineFunctionInfo.h:655</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html">llvm::AMDGPUFunctionArgInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00097">AMDGPUArgumentUsageInfo.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue_html_a1a4e5e9f0ab04343a9c16d93a7d7871c"><div class="ttname"><a href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#a1a4e5e9f0ab04343a9c16d93a7d7871c">llvm::AMDGPUGWSResourcePseudoSourceValue::classof</a></div><div class="ttdeci">static bool classof(const PseudoSourceValue *V)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00097">SIMachineFunctionInfo.h:97</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a2c1d3716c64d74c3a21dfd522c03ee06"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a2c1d3716c64d74c3a21dfd522c03ee06">llvm::SIMachineFunctionInfo::SpilledReg::hasReg</a></div><div class="ttdeci">bool hasReg()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00439">SIMachineFunctionInfo.h:439</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_aee7092dfb1f083a6426130a437121849"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#aee7092dfb1f083a6426130a437121849">llvm::yaml::SIArgument::IsRegister</a></div><div class="ttdeci">bool IsRegister</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00119">SIMachineFunctionInfo.h:119</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a47fe627a05bc815450095de74a34c15a"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a47fe627a05bc815450095de74a34c15a">llvm::yaml::SIArgumentInfo::WorkGroupIDZ</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkGroupIDZ</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00197">SIMachineFunctionInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a92fee177ab9f067a1a6fe964af1c52e1"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a92fee177ab9f067a1a6fe964af1c52e1">llvm::SIMachineFunctionInfo::limitOccupancy</a></div><div class="ttdeci">void limitOccupancy(unsigned Limit)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00914">SIMachineFunctionInfo.h:914</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab5b19e21fc6b0765d7d551d2f07ae0f7"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab5b19e21fc6b0765d7d551d2f07ae0f7">llvm::SIMachineFunctionInfo::setHasSpilledSGPRs</a></div><div class="ttdeci">void setHasSpilledSGPRs(bool Spill=true)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00751">SIMachineFunctionInfo.h:751</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad647227ce2b49e4807eff9c64f710546"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad647227ce2b49e4807eff9c64f710546">llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs</a></div><div class="ttdeci">ArrayRef&lt; SGPRSpillVGPRCSR &gt; getSGPRSpillVGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00497">SIMachineFunctionInfo.h:497</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac85fc5b248da8057cb333595fc018b09"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac85fc5b248da8057cb333595fc018b09">llvm::SIMachineFunctionInfo::setScratchWaveOffsetReg</a></div><div class="ttdeci">void setScratchWaveOffsetReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00734">SIMachineFunctionInfo.h:734</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMode_html_a4e87db9cd1d5f40658311e2bf1ce1f1c"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMode.html#a4e87db9cd1d5f40658311e2bf1ce1f1c">llvm::yaml::SIMode::FP32Denormals</a></div><div class="ttdeci">bool FP32Denormals</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00239">SIMachineFunctionInfo.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUPseudoSourceValue_html_aaefda186c1d3d142254af2eb67716d41"><div class="ttname"><a href="classllvm_1_1AMDGPUPseudoSourceValue.html#aaefda186c1d3d142254af2eb67716d41">llvm::AMDGPUPseudoSourceValue::isAliased</a></div><div class="ttdeci">bool isAliased(const MachineFrameInfo *) const override</div><div class="ttdoc">Test whether the memory pointed to by this PseudoSourceValue may also be pointed to by an LLVM IR Val...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00062">SIMachineFunctionInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html">llvm::AMDGPUGWSResourcePseudoSourceValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00092">SIMachineFunctionInfo.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00046">SIInstrInfo.h:46</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ae806106275532641ad1ac55e1d7dfba7"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ae806106275532641ad1ac55e1d7dfba7">llvm::SIMachineFunctionInfo::hasImplicitArgPtr</a></div><div class="ttdeci">bool hasImplicitArgPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00647">SIMachineFunctionInfo.h:647</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">llvm::SIMachineFunctionInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00431">SIMachineFunctionInfo.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4d7fef6ee39dde3cc56ef6c06a25db41"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4d7fef6ee39dde3cc56ef6c06a25db41">llvm::SIMachineFunctionInfo::getQueuePtrUserSGPR</a></div><div class="ttdeci">unsigned getQueuePtrUserSGPR() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00739">SIMachineFunctionInfo.h:739</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a5a54cebc219a0ce5b9b3b01976f11c91"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5a54cebc219a0ce5b9b3b01976f11c91">llvm::yaml::SIMachineFunctionInfo::MemoryBound</a></div><div class="ttdeci">bool MemoryBound</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00274">SIMachineFunctionInfo.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUPseudoSourceValue_html_ac1988f325ca94dd7396982b41348737aa614f353bb83d312a7967338d90a99997"><div class="ttname"><a href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa614f353bb83d312a7967338d90a99997">llvm::AMDGPUPseudoSourceValue::GWSResource</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00048">SIMachineFunctionInfo.h:48</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_adc447cff7b66906189f052b43c7ecfa7"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#adc447cff7b66906189f052b43c7ecfa7">llvm::SIMachineFunctionInfo::hasSpilledSGPRs</a></div><div class="ttdeci">bool hasSpilledSGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00747">SIMachineFunctionInfo.h:747</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue_html_aac61f96cb055eb6c11442cdba748dbd9"><div class="ttname"><a href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#aac61f96cb055eb6c11442cdba748dbd9">llvm::AMDGPUGWSResourcePseudoSourceValue::mayAlias</a></div><div class="ttdeci">bool mayAlias(const MachineFrameInfo *) const override</div><div class="ttdoc">Return true if the memory pointed to by this PseudoSourceValue can ever alias an LLVM IR Value...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00107">SIMachineFunctionInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ade9e296e9f2256964be14cb752754334"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ade9e296e9f2256964be14cb752754334">llvm::SIMachineFunctionInfo::hasKernargSegmentPtr</a></div><div class="ttdeci">bool hasKernargSegmentPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00603">SIMachineFunctionInfo.h:603</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUBufferPseudoSourceValue_html_a5657843e03c8db2d8c83a881d7144fa5"><div class="ttname"><a href="classllvm_1_1AMDGPUBufferPseudoSourceValue.html#a5657843e03c8db2d8c83a881d7144fa5">llvm::AMDGPUBufferPseudoSourceValue::classof</a></div><div class="ttdeci">static bool classof(const PseudoSourceValue *V)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00076">SIMachineFunctionInfo.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_abcf97495a98d0664ad5d57a3c99d00e0"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#abcf97495a98d0664ad5d57a3c99d00e0">llvm::yaml::SIMachineFunctionInfo::IsEntryFunction</a></div><div class="ttdeci">bool IsEntryFunction</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00272">SIMachineFunctionInfo.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a705974ed9705792da912bb6aa9b6886e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">unsigned getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00699">SIMachineFunctionInfo.h:699</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a87d320894b3337e1c4573701ac70f5da"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a87d320894b3337e1c4573701ac70f5da">llvm::yaml::SIArgument::Mask</a></div><div class="ttdeci">Optional&lt; unsigned &gt; Mask</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00124">SIMachineFunctionInfo.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2c466ab156eb10f17533c98f72322a53"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2c466ab156eb10f17533c98f72322a53">llvm::SIMachineFunctionInfo::isStackRealigned</a></div><div class="ttdeci">bool isStackRealigned() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00771">SIMachineFunctionInfo.h:771</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUImagePseudoSourceValue_html_acb9e306158002b4895fcf7c4cdf37e1a"><div class="ttname"><a href="classllvm_1_1AMDGPUImagePseudoSourceValue.html#acb9e306158002b4895fcf7c4cdf37e1a">llvm::AMDGPUImagePseudoSourceValue::classof</a></div><div class="ttdeci">static bool classof(const PseudoSourceValue *V)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00087">SIMachineFunctionInfo.h:87</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a5fd44c2b216572db0e7a4eb23cb4ab3f"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5fd44c2b216572db0e7a4eb23cb4ab3f">llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign</a></div><div class="ttdeci">unsigned MaxKernArgAlign</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00270">SIMachineFunctionInfo.h:270</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_ad4cad81ab25b28d9849fca993cee76b5"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ad4cad81ab25b28d9849fca993cee76b5">llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; PrivateSegmentBuffer</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00187">SIMachineFunctionInfo.h:187</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a18cfa33e392fca15a5d411d35dec038b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a18cfa33e392fca15a5d411d35dec038b">llvm::SIMachineFunctionInfo::setWorkItemIDZ</a></div><div class="ttdeci">void setWorkItemIDZ(ArgDescriptor Arg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00576">SIMachineFunctionInfo.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a151f36291294772bdef78f2e6e6b64d4"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a151f36291294772bdef78f2e6e6b64d4">llvm::SIMachineFunctionInfo::getNumSpilledVGPRs</a></div><div class="ttdeci">unsigned getNumSpilledVGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00783">SIMachineFunctionInfo.h:783</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_afae943f235ffb0ac6224181bc5d3b213"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afae943f235ffb0ac6224181bc5d3b213">llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg</a></div><div class="ttdeci">StringValue ScratchRSrcReg</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00278">SIMachineFunctionInfo.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5b243136b5f42b736bd1ea28929dbe3d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5b243136b5f42b736bd1ea28929dbe3d">llvm::SIMachineFunctionInfo::getPrivateSegmentWaveByteOffsetSystemSGPR</a></div><div class="ttdeci">unsigned getPrivateSegmentWaveByteOffsetSystemSGPR() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00693">SIMachineFunctionInfo.h:693</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a7efb659782814c3caed6a12a1380ff86"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7efb659782814c3caed6a12a1380ff86">llvm::SIMachineFunctionInfo::WWMReservedRegs</a></div><div class="ttdeci">SparseBitVector WWMReservedRegs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00458">SIMachineFunctionInfo.h:458</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUPseudoSourceValue_html_ac1988f325ca94dd7396982b41348737a"><div class="ttname"><a href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737a">llvm::AMDGPUPseudoSourceValue::AMDGPUPSVKind</a></div><div class="ttdeci">AMDGPUPSVKind</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00045">SIMachineFunctionInfo.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html">llvm::PseudoSourceValue</a></div><div class="ttdoc">Special value supplied for machine level alias analysis. </div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00036">PseudoSourceValue.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_afc53aae1bd8f19a88a82c226dfb2eeab"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#afc53aae1bd8f19a88a82c226dfb2eeab">llvm::yaml::SIArgumentInfo::WorkItemIDZ</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkItemIDZ</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00206">SIMachineFunctionInfo.h:206</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a3a271982bd4fc6701aa53a27b7b85167"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a3a271982bd4fc6701aa53a27b7b85167">llvm::yaml::SIArgumentInfo::WorkGroupIDY</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkGroupIDY</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00196">SIMachineFunctionInfo.h:196</a></div></div>
<div class="ttc" id="SparseBitVector_8h_html"><div class="ttname"><a href="SparseBitVector_8h.html">SparseBitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a53bf6b47b74a24e23dbf0426d684c1e3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a53bf6b47b74a24e23dbf0426d684c1e3">llvm::SIMachineFunctionInfo::ReserveWWMRegister</a></div><div class="ttdeci">void ReserveWWMRegister(unsigned reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00460">SIMachineFunctionInfo.h:460</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1StringValue_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1StringValue.html">llvm::yaml::StringValue</a></div><div class="ttdoc">A wrapper around std::string which contains a source range that&amp;#39;s being set during parsing...</div><div class="ttdef"><b>Definition:</b> <a href="MIRYamlMapping_8h_source.html#l00034">MIRYamlMapping.h:34</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMode_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMode.html">llvm::yaml::SIMode</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00236">SIMachineFunctionInfo.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_ab1969256cc373d72874932779a45b46c"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#ab1969256cc373d72874932779a45b46c">llvm::PseudoSourceValue::kind</a></div><div class="ttdeci">unsigned kind() const</div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00067">PseudoSourceValue.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab3df6aa6f6439cf99990975ccd9dd9d9"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab3df6aa6f6439cf99990975ccd9dd9d9">llvm::SIMachineFunctionInfo::getLDSWaveSpillSize</a></div><div class="ttdeci">unsigned getLDSWaveSpillSize() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00871">SIMachineFunctionInfo.h:871</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab9600901ed676e0820ff5e40acf0ed17"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab9600901ed676e0820ff5e40acf0ed17">llvm::SIMachineFunctionInfo::getPreloadedValue</a></div><div class="ttdeci">std::pair&lt; const ArgDescriptor *, const TargetRegisterClass * &gt; getPreloadedValue(AMDGPUFunctionArgInfo::PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00664">SIMachineFunctionInfo.h:664</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aef26bf57fbe5a95ea06e5e301f33484e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aef26bf57fbe5a95ea06e5e301f33484e">llvm::SIMachineFunctionInfo::getPSInputEnable</a></div><div class="ttdeci">unsigned getPSInputEnable() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00799">SIMachineFunctionInfo.h:799</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1MachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">llvm::yaml::MachineFunctionInfo</a></div><div class="ttdoc">Targets should override this in a way that mirrors the implementation of llvm::MachineFunctionInfo. </div><div class="ttdef"><b>Definition:</b> <a href="MIRYamlMapping_8h_source.html#l00560">MIRYamlMapping.h:560</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a77d3a09e7c9e041c66ba6d6cab660d3d"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a77d3a09e7c9e041c66ba6d6cab660d3d">llvm::yaml::SIArgumentInfo::ImplicitBufferPtr</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; ImplicitBufferPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00202">SIMachineFunctionInfo.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_a4a0b91e4765d448c2d404f1bd321dd69"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a4a0b91e4765d448c2d404f1bd321dd69">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::NumSpilledVGPRs</a></div><div class="ttdeci">constexpr char NumSpilledVGPRs[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mNumSpilledVGPRs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00255">AMDGPUMetadata.h:255</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMode_html_a1d5dd9919ead63bd4811537de31545da"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMode.html#a1d5dd9919ead63bd4811537de31545da">llvm::yaml::SIMode::DX10Clamp</a></div><div class="ttdeci">bool DX10Clamp</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00238">SIMachineFunctionInfo.h:238</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a3bc548d21710874f054dbb270d5b0d29"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3bc548d21710874f054dbb270d5b0d29">llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR</a></div><div class="ttdeci">unsigned getImplicitBufferPtrUserSGPR() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00743">SIMachineFunctionInfo.h:743</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a65520b9c67759099e313d0f4e7b5ff9e"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00082">DenseMap.h:82</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">llvm::yaml::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00268">SIMachineFunctionInfo.h:268</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUPseudoSourceValue_html_ac1988f325ca94dd7396982b41348737aa4888ce90307ca7c9a2678fe7b319cde3"><div class="ttname"><a href="classllvm_1_1AMDGPUPseudoSourceValue.html#ac1988f325ca94dd7396982b41348737aa4888ce90307ca7c9a2678fe7b319cde3">llvm::AMDGPUPseudoSourceValue::PSVBuffer</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00046">SIMachineFunctionInfo.h:46</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a1f60db9baea409072484a2bff396c84d"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a1f60db9baea409072484a2bff396c84d">llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg</a></div><div class="ttdeci">SpilledReg(unsigned R, int L)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00436">SIMachineFunctionInfo.h:436</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a60a257d91039d27bca1ba45db9c7c948"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a60a257d91039d27bca1ba45db9c7c948">llvm::SIMachineFunctionInfo::hasCalculatedTID</a></div><div class="ttdeci">bool hasCalculatedTID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00521">SIMachineFunctionInfo.h:521</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a87942cc9ab72e2069e1921e49ec90eb3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a87942cc9ab72e2069e1921e49ec90eb3">llvm::SIMachineFunctionInfo::getMinWavesPerEU</a></div><div class="ttdeci">unsigned getMinWavesPerEU() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00846">SIMachineFunctionInfo.h:846</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue_html_ab0dab0df8665771b5a3626f99a6144a2"><div class="ttname"><a href="classllvm_1_1AMDGPUGWSResourcePseudoSourceValue.html#ab0dab0df8665771b5a3626f99a6144a2">llvm::AMDGPUGWSResourcePseudoSourceValue::AMDGPUGWSResourcePseudoSourceValue</a></div><div class="ttdeci">AMDGPUGWSResourcePseudoSourceValue(const TargetInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00094">SIMachineFunctionInfo.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8003cc1921720634a8535dc53ebd1956"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8003cc1921720634a8535dc53ebd1956">llvm::SIMachineFunctionInfo::addWorkGroupIDZ</a></div><div class="ttdeci">unsigned addWorkGroupIDZ()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00555">SIMachineFunctionInfo.h:555</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a7751952bba0b95bc76bfb6d3a943bf87"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7751952bba0b95bc76bfb6d3a943bf87">llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16Denormals</a></div><div class="ttdeci">bool FP64FP16Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00687">AMDGPUBaseInfo.h:687</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a474d30e4754bc67ab1d1e8965549175f"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a474d30e4754bc67ab1d1e8965549175f">llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress</a></div><div class="ttdeci">uint32_t HighBitsOf32BitAddress</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00276">SIMachineFunctionInfo.h:276</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMode_html_a0609f372b1e45f378d3b89ddf97ceaa0"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMode.html#a0609f372b1e45f378d3b89ddf97ceaa0">llvm::yaml::SIMode::IEEE</a></div><div class="ttdeci">bool IEEE</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00237">SIMachineFunctionInfo.h:237</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1MappingTraits_3_01SIArgument_01_4_html_afe6743f808968eb3d08882ac6956108e"><div class="ttname"><a href="structllvm_1_1yaml_1_1MappingTraits_3_01SIArgument_01_4.html#afe6743f808968eb3d08882ac6956108e">llvm::yaml::MappingTraits&lt; SIArgument &gt;::mapping</a></div><div class="ttdeci">static void mapping(IO &amp;YamlIO, SIArgument &amp;A)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00165">SIMachineFunctionInfo.h:165</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a432ed8511f340e5dd7ae1088d16fabc2"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a432ed8511f340e5dd7ae1088d16fabc2">llvm::yaml::SIArgumentInfo::WorkGroupInfo</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkGroupInfo</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00198">SIMachineFunctionInfo.h:198</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a8888b91100f58ca964bebf56c5f7250a"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8888b91100f58ca964bebf56c5f7250a">llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize</a></div><div class="ttdeci">uint64_t ExplicitKernArgSize</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00269">SIMachineFunctionInfo.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a6fe985cf7b840dbc27244a55762ed2e0"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a6fe985cf7b840dbc27244a55762ed2e0">llvm::SIMachineFunctionInfo::hasWorkGroupInfo</a></div><div class="ttdeci">bool hasWorkGroupInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00627">SIMachineFunctionInfo.h:627</a></div></div>
<div class="ttc" id="namespacellvm_html_aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387"><div class="ttname"><a href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::PGSOQueryType::Other</a></div></div>
<div class="ttc" id="AMDGPUMachineFunction_8h_html"><div class="ttname"><a href="AMDGPUMachineFunction_8h.html">AMDGPUMachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af6cea763d2ec952c9fade36fb0ff6d27"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af6cea763d2ec952c9fade36fb0ff6d27">llvm::SIMachineFunctionInfo::addPrivateSegmentWaveByteOffset</a></div><div class="ttdeci">unsigned addPrivateSegmentWaveByteOffset()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00580">SIMachineFunctionInfo.h:580</a></div></div>
<div class="ttc" id="ELFYAML_8cpp_html_a6758b75613367d766fc135ce2085a4eb"><div class="ttname"><a href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a></div><div class="ttdeci">IO &amp; YamlIO</div><div class="ttdef"><b>Definition:</b> <a href="ELFYAML_8cpp_source.html#l00973">ELFYAML.cpp:973</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac2b1b981564b7bc1ec1160675c3ebb90"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac2b1b981564b7bc1ec1160675c3ebb90">llvm::SIMachineFunctionInfo::getNumUserSGPRs</a></div><div class="ttdeci">unsigned getNumUserSGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00685">SIMachineFunctionInfo.h:685</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_acf977dc8f629444c8cfb10454263ceaf"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#acf977dc8f629444c8cfb10454263ceaf">llvm::SIMachineFunctionInfo::getImagePSV</a></div><div class="ttdeci">const AMDGPUImagePseudoSourceValue * getImagePSV(const SIInstrInfo &amp;TII, const Value *ImgRsrc)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00884">SIMachineFunctionInfo.h:884</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a9535cea93ea1d71e9242a6456cbe64e8"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9535cea93ea1d71e9242a6456cbe64e8">llvm::SIMachineFunctionInfo::getGDSSize</a></div><div class="ttdeci">unsigned getGDSSize() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00681">SIMachineFunctionInfo.h:681</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a8c763732274484a7b3d2a94a98b97d3e"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a8c763732274484a7b3d2a94a98b97d3e">llvm::yaml::SIArgument::~SIArgument</a></div><div class="ttdeci">~SIArgument()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00147">SIMachineFunctionInfo.h:147</a></div></div>
<div class="ttc" id="AMDGPUArgumentUsageInfo_8h_html"><div class="ttname"><a href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a0ecfadb60fa955d669e8d7a0ad505c5b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a0ecfadb60fa955d669e8d7a0ad505c5b">llvm::SIMachineFunctionInfo::getNumPreloadedSGPRs</a></div><div class="ttdeci">unsigned getNumPreloadedSGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00689">SIMachineFunctionInfo.h:689</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a415bc5b0844c5ed75f12a49aad425bbc"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a415bc5b0844c5ed75f12a49aad425bbc">llvm::SIMachineFunctionInfo::hasWorkGroupIDZ</a></div><div class="ttdeci">bool hasWorkGroupIDZ() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00623">SIMachineFunctionInfo.h:623</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab7b8e4716df2696376e6fc50f721c5d1"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab7b8e4716df2696376e6fc50f721c5d1">llvm::SIMachineFunctionInfo::getTIDReg</a></div><div class="ttdeci">unsigned getTIDReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00522">SIMachineFunctionInfo.h:522</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_aaf94e49aaa7a9c033bb73e45f3d491c2"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#aaf94e49aaa7a9c033bb73e45f3d491c2">llvm::AMDGPUFunctionArgInfo::QueuePtr</a></div><div class="ttdeci">ArgDescriptor QueuePtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00126">AMDGPUArgumentUsageInfo.h:126</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ae747b1bb20161699442a10c32d1c83fc"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ae747b1bb20161699442a10c32d1c83fc">llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr</a></div><div class="ttdeci">ArgDescriptor ImplicitBufferPtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00144">AMDGPUArgumentUsageInfo.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a12ca178452a579ce5e3a77d039ff4cb3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a12ca178452a579ce5e3a77d039ff4cb3">llvm::SIMachineFunctionInfo::setWorkItemIDY</a></div><div class="ttdeci">void setWorkItemIDY(ArgDescriptor Arg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00572">SIMachineFunctionInfo.h:572</a></div></div>
<div class="ttc" id="namespacellvm_html_a162c90bc179a6359438d060722bee35f"><div class="ttname"><a href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">llvm::operator==</a></div><div class="ttdeci">bool operator==(uint64_t V1, const APInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l02024">APInt.h:2024</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac77acc7221dac4ad76f029d95ad1a40c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac77acc7221dac4ad76f029d95ad1a40c">llvm::SIMachineFunctionInfo::getVGPRSpillAGPRs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getVGPRSpillAGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00505">SIMachineFunctionInfo.h:505</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR_html_a9fb84d7372e08348c426a159efa8283d"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SGPRSpillVGPRCSR.html#a9fb84d7372e08348c426a159efa8283d">llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI</a></div><div class="ttdeci">Optional&lt; int &gt; FI</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00448">SIMachineFunctionInfo.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUBufferPseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1AMDGPUBufferPseudoSourceValue.html">llvm::AMDGPUBufferPseudoSourceValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00071">SIMachineFunctionInfo.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5d0de8c6fe63f5731a6aa3a47366cebc"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5d0de8c6fe63f5731a6aa3a47366cebc">llvm::SIMachineFunctionInfo::setBytesInStackArgArea</a></div><div class="ttdeci">void setBytesInStackArgArea(unsigned Bytes)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00529">SIMachineFunctionInfo.h:529</a></div></div>
<div class="ttc" id="MIRYamlMapping_8h_html"><div class="ttname"><a href="MIRYamlMapping_8h.html">MIRYamlMapping.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aa2c79319dfc91576e6f1ce1c2d56188d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa2c79319dfc91576e6f1ce1c2d56188d">llvm::SIMachineFunctionInfo::addWorkGroupIDX</a></div><div class="ttdeci">unsigned addWorkGroupIDX()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00543">SIMachineFunctionInfo.h:543</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUBufferPseudoSourceValue_html_a79220210c2a1b809bb47ec4d1408bdb5"><div class="ttname"><a href="classllvm_1_1AMDGPUBufferPseudoSourceValue.html#a79220210c2a1b809bb47ec4d1408bdb5">llvm::AMDGPUBufferPseudoSourceValue::AMDGPUBufferPseudoSourceValue</a></div><div class="ttdeci">AMDGPUBufferPseudoSourceValue(const TargetInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00073">SIMachineFunctionInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a6a166f292322b62e18b1b16a9e7b5170"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a6a166f292322b62e18b1b16a9e7b5170">llvm::SIMachineFunctionInfo::getWorkGroupIDSGPR</a></div><div class="ttdeci">unsigned getWorkGroupIDSGPR(unsigned Dim) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00856">SIMachineFunctionInfo.h:856</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259eaf2ce2f2cea9331c4da3654d7560f2848"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaf2ce2f2cea9331c4da3654d7560f2848">llvm::PseudoSourceValue::TargetCustom</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00046">PseudoSourceValue.h:46</a></div></div>
<div class="ttc" id="Optional_8h_html"><div class="ttname"><a href="Optional_8h.html">Optional.h</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMode_html_a42214d83242c5f5e43b873b16e7eefc9"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMode.html#a42214d83242c5f5e43b873b16e7eefc9">llvm::yaml::SIMode::FP64FP16Denormals</a></div><div class="ttdeci">bool FP64FP16Denormals</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00240">SIMachineFunctionInfo.h:240</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8282213e6bdff9e56f55bc3feed3a500"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8282213e6bdff9e56f55bc3feed3a500">llvm::SIMachineFunctionInfo::FramePointerSaveIndex</a></div><div class="ttdeci">Optional&lt; int &gt; FramePointerSaveIndex</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00484">SIMachineFunctionInfo.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgumentInfo_html_a2c2514395848034d65974f04bc8b77da"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a2c2514395848034d65974f04bc8b77da">llvm::yaml::SIArgumentInfo::WorkGroupIDX</a></div><div class="ttdeci">Optional&lt; SIArgument &gt; WorkGroupIDX</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00195">SIMachineFunctionInfo.h:195</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_ade7132a796d315b462bdc59fb10d3a99"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ade7132a796d315b462bdc59fb10d3a99">llvm::yaml::SIMachineFunctionInfo::Mode</a></div><div class="ttdeci">SIMode Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00284">SIMachineFunctionInfo.h:284</a></div></div>
<div class="ttc" id="namespacellvm_html_aef02dfc540ca4772b06c23884df705e6a472abfae8142fdb6f39d081303e8af85"><div class="ttname"><a href="namespacellvm.html#aef02dfc540ca4772b06c23884df705e6a472abfae8142fdb6f39d081303e8af85">llvm::DenormalMode::IEEE</a></div><div class="ttdoc">IEEE-754 denormal numbers preserved. </div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a01a339290c69fb3d5f974dc06d8100f4"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a01a339290c69fb3d5f974dc06d8100f4">llvm::SIMachineFunctionInfo::hasNonSpillStackObjects</a></div><div class="ttdeci">bool hasNonSpillStackObjects() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00763">SIMachineFunctionInfo.h:763</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a70091a1882ba04a886fe9682150cef57"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">llvm::SIMachineFunctionInfo::getPreloadedReg</a></div><div class="ttdeci">Register getPreloadedReg(AMDGPUFunctionArgInfo::PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00668">SIMachineFunctionInfo.h:668</a></div></div>
<div class="ttc" id="namespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Wrapper function around std::find to detect if an element exists in a container. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01241">STLExtras.h:1241</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUPseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1AMDGPUPseudoSourceValue.html">llvm::AMDGPUPseudoSourceValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00043">SIMachineFunctionInfo.h:43</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:39 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
