{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669695628106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669695628117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 01:20:28 2022 " "Processing started: Tue Nov 29 01:20:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669695628117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695628117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fuzzy_1 -c Fuzzy_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695628117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669695628846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669695628847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados.v 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estados.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_estados " "Found entity 1: maquina_estados" {  } { { "maquina_estados.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/maquina_estados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuzzy_1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fuzzy_1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fuzzy_1_tb " "Found entity 1: Fuzzy_1_tb" {  } { { "Fuzzy_1_tb.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_fuzzificador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bloco_fuzzificador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_fuzzificador_TB " "Found entity 1: bloco_fuzzificador_TB" {  } { { "bloco_fuzzificador_TB.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/bloco_fuzzificador_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_fuzzificador.v 1 1 " "Found 1 design units, including 1 entities, in source file bloco_fuzzificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_fuzzificador " "Found entity 1: bloco_fuzzificador" {  } { { "bloco_fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/bloco_fuzzificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuzzy_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fuzzy_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fuzzy_1 " "Found entity 1: Fuzzy_1" {  } { { "Fuzzy_1.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/ffd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffds.v 1 1 " "Found 1 design units, including 1 entities, in source file ffds.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffds " "Found entity 1: ffds" {  } { { "ffds.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/ffds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle_regras.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle_regras.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_controle_regras " "Found entity 1: Unidade_controle_regras" {  } { { "Unidade_controle_regras.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_controle_regras.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_x_pos.v 1 1 " "Found 1 design units, including 1 entities, in source file soma_x_pos.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma_X_pos " "Found entity 1: soma_X_pos" {  } { { "soma_X_pos.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/soma_X_pos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_total.v 1 1 " "Found 1 design units, including 1 entities, in source file soma_total.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma_total " "Found entity 1: soma_total" {  } { { "soma_total.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/soma_total.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.v 1 1 " "Found 1 design units, including 1 entities, in source file soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "soma.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/soma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4canais_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4canais_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4CANAIS_4b " "Found entity 1: mux_4CANAIS_4b" {  } { { "mux_4CANAIS_4b.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/mux_4CANAIS_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4b_u_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4b_u_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4b_U_reg " "Found entity 1: mux4b_U_reg" {  } { { "mux4b_U_reg.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/mux4b_U_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr_defuzzy.v 1 1 " "Found 1 design units, including 1 entities, in source file tr_defuzzy.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR_defuzzy " "Found entity 1: TR_defuzzy" {  } { { "TR_defuzzy.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador_saida " "Found entity 1: Registrador_saida" {  } { { "Registrador_saida.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Registrador_saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_regras.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_regras.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_regras " "Found entity 1: Unidade_regras" {  } { { "Unidade_regras.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640413 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux8b_U_reg.v " "Can't analyze file -- file mux8b_U_reg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669695640425 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_8CANAIS_8b.v " "Can't analyze file -- file mux_8CANAIS_8b.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669695640435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inferencia.v 1 1 " "Found 1 design units, including 1 entities, in source file inferencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 inferencia " "Found entity 1: inferencia" {  } { { "inferencia.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/inferencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuzzificador.v 1 1 " "Found 1 design units, including 1 entities, in source file fuzzificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 fuzzificador " "Found entity 1: fuzzificador" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_u_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file compara_u_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 compara_U_reg " "Found entity 1: compara_U_reg" {  } { { "compara_U_reg.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/compara_U_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_maximo.v 1 1 " "Found 1 design units, including 1 entities, in source file compara_maximo.v" { { "Info" "ISGN_ENTITY_NAME" "1 compara_Maximo " "Found entity 1: compara_Maximo" {  } { { "compara_Maximo.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/compara_Maximo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640483 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "codificador_inferencia.v(20) " "Verilog HDL warning at codificador_inferencia.v(20): extended using \"x\" or \"z\"" {  } { { "codificador_inferencia.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/codificador_inferencia.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669695640492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador_inferencia.v 1 1 " "Found 1 design units, including 1 entities, in source file codificador_inferencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 codificador_inferencia " "Found entity 1: codificador_inferencia" {  } { { "codificador_inferencia.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/codificador_inferencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "codificador.v(17) " "Verilog HDL warning at codificador.v(17): extended using \"x\" or \"z\"" {  } { { "codificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/codificador.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669695640505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador.v 1 1 " "Found 1 design units, including 1 entities, in source file codificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "codificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/codificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_defuzzy.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd_defuzzy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_defuzzy " "Found entity 1: ffd_defuzzy" {  } { { "ffd_defuzzy.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/ffd_defuzzy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695640533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695640533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fuzzy_1 " "Elaborating entity \"Fuzzy_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669695641275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_fuzzificador bloco_fuzzificador:U1 " "Elaborating entity \"bloco_fuzzificador\" for hierarchy \"bloco_fuzzificador:U1\"" {  } { { "Fuzzy_1.v" "U1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffds bloco_fuzzificador:U1\|ffds:ENTRADA01 " "Elaborating entity \"ffds\" for hierarchy \"bloco_fuzzificador:U1\|ffds:ENTRADA01\"" {  } { { "bloco_fuzzificador.v" "ENTRADA01" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/bloco_fuzzificador.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuzzificador bloco_fuzzificador:U1\|fuzzificador:in1 " "Elaborating entity \"fuzzificador\" for hierarchy \"bloco_fuzzificador:U1\|fuzzificador:in1\"" {  } { { "bloco_fuzzificador.v" "in1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/bloco_fuzzificador.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(23) " "Verilog HDL assignment warning at fuzzificador.v(23): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641367 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(27) " "Verilog HDL assignment warning at fuzzificador.v(27): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641367 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(34) " "Verilog HDL assignment warning at fuzzificador.v(34): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641367 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(38) " "Verilog HDL assignment warning at fuzzificador.v(38): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641367 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(45) " "Verilog HDL assignment warning at fuzzificador.v(45): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641368 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(49) " "Verilog HDL assignment warning at fuzzificador.v(49): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641368 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(56) " "Verilog HDL assignment warning at fuzzificador.v(56): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641368 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(60) " "Verilog HDL assignment warning at fuzzificador.v(60): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641368 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(67) " "Verilog HDL assignment warning at fuzzificador.v(67): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641368 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(71) " "Verilog HDL assignment warning at fuzzificador.v(71): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641368 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(79) " "Verilog HDL assignment warning at fuzzificador.v(79): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641368 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(83) " "Verilog HDL assignment warning at fuzzificador.v(83): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641368 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuzzificador bloco_fuzzificador:U1\|fuzzificador:in2 " "Elaborating entity \"fuzzificador\" for hierarchy \"bloco_fuzzificador:U1\|fuzzificador:in2\"" {  } { { "bloco_fuzzificador.v" "in2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/bloco_fuzzificador.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(23) " "Verilog HDL assignment warning at fuzzificador.v(23): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641382 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(27) " "Verilog HDL assignment warning at fuzzificador.v(27): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641382 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(34) " "Verilog HDL assignment warning at fuzzificador.v(34): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641382 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(38) " "Verilog HDL assignment warning at fuzzificador.v(38): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641382 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(45) " "Verilog HDL assignment warning at fuzzificador.v(45): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641382 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(49) " "Verilog HDL assignment warning at fuzzificador.v(49): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641382 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(56) " "Verilog HDL assignment warning at fuzzificador.v(56): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641382 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(60) " "Verilog HDL assignment warning at fuzzificador.v(60): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641382 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(67) " "Verilog HDL assignment warning at fuzzificador.v(67): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641382 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(71) " "Verilog HDL assignment warning at fuzzificador.v(71): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641383 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(79) " "Verilog HDL assignment warning at fuzzificador.v(79): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641383 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(83) " "Verilog HDL assignment warning at fuzzificador.v(83): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695641383 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_controle_regras Unidade_controle_regras:U2 " "Elaborating entity \"Unidade_controle_regras\" for hierarchy \"Unidade_controle_regras:U2\"" {  } { { "Fuzzy_1.v" "U2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina_estados Unidade_controle_regras:U2\|maquina_estados:I1 " "Elaborating entity \"maquina_estados\" for hierarchy \"Unidade_controle_regras:U2\|maquina_estados:I1\"" {  } { { "Unidade_controle_regras.v" "I1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_controle_regras.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inferencia inferencia:U3 " "Elaborating entity \"inferencia\" for hierarchy \"inferencia:U3\"" {  } { { "Fuzzy_1.v" "U3" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_regras inferencia:U3\|Unidade_regras:UP " "Elaborating entity \"Unidade_regras\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\"" {  } { { "inferencia.v" "UP" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/inferencia.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4b_U_reg inferencia:U3\|Unidade_regras:UP\|mux4b_U_reg:A " "Elaborating entity \"mux4b_U_reg\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|mux4b_U_reg:A\"" {  } { { "Unidade_regras.v" "A" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641428 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux4b_U_reg.v(9) " "Verilog HDL Case Statement information at mux4b_U_reg.v(9): all case item expressions in this case statement are onehot" {  } { { "mux4b_U_reg.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/mux4b_U_reg.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1669695641434 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|mux4b_U_reg:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara_U_reg inferencia:U3\|Unidade_regras:UP\|compara_U_reg:minimo " "Elaborating entity \"compara_U_reg\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|compara_U_reg:minimo\"" {  } { { "Unidade_regras.v" "minimo" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara_Maximo inferencia:U3\|Unidade_regras:UP\|compara_Maximo:U2 " "Elaborating entity \"compara_Maximo\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|compara_Maximo:U2\"" {  } { { "Unidade_regras.v" "U2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_saida inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3 " "Elaborating entity \"Registrador_saida\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\"" {  } { { "Unidade_regras.v" "U3" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|ffd:zero " "Elaborating entity \"ffd\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|ffd:zero\"" {  } { { "Registrador_saida.v" "zero" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Registrador_saida.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador_inferencia inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|codificador_inferencia:cod " "Elaborating entity \"codificador_inferencia\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|codificador_inferencia:cod\"" {  } { { "Registrador_saida.v" "cod" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Registrador_saida.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641503 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst codificador_inferencia.v(8) " "Verilog HDL Always Construct warning at codificador_inferencia.v(8): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "codificador_inferencia.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/codificador_inferencia.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669695641506 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|Registrador_saida:U3|codificador_inferencia:cod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4CANAIS_4b inferencia:U3\|Unidade_regras:UP\|mux_4CANAIS_4b:U4 " "Elaborating entity \"mux_4CANAIS_4b\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|mux_4CANAIS_4b:U4\"" {  } { { "Unidade_regras.v" "U4" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador inferencia:U3\|codificador:Cod " "Elaborating entity \"codificador\" for hierarchy \"inferencia:U3\|codificador:Cod\"" {  } { { "inferencia.v" "Cod" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/inferencia.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR_defuzzy TR_defuzzy:U4 " "Elaborating entity \"TR_defuzzy\" for hierarchy \"TR_defuzzy:U4\"" {  } { { "Fuzzy_1.v" "U4" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma TR_defuzzy:U4\|soma:s1 " "Elaborating entity \"soma\" for hierarchy \"TR_defuzzy:U4\|soma:s1\"" {  } { { "TR_defuzzy.v" "s1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_X_pos TR_defuzzy:U4\|soma_X_pos:x1 " "Elaborating entity \"soma_X_pos\" for hierarchy \"TR_defuzzy:U4\|soma_X_pos:x1\"" {  } { { "TR_defuzzy.v" "x1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_total TR_defuzzy:U4\|soma_total:x2 " "Elaborating entity \"soma_total\" for hierarchy \"TR_defuzzy:U4\|soma_total:x2\"" {  } { { "TR_defuzzy.v" "x2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_defuzzy TR_defuzzy:U4\|ffd_defuzzy:ff1 " "Elaborating entity \"ffd_defuzzy\" for hierarchy \"TR_defuzzy:U4\|ffd_defuzzy:ff1\"" {  } { { "TR_defuzzy.v" "ff1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695641643 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 cod 7 3 " "Port \"ordered port 0\" on the entity instantiation of \"cod\" is connected to a signal of width 7. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "Registrador_saida.v" "cod" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Registrador_saida.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1669695641737 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|Registrador_saida:U3|codificador_inferencia:cod"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inferencia:U3\|codigo_pos_mem\[2\] " "Net \"inferencia:U3\|codigo_pos_mem\[2\]\" is missing source, defaulting to GND" {  } { { "inferencia.v" "codigo_pos_mem\[2\]" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/inferencia.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669695641743 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1669695641743 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div6\"" {  } { { "fuzzificador.v" "Div6" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div2\"" {  } { { "fuzzificador.v" "Div2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div3\"" {  } { { "fuzzificador.v" "Div3" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div0\"" {  } { { "fuzzificador.v" "Div0" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div6\"" {  } { { "fuzzificador.v" "Div6" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div2\"" {  } { { "fuzzificador.v" "Div2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div3\"" {  } { { "fuzzificador.v" "Div3" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div0\"" {  } { { "fuzzificador.v" "Div0" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TR_defuzzy:U4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TR_defuzzy:U4\|Div0\"" {  } { { "TR_defuzzy.v" "Div0" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div1\"" {  } { { "fuzzificador.v" "Div1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div4\"" {  } { { "fuzzificador.v" "Div4" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div5\"" {  } { { "fuzzificador.v" "Div5" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div7\"" {  } { { "fuzzificador.v" "Div7" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div1\"" {  } { { "fuzzificador.v" "Div1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div4\"" {  } { { "fuzzificador.v" "Div4" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div5\"" {  } { { "fuzzificador.v" "Div5" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div7\"" {  } { { "fuzzificador.v" "Div7" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695659825 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669695659825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div6\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695660019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div6 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660020 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695660020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695660123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695660123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695660161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695660161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695660246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695660246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695660365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695660365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695660477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695660477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div2\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695660530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div2 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660530 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695660530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695660729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695660729 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695660729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695660845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695660845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695660901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695660901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695660985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695660985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695661045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661045 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695661045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div3\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695661104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div3 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661104 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695661104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div0\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695661164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div0 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661164 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695661164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR_defuzzy:U4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TR_defuzzy:U4\|lpm_divide:Div0\"" {  } { { "TR_defuzzy.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695661228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR_defuzzy:U4\|lpm_divide:Div0 " "Instantiated megafunction \"TR_defuzzy:U4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661230 ""}  } { { "TR_defuzzy.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695661230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695661296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695661296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695661358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695661358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695661428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695661428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div1\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695661503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div1 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661503 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695661503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div7\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695661738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div7 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661738 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695661738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div4\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695661892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div4 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695661892 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695661892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div7\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695662048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div7 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695662048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695662048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695662048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695662048 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695662048 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669695663466 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ffds.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/ffds.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669695663593 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669695663593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669695669006 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|op_8~4 " "Logic cell \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|op_8~4\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695671312 ""} { "Info" "ISCL_SCL_CELL_NAME" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[2\]~12 " "Logic cell \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[2\]~12\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_18_result_int\[2\]~12" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695671312 ""} { "Info" "ISCL_SCL_CELL_NAME" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[1\]~14 " "Logic cell \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[1\]~14\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_18_result_int\[1\]~14" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695671312 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1669695671312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/output_files/Fuzzy_1.map.smsg " "Generated suppressed messages file C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/output_files/Fuzzy_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695671501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669695672105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695672105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6377 " "Implemented 6377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669695672618 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669695672618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6338 " "Implemented 6338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669695672618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669695672618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669695672681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 01:21:12 2022 " "Processing ended: Tue Nov 29 01:21:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669695672681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669695672681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669695672681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695672681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669695674256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669695674262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 01:21:13 2022 " "Processing started: Tue Nov 29 01:21:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669695674262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669695674262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669695674262 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669695674422 ""}
{ "Info" "0" "" "Project  = Fuzzy_1" {  } {  } 0 0 "Project  = Fuzzy_1" 0 0 "Fitter" 0 0 1669695674423 ""}
{ "Info" "0" "" "Revision = Fuzzy_1" {  } {  } 0 0 "Revision = Fuzzy_1" 0 0 "Fitter" 0 0 1669695674423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669695674551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669695674552 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Fuzzy_1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Fuzzy_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669695674578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669695674660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669695674660 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669695674968 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669695674979 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669695675297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669695675297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669695675297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669695675297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669695675297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669695675297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669695675297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669695675297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669695675297 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669695675297 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 12514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669695675312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 12516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669695675312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 12518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669695675312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 12520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669695675312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 12522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669695675312 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669695675312 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669695675324 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669695676641 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Fuzzy_1.sdc " "Synopsys Design Constraints File file not found: 'Fuzzy_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669695677107 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669695677109 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669695677135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669695677135 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669695677135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_0~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_0~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669695677367 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~5 " "Destination node Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~5" {  } { { "maquina_estados.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/maquina_estados.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669695677367 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~6 " "Destination node Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~6" {  } { { "maquina_estados.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/maquina_estados.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669695677367 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~7 " "Destination node Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~7" {  } { { "maquina_estados.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/maquina_estados.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669695677367 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669695677367 ""}  } { { "Fuzzy_1.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 12493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669695677367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual.END~0  " "Automatically promoted node Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual.END~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669695677367 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~65 " "Destination node Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~65" {  } { { "maquina_estados.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/maquina_estados.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 8093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669695677367 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inferencia:U3\|codificador:Cod\|codigo\[1\]~1 " "Destination node inferencia:U3\|codificador:Cod\|codigo\[1\]~1" {  } { { "codificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/codificador.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 11288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669695677367 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sclk_int~output " "Destination node Sclk_int~output" {  } { { "Fuzzy_1.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 12479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669695677367 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669695677367 ""}  } { { "maquina_estados.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/maquina_estados.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669695677367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Srst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Srst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669695677367 ""}  } { { "Fuzzy_1.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 0 { 0 ""} 0 12491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669695677367 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669695677739 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669695677740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669695677740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669695677742 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669695677742 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669695677743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669695677743 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669695677743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669695677851 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669695677852 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669695677852 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 2.5V 17 20 0 " "Number of I/O pins in group: 37 (unused VREF, 2.5V VCCIO, 17 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1669695677856 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1669695677856 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1669695677856 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669695677857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669695677857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669695677857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669695677857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669695677857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669695677857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669695677857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669695677857 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1669695677857 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1669695677857 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669695678328 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669695678348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669695680037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669695680748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669695680797 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669695695470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669695695470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669695696572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669695703008 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669695703008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669695712034 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669695712034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669695712037 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.47 " "Total time spent on timing analysis during the Fitter is 4.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669695712293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669695712350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669695713094 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669695713096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669695713704 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669695714847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/output_files/Fuzzy_1.fit.smsg " "Generated suppressed messages file C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/output_files/Fuzzy_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669695716581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6378 " "Peak virtual memory: 6378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669695717818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 01:21:57 2022 " "Processing ended: Tue Nov 29 01:21:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669695717818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669695717818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669695717818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669695717818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669695719213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669695719223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 01:21:59 2022 " "Processing started: Tue Nov 29 01:21:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669695719223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669695719223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669695719224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669695719633 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669695721607 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669695721717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669695722026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 01:22:02 2022 " "Processing ended: Tue Nov 29 01:22:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669695722026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669695722026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669695722026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669695722026 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669695722697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669695723415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669695723421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 01:22:03 2022 " "Processing started: Tue Nov 29 01:22:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669695723421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669695723421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Fuzzy_1 -c Fuzzy_1 " "Command: quartus_sta Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669695723421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669695723581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669695723972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669695723973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695724042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695724042 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Fuzzy_1.sdc " "Synopsys Design Constraints File file not found: 'Fuzzy_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669695724526 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695724526 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " "create_clock -period 1.000 -name Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669695724538 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_0 clk_0 " "create_clock -period 1.000 -name clk_0 clk_0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669695724538 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669695724538 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669695724551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669695724551 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669695724553 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669695724563 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669695724642 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669695724642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -65.231 " "Worst-case setup slack is -65.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.231           -3280.298 clk_0  " "  -65.231           -3280.298 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -52.835            -339.961 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "  -52.835            -339.961 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695724645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.855 " "Worst-case hold slack is 0.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.855               0.000 clk_0  " "    0.855               0.000 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "    1.512               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695724657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.768 " "Worst-case recovery slack is -3.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.768            -178.321 clk_0  " "   -3.768            -178.321 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695724662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.558 " "Worst-case removal slack is 1.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.558               0.000 clk_0  " "    1.558               0.000 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695724667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.820 clk_0  " "   -3.000             -69.820 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "   -1.285             -30.840 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695724669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695724669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669695724911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669695724931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669695725337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669695725466 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669695725488 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669695725488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -59.058 " "Worst-case setup slack is -59.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.058           -2965.795 clk_0  " "  -59.058           -2965.795 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.543            -306.124 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "  -47.543            -306.124 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695725492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.796 " "Worst-case hold slack is 0.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 clk_0  " "    0.796               0.000 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.363               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "    1.363               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695725509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.382 " "Worst-case recovery slack is -3.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.382            -160.070 clk_0  " "   -3.382            -160.070 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695725513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.508 " "Worst-case removal slack is 1.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.508               0.000 clk_0  " "    1.508               0.000 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695725519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.820 clk_0  " "   -3.000             -69.820 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "   -1.285             -30.840 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695725522 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669695725752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669695725845 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669695725855 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669695725855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.507 " "Worst-case setup slack is -31.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.507           -1583.244 clk_0  " "  -31.507           -1583.244 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.612            -164.149 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "  -25.612            -164.149 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695725861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk_0  " "    0.147               0.000 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "    0.921               0.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695725875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.415 " "Worst-case recovery slack is -1.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415             -66.267 clk_0  " "   -1.415             -66.267 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695725883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.540 " "Worst-case removal slack is 0.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 clk_0  " "    0.540               0.000 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695725890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.065 clk_0  " "   -3.000             -58.065 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4  " "   -1.000             -24.000 Unidade_controle_regras:U2\|maquina_estados:I1\|estado_atual~4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669695725893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669695725893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669695726394 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669695726403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669695726468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 01:22:06 2022 " "Processing ended: Tue Nov 29 01:22:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669695726468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669695726468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669695726468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669695726468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669695727649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669695727658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 01:22:07 2022 " "Processing started: Tue Nov 29 01:22:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669695727658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669695727658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669695727658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669695728341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Fuzzy_1.vo C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/simulation/modelsim/ simulation " "Generated file Fuzzy_1.vo in folder \"C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669695728871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669695728930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 01:22:08 2022 " "Processing ended: Tue Nov 29 01:22:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669695728930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669695728930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669695728930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669695728930 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669695729605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669695756931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669695756938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 01:22:36 2022 " "Processing started: Tue Nov 29 01:22:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669695756938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669695756938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Fuzzy_1 -c Fuzzy_1 --netlist_type=sgate " "Command: quartus_npp Fuzzy_1 -c Fuzzy_1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669695756938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1669695757135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669695757196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 01:22:37 2022 " "Processing ended: Tue Nov 29 01:22:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669695757196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669695757196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669695757196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669695757196 ""}
