Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 19 05:09:19 2021
| Host         : CCB-011 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file smvp_systolic_top_timing_summary_routed.rpt -pb smvp_systolic_top_timing_summary_routed.pb -rpx smvp_systolic_top_timing_summary_routed.rpx -warn_on_violation
| Design       : smvp_systolic_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.384        0.000                      0                 4870        0.029        0.000                      0                 4870        4.500        0.000                       0                  3164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.384        0.000                      0                 4870        0.029        0.000                      0                 4870        4.500        0.000                       0                  3164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[30].sel_add/i_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.930ns (23.571%)  route 3.016ns (76.429%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.548     5.069    genblk1[4].genblk1[29].sel_add/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/Q
                         net (fo=7, routed)           1.603     7.128    genblk1[4].genblk1[29].sel_add/i_xfer[30][4][0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.146     7.274 f  genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147/O
                         net (fo=4, routed)           0.763     8.036    genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.364 r  genblk1[4].genblk1[29].sel_add/i_out[7]_i_1__147/O
                         net (fo=9, routed)           0.650     9.014    genblk1[4].genblk1[30].sel_add/i_out_reg[7]_0
    SLICE_X30Y85         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.430    14.771    genblk1[4].genblk1[30].sel_add/clk_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[2]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X30Y85         FDRE (Setup_fdre_C_R)       -0.524    14.398    genblk1[4].genblk1[30].sel_add/i_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[30].sel_add/i_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.930ns (23.571%)  route 3.016ns (76.429%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.548     5.069    genblk1[4].genblk1[29].sel_add/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/Q
                         net (fo=7, routed)           1.603     7.128    genblk1[4].genblk1[29].sel_add/i_xfer[30][4][0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.146     7.274 f  genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147/O
                         net (fo=4, routed)           0.763     8.036    genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.364 r  genblk1[4].genblk1[29].sel_add/i_out[7]_i_1__147/O
                         net (fo=9, routed)           0.650     9.014    genblk1[4].genblk1[30].sel_add/i_out_reg[7]_0
    SLICE_X30Y85         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.430    14.771    genblk1[4].genblk1[30].sel_add/clk_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[3]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X30Y85         FDRE (Setup_fdre_C_R)       -0.524    14.398    genblk1[4].genblk1[30].sel_add/i_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[30].sel_add/i_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.930ns (23.571%)  route 3.016ns (76.429%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.548     5.069    genblk1[4].genblk1[29].sel_add/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/Q
                         net (fo=7, routed)           1.603     7.128    genblk1[4].genblk1[29].sel_add/i_xfer[30][4][0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.146     7.274 f  genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147/O
                         net (fo=4, routed)           0.763     8.036    genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.364 r  genblk1[4].genblk1[29].sel_add/i_out[7]_i_1__147/O
                         net (fo=9, routed)           0.650     9.014    genblk1[4].genblk1[30].sel_add/i_out_reg[7]_0
    SLICE_X30Y85         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.430    14.771    genblk1[4].genblk1[30].sel_add/clk_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[4]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X30Y85         FDRE (Setup_fdre_C_R)       -0.524    14.398    genblk1[4].genblk1[30].sel_add/i_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[30].sel_add/i_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.930ns (23.571%)  route 3.016ns (76.429%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.548     5.069    genblk1[4].genblk1[29].sel_add/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/Q
                         net (fo=7, routed)           1.603     7.128    genblk1[4].genblk1[29].sel_add/i_xfer[30][4][0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.146     7.274 f  genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147/O
                         net (fo=4, routed)           0.763     8.036    genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.364 r  genblk1[4].genblk1[29].sel_add/i_out[7]_i_1__147/O
                         net (fo=9, routed)           0.650     9.014    genblk1[4].genblk1[30].sel_add/i_out_reg[7]_0
    SLICE_X30Y85         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.430    14.771    genblk1[4].genblk1[30].sel_add/clk_IBUF_BUFG
    SLICE_X30Y85         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[5]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X30Y85         FDRE (Setup_fdre_C_R)       -0.524    14.398    genblk1[4].genblk1[30].sel_add/i_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[30].sel_add/i_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.930ns (23.888%)  route 2.963ns (76.112%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.548     5.069    genblk1[4].genblk1[29].sel_add/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/Q
                         net (fo=7, routed)           1.603     7.128    genblk1[4].genblk1[29].sel_add/i_xfer[30][4][0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.146     7.274 f  genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147/O
                         net (fo=4, routed)           0.763     8.036    genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.364 r  genblk1[4].genblk1[29].sel_add/i_out[7]_i_1__147/O
                         net (fo=9, routed)           0.598     8.962    genblk1[4].genblk1[30].sel_add/i_out_reg[7]_0
    SLICE_X34Y86         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.429    14.770    genblk1[4].genblk1[30].sel_add/clk_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[0]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X34Y86         FDRE (Setup_fdre_C_R)       -0.524    14.397    genblk1[4].genblk1[30].sel_add/i_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[30].sel_add/i_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.930ns (23.888%)  route 2.963ns (76.112%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.548     5.069    genblk1[4].genblk1[29].sel_add/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/Q
                         net (fo=7, routed)           1.603     7.128    genblk1[4].genblk1[29].sel_add/i_xfer[30][4][0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.146     7.274 f  genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147/O
                         net (fo=4, routed)           0.763     8.036    genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.364 r  genblk1[4].genblk1[29].sel_add/i_out[7]_i_1__147/O
                         net (fo=9, routed)           0.598     8.962    genblk1[4].genblk1[30].sel_add/i_out_reg[7]_0
    SLICE_X34Y86         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.429    14.770    genblk1[4].genblk1[30].sel_add/clk_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[1]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X34Y86         FDRE (Setup_fdre_C_R)       -0.524    14.397    genblk1[4].genblk1[30].sel_add/i_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 genblk1[4].genblk1[20].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[21].sel_add/i_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.996ns (24.554%)  route 3.060ns (75.446%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.535     5.056    genblk1[4].genblk1[20].sel_add/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  genblk1[4].genblk1[20].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.574 f  genblk1[4].genblk1[20].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           1.579     7.153    genblk1[4].genblk1[20].sel_add/i_xfer[21][4][2]
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.152     7.305 f  genblk1[4].genblk1[20].sel_add/i_out[7]_i_3__138/O
                         net (fo=4, routed)           0.734     8.039    genblk1[4].genblk1[20].sel_add/i_out[7]_i_3__138_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  genblk1[4].genblk1[20].sel_add/i_out[7]_i_1__138/O
                         net (fo=9, routed)           0.748     9.112    genblk1[4].genblk1[21].sel_add/i_out_reg[7]_0
    SLICE_X47Y75         FDRE                                         r  genblk1[4].genblk1[21].sel_add/i_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.421    14.762    genblk1[4].genblk1[21].sel_add/clk_IBUF_BUFG
    SLICE_X47Y75         FDRE                                         r  genblk1[4].genblk1[21].sel_add/i_out_reg[2]/C
                         clock pessimism              0.272    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y75         FDRE (Setup_fdre_C_R)       -0.429    14.570    genblk1[4].genblk1[21].sel_add/i_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 genblk1[4].genblk1[20].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[21].sel_add/i_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.996ns (24.554%)  route 3.060ns (75.446%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.535     5.056    genblk1[4].genblk1[20].sel_add/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  genblk1[4].genblk1[20].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.574 f  genblk1[4].genblk1[20].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           1.579     7.153    genblk1[4].genblk1[20].sel_add/i_xfer[21][4][2]
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.152     7.305 f  genblk1[4].genblk1[20].sel_add/i_out[7]_i_3__138/O
                         net (fo=4, routed)           0.734     8.039    genblk1[4].genblk1[20].sel_add/i_out[7]_i_3__138_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  genblk1[4].genblk1[20].sel_add/i_out[7]_i_1__138/O
                         net (fo=9, routed)           0.748     9.112    genblk1[4].genblk1[21].sel_add/i_out_reg[7]_0
    SLICE_X47Y75         FDRE                                         r  genblk1[4].genblk1[21].sel_add/i_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.421    14.762    genblk1[4].genblk1[21].sel_add/clk_IBUF_BUFG
    SLICE_X47Y75         FDRE                                         r  genblk1[4].genblk1[21].sel_add/i_out_reg[3]/C
                         clock pessimism              0.272    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y75         FDRE (Setup_fdre_C_R)       -0.429    14.570    genblk1[4].genblk1[21].sel_add/i_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 genblk1[4].genblk1[20].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[21].sel_add/i_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.996ns (24.554%)  route 3.060ns (75.446%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.535     5.056    genblk1[4].genblk1[20].sel_add/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  genblk1[4].genblk1[20].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.574 f  genblk1[4].genblk1[20].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           1.579     7.153    genblk1[4].genblk1[20].sel_add/i_xfer[21][4][2]
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.152     7.305 f  genblk1[4].genblk1[20].sel_add/i_out[7]_i_3__138/O
                         net (fo=4, routed)           0.734     8.039    genblk1[4].genblk1[20].sel_add/i_out[7]_i_3__138_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.326     8.365 r  genblk1[4].genblk1[20].sel_add/i_out[7]_i_1__138/O
                         net (fo=9, routed)           0.748     9.112    genblk1[4].genblk1[21].sel_add/i_out_reg[7]_0
    SLICE_X47Y75         FDRE                                         r  genblk1[4].genblk1[21].sel_add/i_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.421    14.762    genblk1[4].genblk1[21].sel_add/clk_IBUF_BUFG
    SLICE_X47Y75         FDRE                                         r  genblk1[4].genblk1[21].sel_add/i_out_reg[4]/C
                         clock pessimism              0.272    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y75         FDRE (Setup_fdre_C_R)       -0.429    14.570    genblk1[4].genblk1[21].sel_add/i_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].genblk1[30].sel_add/i_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.930ns (23.888%)  route 2.963ns (76.112%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.548     5.069    genblk1[4].genblk1[29].sel_add/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  genblk1[4].genblk1[29].sel_add/i_out_reg[0]/Q
                         net (fo=7, routed)           1.603     7.128    genblk1[4].genblk1[29].sel_add/i_xfer[30][4][0]
    SLICE_X30Y85         LUT3 (Prop_lut3_I0_O)        0.146     7.274 f  genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147/O
                         net (fo=4, routed)           0.763     8.036    genblk1[4].genblk1[29].sel_add/i_out[7]_i_3__147_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.364 r  genblk1[4].genblk1[29].sel_add/i_out[7]_i_1__147/O
                         net (fo=9, routed)           0.598     8.962    genblk1[4].genblk1[30].sel_add/i_out_reg[7]_0
    SLICE_X35Y86         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        1.429    14.770    genblk1[4].genblk1[30].sel_add/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  genblk1[4].genblk1[30].sel_add/i_out_reg[6]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X35Y86         FDRE (Setup_fdre_C_R)       -0.429    14.492    genblk1[4].genblk1[30].sel_add/i_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 genblk1[6].genblk1[3].sel_add/i_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[4].sel_add/i_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.226ns (58.066%)  route 0.163ns (41.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.564     1.447    genblk1[6].genblk1[3].sel_add/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  genblk1[6].genblk1[3].sel_add/i_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  genblk1[6].genblk1[3].sel_add/i_out_reg[4]/Q
                         net (fo=3, routed)           0.163     1.738    genblk1[6].genblk1[3].sel_add/i_xfer[4][6][4]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.098     1.836 r  genblk1[6].genblk1[3].sel_add/i_out[5]_i_1__185/O
                         net (fo=1, routed)           0.000     1.836    genblk1[6].genblk1[4].sel_add/i_out0_0[5]
    SLICE_X29Y50         FDRE                                         r  genblk1[6].genblk1[4].sel_add/i_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.832     1.959    genblk1[6].genblk1[4].sel_add/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  genblk1[6].genblk1[4].sel_add/i_out_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     1.807    genblk1[6].genblk1[4].sel_add/i_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 genblk1[6].genblk1[3].sel_add/accum_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[3].accum/sum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (59.949%)  route 0.168ns (40.051%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.564     1.447    genblk1[6].genblk1[3].sel_add/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  genblk1[6].genblk1[3].sel_add/accum_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  genblk1[6].genblk1[3].sel_add/accum_out_reg[2]/Q
                         net (fo=1, routed)           0.168     1.756    genblk1[6].genblk1[3].accum/accum_xfer[3][7][2]
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  genblk1[6].genblk1[3].accum/sum0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.801    genblk1[6].genblk1[3].accum/sum0_carry_i_2_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.867 r  genblk1[6].genblk1[3].accum/sum0_carry/O[2]
                         net (fo=1, routed)           0.000     1.867    genblk1[6].genblk1[3].accum/p_0_in__27[2]
    SLICE_X33Y51         FDRE                                         r  genblk1[6].genblk1[3].accum/sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.830     1.958    genblk1[6].genblk1[3].accum/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  genblk1[6].genblk1[3].accum/sum_reg[2]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    genblk1[6].genblk1[3].accum/sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 genblk1[1].genblk1[0].sel_add/i_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].genblk1[1].sel_add/i_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.226ns (54.708%)  route 0.187ns (45.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.567     1.450    genblk1[1].genblk1[0].sel_add/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  genblk1[1].genblk1[0].sel_add/i_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  genblk1[1].genblk1[0].sel_add/i_out_reg[4]/Q
                         net (fo=4, routed)           0.187     1.765    genblk1[1].genblk1[0].sel_add/i_xfer[1][1][4]
    SLICE_X51Y51         LUT6 (Prop_lut6_I1_O)        0.098     1.863 r  genblk1[1].genblk1[0].sel_add/i_out[7]_i_2__29/O
                         net (fo=1, routed)           0.000     1.863    genblk1[1].genblk1[1].sel_add/i_out0_1[6]
    SLICE_X51Y51         FDRE                                         r  genblk1[1].genblk1[1].sel_add/i_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.835     1.963    genblk1[1].genblk1[1].sel_add/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  genblk1[1].genblk1[1].sel_add/i_out_reg[7]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.092     1.811    genblk1[1].genblk1[1].sel_add/i_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 genblk1[6].genblk1[13].sel_add/accum_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[13].accum/sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.250ns (55.768%)  route 0.198ns (44.232%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.557     1.440    genblk1[6].genblk1[13].sel_add/clk_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  genblk1[6].genblk1[13].sel_add/accum_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  genblk1[6].genblk1[13].sel_add/accum_out_reg[3]/Q
                         net (fo=1, routed)           0.198     1.780    genblk1[6].genblk1[13].accum/accum_xfer[13][7][3]
    SLICE_X34Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.825 r  genblk1[6].genblk1[13].accum/sum0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.825    genblk1[6].genblk1[13].accum/sum0_carry_i_1_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.889 r  genblk1[6].genblk1[13].accum/sum0_carry/O[3]
                         net (fo=1, routed)           0.000     1.889    genblk1[6].genblk1[13].accum/p_0_in__17[3]
    SLICE_X34Y64         FDRE                                         r  genblk1[6].genblk1[13].accum/sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.823     1.951    genblk1[6].genblk1[13].accum/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  genblk1[6].genblk1[13].accum/sum_reg[3]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.134     1.836    genblk1[6].genblk1[13].accum/sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 genblk1[6].genblk1[26].sel_add/accum_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[26].accum/sum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.251ns (59.663%)  route 0.170ns (40.337%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.553     1.436    genblk1[6].genblk1[26].sel_add/clk_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  genblk1[6].genblk1[26].sel_add/accum_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  genblk1[6].genblk1[26].sel_add/accum_out_reg[1]/Q
                         net (fo=1, routed)           0.170     1.747    genblk1[6].genblk1[26].accum/accum_xfer[26][7][1]
    SLICE_X33Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.792 r  genblk1[6].genblk1[26].accum/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.792    genblk1[6].genblk1[26].accum/sum0_carry_i_3_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.857 r  genblk1[6].genblk1[26].accum/sum0_carry/O[1]
                         net (fo=1, routed)           0.000     1.857    genblk1[6].genblk1[26].accum/p_0_in__4[1]
    SLICE_X33Y80         FDRE                                         r  genblk1[6].genblk1[26].accum/sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.819     1.947    genblk1[6].genblk1[26].accum/clk_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  genblk1[6].genblk1[26].accum/sum_reg[1]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.105     1.803    genblk1[6].genblk1[26].accum/sum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 genblk1[5].genblk1[1].sel_add/accum_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[1].sel_add/accum_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.189ns (44.150%)  route 0.239ns (55.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.564     1.447    genblk1[5].genblk1[1].sel_add/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  genblk1[5].genblk1[1].sel_add/accum_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  genblk1[5].genblk1[1].sel_add/accum_out_reg[3]/Q
                         net (fo=4, routed)           0.239     1.827    genblk1[5].genblk1[1].sel_add/accum_xfer[1][6][3]
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.048     1.875 r  genblk1[5].genblk1[1].sel_add/accum_out[4]_i_1__64/O
                         net (fo=1, routed)           0.000     1.875    genblk1[6].genblk1[1].sel_add/accum_out1_in_1[4]
    SLICE_X35Y50         FDRE                                         r  genblk1[6].genblk1[1].sel_add/accum_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.829     1.957    genblk1[6].genblk1[1].sel_add/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  genblk1[6].genblk1[1].sel_add/accum_out_reg[4]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.107     1.820    genblk1[6].genblk1[1].sel_add/accum_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 genblk1[5].genblk1[1].sel_add/i_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].genblk1[2].sel_add/i_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.226ns (50.637%)  route 0.220ns (49.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.563     1.446    genblk1[5].genblk1[1].sel_add/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  genblk1[5].genblk1[1].sel_add/i_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  genblk1[5].genblk1[1].sel_add/i_out_reg[4]/Q
                         net (fo=3, routed)           0.220     1.794    genblk1[5].genblk1[1].sel_add/i_xfer[2][5][4]
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.098     1.892 r  genblk1[5].genblk1[1].sel_add/i_out[5]_i_1__154/O
                         net (fo=1, routed)           0.000     1.892    genblk1[5].genblk1[2].sel_add/i_out0_1[5]
    SLICE_X34Y46         FDRE                                         r  genblk1[5].genblk1[2].sel_add/i_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.831     1.958    genblk1[5].genblk1[2].sel_add/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  genblk1[5].genblk1[2].sel_add/i_out_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121     1.830    genblk1[5].genblk1[2].sel_add/i_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 genblk1[5].genblk1[1].sel_add/i_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].genblk1[2].sel_add/i_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.230ns (50.321%)  route 0.227ns (49.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.563     1.446    genblk1[5].genblk1[1].sel_add/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  genblk1[5].genblk1[1].sel_add/i_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  genblk1[5].genblk1[1].sel_add/i_out_reg[2]/Q
                         net (fo=5, routed)           0.227     1.801    genblk1[5].genblk1[1].sel_add/i_xfer[2][5][2]
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.102     1.903 r  genblk1[5].genblk1[1].sel_add/i_out[2]_i_1__152/O
                         net (fo=1, routed)           0.000     1.903    genblk1[5].genblk1[2].sel_add/i_out0_1[2]
    SLICE_X34Y46         FDRE                                         r  genblk1[5].genblk1[2].sel_add/i_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.831     1.958    genblk1[5].genblk1[2].sel_add/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  genblk1[5].genblk1[2].sel_add/i_out_reg[2]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.131     1.840    genblk1[5].genblk1[2].sel_add/i_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 genblk1[6].genblk1[2].sel_add/accum_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[2].accum/sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.256ns (55.082%)  route 0.209ns (44.918%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.563     1.446    genblk1[6].genblk1[2].sel_add/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  genblk1[6].genblk1[2].sel_add/accum_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  genblk1[6].genblk1[2].sel_add/accum_out_reg[4]/Q
                         net (fo=1, routed)           0.209     1.796    genblk1[6].genblk1[2].accum/accum_xfer[2][7][4]
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  genblk1[6].genblk1[2].accum/sum0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.841    genblk1[6].genblk1[2].accum/sum0_carry__0_i_3_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  genblk1[6].genblk1[2].accum/sum0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.911    genblk1[6].genblk1[2].accum/p_0_in__28[4]
    SLICE_X34Y51         FDRE                                         r  genblk1[6].genblk1[2].accum/sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.829     1.957    genblk1[6].genblk1[2].accum/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  genblk1[6].genblk1[2].accum/sum_reg[4]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    genblk1[6].genblk1[2].accum/sum_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 genblk1[6].genblk1[23].sel_add/accum_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[6].genblk1[23].accum/sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.250ns (54.563%)  route 0.208ns (45.437%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.549     1.432    genblk1[6].genblk1[23].sel_add/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  genblk1[6].genblk1[23].sel_add/accum_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  genblk1[6].genblk1[23].sel_add/accum_out_reg[3]/Q
                         net (fo=1, routed)           0.208     1.781    genblk1[6].genblk1[23].accum/accum_xfer[23][7][3]
    SLICE_X34Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.826 r  genblk1[6].genblk1[23].accum/sum0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.826    genblk1[6].genblk1[23].accum/sum0_carry_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.890 r  genblk1[6].genblk1[23].accum/sum0_carry/O[3]
                         net (fo=1, routed)           0.000     1.890    genblk1[6].genblk1[23].accum/p_0_in__7[3]
    SLICE_X34Y74         FDRE                                         r  genblk1[6].genblk1[23].accum/sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3163, routed)        0.812     1.940    genblk1[6].genblk1[23].accum/clk_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  genblk1[6].genblk1[23].accum/sum_reg[3]/C
                         clock pessimism             -0.249     1.691    
    SLICE_X34Y74         FDRE (Hold_fdre_C_D)         0.134     1.825    genblk1[6].genblk1[23].accum/sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y58   big_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y60   big_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y60   big_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y61   big_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y61   big_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y61   big_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y61   big_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y62   big_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y62   big_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   genblk1[4].genblk1[1].sel_add/i_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   genblk1[4].genblk1[1].sel_add/i_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   genblk1[4].genblk1[1].sel_add/i_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   genblk1[4].genblk1[1].sel_add/i_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   genblk1[4].genblk1[1].sel_add/i_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   genblk1[5].genblk1[2].sel_add/i_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   genblk1[6].genblk1[26].accum/sum_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   genblk1[6].genblk1[26].accum/sum_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   genblk1[6].genblk1[26].accum/sum_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   genblk1[6].genblk1[26].accum/sum_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   genblk1[0].genblk1[20].sel_add/i_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   genblk1[0].genblk1[20].sel_add/i_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   genblk1[0].genblk1[20].sel_add/i_out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80   genblk1[0].genblk1[21].sel_add/i_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y64   genblk1[1].genblk1[12].sel_add/accum_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y64   genblk1[1].genblk1[12].sel_add/i_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y63   genblk1[1].genblk1[12].sel_add/i_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y63   genblk1[1].genblk1[12].sel_add/i_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y63   genblk1[1].genblk1[12].sel_add/i_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y63   genblk1[1].genblk1[12].sel_add/i_out_reg[4]/C



