{
    "DESIGN_NAME": "BM64",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "Clk",
    "CLOCK_NET": "Clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1000 1000",
    "pdk::sky130*": {
        "SYNTH_MAX_FANOUT": 6,
        "CLOCK_PERIOD": 20,
        "FP_CORE_UTIL": 18
    }
}