<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-wrde-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-wrde-defs.h</h1><a href="cvmx-wrde-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-wrde-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon wrde.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_WRDE_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_WRDE_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_BIST_STATUS CVMX_WRDE_BIST_STATUS_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRDE_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRDE_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3580050ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-wrde-defs_8h.html#a5444b4fa8ac563d93d66496c1c97de86">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_BIST_STATUS (CVMX_ADD_IO_SEG(0x00011800B3580050ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_CONTROL CVMX_WRDE_CONTROL_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRDE_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRDE_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3580000ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-wrde-defs_8h.html#abefe3407af9b751927e56bacc374198b">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_CONTROL (CVMX_ADD_IO_SEG(0x00011800B3580000ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ECC_CTRL CVMX_WRDE_ECC_CTRL_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRDE_ECC_CTRL_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRDE_ECC_CTRL not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3580060ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-wrde-defs_8h.html#a1b5e4f75093fad8f9173d3854bf0c9e4">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ECC_CTRL (CVMX_ADD_IO_SEG(0x00011800B3580060ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ECC_ENABLE CVMX_WRDE_ECC_ENABLE_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRDE_ECC_ENABLE_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRDE_ECC_ENABLE not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3580070ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-wrde-defs_8h.html#ac12e21fc087a20f2d1baad978dbc5479">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ECC_ENABLE (CVMX_ADD_IO_SEG(0x00011800B3580070ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ECC_STATUS CVMX_WRDE_ECC_STATUS_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRDE_ECC_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRDE_ECC_STATUS not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3580068ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-wrde-defs_8h.html#ae17554675b73c1600161aa6ff5511c45">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ECC_STATUS (CVMX_ADD_IO_SEG(0x00011800B3580068ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ECO CVMX_WRDE_ECO_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRDE_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRDE_ECO not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3580008ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-wrde-defs_8h.html#a11307961e457d13a846432c1d451688d">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ECO (CVMX_ADD_IO_SEG(0x00011800B3580008ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ERROR_ENABLE0 CVMX_WRDE_ERROR_ENABLE0_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRDE_ERROR_ENABLE0_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRDE_ERROR_ENABLE0 not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3580040ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-wrde-defs_8h.html#a4ab09041578c5d0498e0e4796fcbd4f6">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ERROR_ENABLE0 (CVMX_ADD_IO_SEG(0x00011800B3580040ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ERROR_SOURCE0 CVMX_WRDE_ERROR_SOURCE0_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRDE_ERROR_SOURCE0_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRDE_ERROR_SOURCE0 not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3580030ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-wrde-defs_8h.html#a6960f08c02d569efc79035ad300f2080">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_ERROR_SOURCE0 (CVMX_ADD_IO_SEG(0x00011800B3580030ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_JCFG CVMX_WRDE_JCFG_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRDE_JCFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRDE_JCFG not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3582000ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-wrde-defs_8h.html#aa2bd73fde9cd27604d400861fcf2931d">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_JCFG (CVMX_ADD_IO_SEG(0x00011800B3582000ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_STATUS CVMX_WRDE_STATUS_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRDE_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRDE_STATUS not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3580018ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-wrde-defs_8h.html#aa923712590ad5aafa563ee79987ae89b">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRDE_STATUS (CVMX_ADD_IO_SEG(0x00011800B3580018ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00166"></a>00166 <span class="comment">/**</span>
<a name="l00167"></a>00167 <span class="comment"> * cvmx_wrde_bist_status</span>
<a name="l00168"></a>00168 <span class="comment"> *</span>
<a name="l00169"></a>00169 <span class="comment"> * This register indicates BIST status.</span>
<a name="l00170"></a>00170 <span class="comment"> *</span>
<a name="l00171"></a>00171 <span class="comment"> */</span>
<a name="l00172"></a><a class="code" href="unioncvmx__wrde__bist__status.html">00172</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__bist__status.html" title="cvmx_wrde_bist_status">cvmx_wrde_bist_status</a> {
<a name="l00173"></a><a class="code" href="unioncvmx__wrde__bist__status.html#a50a94d0ebb0fcd4854a7388e8508b1e1">00173</a>     uint64_t <a class="code" href="unioncvmx__wrde__bist__status.html#a50a94d0ebb0fcd4854a7388e8508b1e1">u64</a>;
<a name="l00174"></a><a class="code" href="structcvmx__wrde__bist__status_1_1cvmx__wrde__bist__status__s.html">00174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__bist__status_1_1cvmx__wrde__bist__status__s.html">cvmx_wrde_bist_status_s</a> {
<a name="l00175"></a>00175 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__bist__status_1_1cvmx__wrde__bist__status__s.html#a0436412c9f7b9d7fa322a05fca97adfc">reserved_10_63</a>               : 54;
<a name="l00177"></a>00177     uint64_t <a class="code" href="structcvmx__wrde__bist__status_1_1cvmx__wrde__bist__status__s.html#a0bc7d400f91937e49c8e2a7b95463027">bist_status</a>                  : 10; <span class="comment">/**&lt; BIST Status:</span>
<a name="l00178"></a>00178 <span class="comment">                                                         ucbf_status, // 9..8  [uppr:lowr]</span>
<a name="l00179"></a>00179 <span class="comment">                                                         sabf_status, // 7</span>
<a name="l00180"></a>00180 <span class="comment">                                                         chbf_status, // 6</span>
<a name="l00181"></a>00181 <span class="comment">                                                         smbf_status // 5..0 [2:0][1:0] */</span>
<a name="l00182"></a>00182 <span class="preprocessor">#else</span>
<a name="l00183"></a><a class="code" href="structcvmx__wrde__bist__status_1_1cvmx__wrde__bist__status__s.html#a0bc7d400f91937e49c8e2a7b95463027">00183</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__bist__status_1_1cvmx__wrde__bist__status__s.html#a0bc7d400f91937e49c8e2a7b95463027">bist_status</a>                  : 10;
<a name="l00184"></a><a class="code" href="structcvmx__wrde__bist__status_1_1cvmx__wrde__bist__status__s.html#a0436412c9f7b9d7fa322a05fca97adfc">00184</a>     uint64_t <a class="code" href="structcvmx__wrde__bist__status_1_1cvmx__wrde__bist__status__s.html#a0436412c9f7b9d7fa322a05fca97adfc">reserved_10_63</a>               : 54;
<a name="l00185"></a>00185 <span class="preprocessor">#endif</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrde__bist__status.html#a432631f8938fdc6710cfd1bdd4ea62f3">s</a>;
<a name="l00187"></a><a class="code" href="unioncvmx__wrde__bist__status.html#a3893ab69bea26902adf89fe0de3d201d">00187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__bist__status_1_1cvmx__wrde__bist__status__s.html">cvmx_wrde_bist_status_s</a>        <a class="code" href="unioncvmx__wrde__bist__status.html#a3893ab69bea26902adf89fe0de3d201d">cnf75xx</a>;
<a name="l00188"></a>00188 };
<a name="l00189"></a><a class="code" href="cvmx-wrde-defs_8h.html#a6748b80b307157fd23a02aec4a857615">00189</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__bist__status.html" title="cvmx_wrde_bist_status">cvmx_wrde_bist_status</a> <a class="code" href="unioncvmx__wrde__bist__status.html" title="cvmx_wrde_bist_status">cvmx_wrde_bist_status_t</a>;
<a name="l00190"></a>00190 <span class="comment"></span>
<a name="l00191"></a>00191 <span class="comment">/**</span>
<a name="l00192"></a>00192 <span class="comment"> * cvmx_wrde_control</span>
<a name="l00193"></a>00193 <span class="comment"> *</span>
<a name="l00194"></a>00194 <span class="comment"> * This register is used to start WRDE HAB processing</span>
<a name="l00195"></a>00195 <span class="comment"> *</span>
<a name="l00196"></a>00196 <span class="comment"> */</span>
<a name="l00197"></a><a class="code" href="unioncvmx__wrde__control.html">00197</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__control.html" title="cvmx_wrde_control">cvmx_wrde_control</a> {
<a name="l00198"></a><a class="code" href="unioncvmx__wrde__control.html#ad2ac206c6c62262ae94d2746c4f4b423">00198</a>     uint64_t <a class="code" href="unioncvmx__wrde__control.html#ad2ac206c6c62262ae94d2746c4f4b423">u64</a>;
<a name="l00199"></a><a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html">00199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html">cvmx_wrde_control_s</a> {
<a name="l00200"></a>00200 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a8feed04f6c0788c65ae208c76e1635b3">reserved_32_63</a>               : 32;
<a name="l00202"></a>00202     uint64_t <a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a910e2eb6141b625bc66c5c07f7c5eaff">jobid</a>                        : 16; <span class="comment">/**&lt; Job ID0 */</span>
<a name="l00203"></a>00203     uint64_t <a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a24fb4c73d63edf0fa3058107ed699d04">reserved_1_15</a>                : 15;
<a name="l00204"></a>00204     uint64_t <a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a6a585ef2b9ebd31da3d3332e7034c0e9">start</a>                        : 1;  <span class="comment">/**&lt; &quot;&apos;1&apos; = Start the HAB per config in CONFIGURATION. This bit auto-clears. This start bit is</span>
<a name="l00205"></a>00205 <span class="comment">                                                         ignored if the HAB status is busy (WRDE_STATUS bit 0 = &apos;1&apos;).&quot; */</span>
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a6a585ef2b9ebd31da3d3332e7034c0e9">00207</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a6a585ef2b9ebd31da3d3332e7034c0e9">start</a>                        : 1;
<a name="l00208"></a><a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a24fb4c73d63edf0fa3058107ed699d04">00208</a>     uint64_t <a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a24fb4c73d63edf0fa3058107ed699d04">reserved_1_15</a>                : 15;
<a name="l00209"></a><a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a910e2eb6141b625bc66c5c07f7c5eaff">00209</a>     uint64_t <a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a910e2eb6141b625bc66c5c07f7c5eaff">jobid</a>                        : 16;
<a name="l00210"></a><a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a8feed04f6c0788c65ae208c76e1635b3">00210</a>     uint64_t <a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html#a8feed04f6c0788c65ae208c76e1635b3">reserved_32_63</a>               : 32;
<a name="l00211"></a>00211 <span class="preprocessor">#endif</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrde__control.html#ad474bf89c4e6cc1a6d886622f2ed1463">s</a>;
<a name="l00213"></a><a class="code" href="unioncvmx__wrde__control.html#a3ea576e40824f62bf6b425096acaec45">00213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__control_1_1cvmx__wrde__control__s.html">cvmx_wrde_control_s</a>            <a class="code" href="unioncvmx__wrde__control.html#a3ea576e40824f62bf6b425096acaec45">cnf75xx</a>;
<a name="l00214"></a>00214 };
<a name="l00215"></a><a class="code" href="cvmx-wrde-defs_8h.html#a141572340ce53859ff0e0d05b4418609">00215</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__control.html" title="cvmx_wrde_control">cvmx_wrde_control</a> <a class="code" href="unioncvmx__wrde__control.html" title="cvmx_wrde_control">cvmx_wrde_control_t</a>;
<a name="l00216"></a>00216 <span class="comment"></span>
<a name="l00217"></a>00217 <span class="comment">/**</span>
<a name="l00218"></a>00218 <span class="comment"> * cvmx_wrde_ecc_ctrl</span>
<a name="l00219"></a>00219 <span class="comment"> *</span>
<a name="l00220"></a>00220 <span class="comment"> * This register controls ECC parameters.</span>
<a name="l00221"></a>00221 <span class="comment"> *</span>
<a name="l00222"></a>00222 <span class="comment"> */</span>
<a name="l00223"></a><a class="code" href="unioncvmx__wrde__ecc__ctrl.html">00223</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__ecc__ctrl.html" title="cvmx_wrde_ecc_ctrl">cvmx_wrde_ecc_ctrl</a> {
<a name="l00224"></a><a class="code" href="unioncvmx__wrde__ecc__ctrl.html#a05b9f8ea446bebe80b7067af0119b56c">00224</a>     uint64_t <a class="code" href="unioncvmx__wrde__ecc__ctrl.html#a05b9f8ea446bebe80b7067af0119b56c">u64</a>;
<a name="l00225"></a><a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html">00225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html">cvmx_wrde_ecc_ctrl_s</a> {
<a name="l00226"></a>00226 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a77a6df9cb7146b2509fea6ea75b04a8e">reserved_34_63</a>               : 30;
<a name="l00228"></a>00228     uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a2a80c470ba2ae260ec5b2dd330f2da32">cdis</a>                         : 2;  <span class="comment">/**&lt; UCBF[1:0] Memory ECC disable */</span>
<a name="l00229"></a>00229     uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a2c5181cfc1d3df3f83e2100b4e774fe0">reserved_18_31</a>               : 14;
<a name="l00230"></a>00230     uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#aa97456e00316863e357df8d30c7a250d">flip1</a>                        : 2;  <span class="comment">/**&lt; UCBF[1:0] Memory Syndrome Flip Bit 1 */</span>
<a name="l00231"></a>00231     uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a71887dc6d6f37857dd90061d7c987a96">reserved_2_15</a>                : 14;
<a name="l00232"></a>00232     uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a7868693d71b44186940feaf5ee0af922">flip0</a>                        : 2;  <span class="comment">/**&lt; UCBF[1:0] Memory Syndrome Flip Bit 0 */</span>
<a name="l00233"></a>00233 <span class="preprocessor">#else</span>
<a name="l00234"></a><a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a7868693d71b44186940feaf5ee0af922">00234</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a7868693d71b44186940feaf5ee0af922">flip0</a>                        : 2;
<a name="l00235"></a><a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a71887dc6d6f37857dd90061d7c987a96">00235</a>     uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a71887dc6d6f37857dd90061d7c987a96">reserved_2_15</a>                : 14;
<a name="l00236"></a><a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#aa97456e00316863e357df8d30c7a250d">00236</a>     uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#aa97456e00316863e357df8d30c7a250d">flip1</a>                        : 2;
<a name="l00237"></a><a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a2c5181cfc1d3df3f83e2100b4e774fe0">00237</a>     uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a2c5181cfc1d3df3f83e2100b4e774fe0">reserved_18_31</a>               : 14;
<a name="l00238"></a><a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a2a80c470ba2ae260ec5b2dd330f2da32">00238</a>     uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a2a80c470ba2ae260ec5b2dd330f2da32">cdis</a>                         : 2;
<a name="l00239"></a><a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a77a6df9cb7146b2509fea6ea75b04a8e">00239</a>     uint64_t <a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html#a77a6df9cb7146b2509fea6ea75b04a8e">reserved_34_63</a>               : 30;
<a name="l00240"></a>00240 <span class="preprocessor">#endif</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrde__ecc__ctrl.html#aa54a6ebb0c02d948edf55784b819ef78">s</a>;
<a name="l00242"></a><a class="code" href="unioncvmx__wrde__ecc__ctrl.html#acf6e28d9aa728a5ede2716b453cb83bb">00242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__ecc__ctrl_1_1cvmx__wrde__ecc__ctrl__s.html">cvmx_wrde_ecc_ctrl_s</a>           <a class="code" href="unioncvmx__wrde__ecc__ctrl.html#acf6e28d9aa728a5ede2716b453cb83bb">cnf75xx</a>;
<a name="l00243"></a>00243 };
<a name="l00244"></a><a class="code" href="cvmx-wrde-defs_8h.html#a6e6c2cb66d349ded22cc4743eb2ef0ad">00244</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__ecc__ctrl.html" title="cvmx_wrde_ecc_ctrl">cvmx_wrde_ecc_ctrl</a> <a class="code" href="unioncvmx__wrde__ecc__ctrl.html" title="cvmx_wrde_ecc_ctrl">cvmx_wrde_ecc_ctrl_t</a>;
<a name="l00245"></a>00245 <span class="comment"></span>
<a name="l00246"></a>00246 <span class="comment">/**</span>
<a name="l00247"></a>00247 <span class="comment"> * cvmx_wrde_ecc_enable</span>
<a name="l00248"></a>00248 <span class="comment"> *</span>
<a name="l00249"></a>00249 <span class="comment"> * This register enables error reporting for WRDE_ECC_STATUS register</span>
<a name="l00250"></a>00250 <span class="comment"> *</span>
<a name="l00251"></a>00251 <span class="comment"> */</span>
<a name="l00252"></a><a class="code" href="unioncvmx__wrde__ecc__enable.html">00252</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__ecc__enable.html" title="cvmx_wrde_ecc_enable">cvmx_wrde_ecc_enable</a> {
<a name="l00253"></a><a class="code" href="unioncvmx__wrde__ecc__enable.html#af1330d1d732c434dd6946f52396f67a1">00253</a>     uint64_t <a class="code" href="unioncvmx__wrde__ecc__enable.html#af1330d1d732c434dd6946f52396f67a1">u64</a>;
<a name="l00254"></a><a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html">00254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html">cvmx_wrde_ecc_enable_s</a> {
<a name="l00255"></a>00255 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#a45ee682d912cffad933dcdcf0950fc9a">reserved_18_63</a>               : 46;
<a name="l00257"></a>00257     uint64_t <a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#a89e261f3701eb1ed3b95b9000f8d7850">dbe_enable</a>                   : 2;  <span class="comment">/**&lt; UCBF Uncorrectable Memory Error Enable for UCBF[uppr..lowr] */</span>
<a name="l00258"></a>00258     uint64_t <a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#a4883730779d4bd20d09899f264f4793e">reserved_2_15</a>                : 14;
<a name="l00259"></a>00259     uint64_t <a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#ac5b2ec9a272c095f1e6dee66b6362165">sbe_enable</a>                   : 2;  <span class="comment">/**&lt; UCBF Single Bit Memory Error Enable for UCBF[uppr..lowr] */</span>
<a name="l00260"></a>00260 <span class="preprocessor">#else</span>
<a name="l00261"></a><a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#ac5b2ec9a272c095f1e6dee66b6362165">00261</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#ac5b2ec9a272c095f1e6dee66b6362165">sbe_enable</a>                   : 2;
<a name="l00262"></a><a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#a4883730779d4bd20d09899f264f4793e">00262</a>     uint64_t <a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#a4883730779d4bd20d09899f264f4793e">reserved_2_15</a>                : 14;
<a name="l00263"></a><a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#a89e261f3701eb1ed3b95b9000f8d7850">00263</a>     uint64_t <a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#a89e261f3701eb1ed3b95b9000f8d7850">dbe_enable</a>                   : 2;
<a name="l00264"></a><a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#a45ee682d912cffad933dcdcf0950fc9a">00264</a>     uint64_t <a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html#a45ee682d912cffad933dcdcf0950fc9a">reserved_18_63</a>               : 46;
<a name="l00265"></a>00265 <span class="preprocessor">#endif</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrde__ecc__enable.html#a6242de0ab8e11de5593d8706ebeb5817">s</a>;
<a name="l00267"></a><a class="code" href="unioncvmx__wrde__ecc__enable.html#add266cb60b03dcd00faf601fc7ffc5b9">00267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__ecc__enable_1_1cvmx__wrde__ecc__enable__s.html">cvmx_wrde_ecc_enable_s</a>         <a class="code" href="unioncvmx__wrde__ecc__enable.html#add266cb60b03dcd00faf601fc7ffc5b9">cnf75xx</a>;
<a name="l00268"></a>00268 };
<a name="l00269"></a><a class="code" href="cvmx-wrde-defs_8h.html#afb620b9f16f40ee0d3657e91781c4cd5">00269</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__ecc__enable.html" title="cvmx_wrde_ecc_enable">cvmx_wrde_ecc_enable</a> <a class="code" href="unioncvmx__wrde__ecc__enable.html" title="cvmx_wrde_ecc_enable">cvmx_wrde_ecc_enable_t</a>;
<a name="l00270"></a>00270 <span class="comment"></span>
<a name="l00271"></a>00271 <span class="comment">/**</span>
<a name="l00272"></a>00272 <span class="comment"> * cvmx_wrde_ecc_status</span>
<a name="l00273"></a>00273 <span class="comment"> *</span>
<a name="l00274"></a>00274 <span class="comment"> * This register indicates ECC status.</span>
<a name="l00275"></a>00275 <span class="comment"> *</span>
<a name="l00276"></a>00276 <span class="comment"> */</span>
<a name="l00277"></a><a class="code" href="unioncvmx__wrde__ecc__status.html">00277</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__ecc__status.html" title="cvmx_wrde_ecc_status">cvmx_wrde_ecc_status</a> {
<a name="l00278"></a><a class="code" href="unioncvmx__wrde__ecc__status.html#a9aa07075edc63627a460b1e722fd7f1d">00278</a>     uint64_t <a class="code" href="unioncvmx__wrde__ecc__status.html#a9aa07075edc63627a460b1e722fd7f1d">u64</a>;
<a name="l00279"></a><a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html">00279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html">cvmx_wrde_ecc_status_s</a> {
<a name="l00280"></a>00280 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#acad72826c4edfabe6ca3f8f319df9fa8">reserved_18_63</a>               : 46;
<a name="l00282"></a>00282     uint64_t <a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#aaf52780d8908560c705abe9b817857e2">dbe</a>                          : 2;  <span class="comment">/**&lt; UCBF uncorrectable Memory Error for UCBF[uppr..lowr] */</span>
<a name="l00283"></a>00283     uint64_t <a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#add527d904ea16613b2206e0788a4375c">reserved_2_15</a>                : 14;
<a name="l00284"></a>00284     uint64_t <a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#ac20a876adfb538221f22ee63b3c5eb51">sbe</a>                          : 2;  <span class="comment">/**&lt; UCBF  Single Bit Memory Error for UCBF[uppr..lowr] */</span>
<a name="l00285"></a>00285 <span class="preprocessor">#else</span>
<a name="l00286"></a><a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#ac20a876adfb538221f22ee63b3c5eb51">00286</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#ac20a876adfb538221f22ee63b3c5eb51">sbe</a>                          : 2;
<a name="l00287"></a><a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#add527d904ea16613b2206e0788a4375c">00287</a>     uint64_t <a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#add527d904ea16613b2206e0788a4375c">reserved_2_15</a>                : 14;
<a name="l00288"></a><a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#aaf52780d8908560c705abe9b817857e2">00288</a>     uint64_t <a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#aaf52780d8908560c705abe9b817857e2">dbe</a>                          : 2;
<a name="l00289"></a><a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#acad72826c4edfabe6ca3f8f319df9fa8">00289</a>     uint64_t <a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html#acad72826c4edfabe6ca3f8f319df9fa8">reserved_18_63</a>               : 46;
<a name="l00290"></a>00290 <span class="preprocessor">#endif</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrde__ecc__status.html#a351b89f18167b758f4d8d53d513392b0">s</a>;
<a name="l00292"></a><a class="code" href="unioncvmx__wrde__ecc__status.html#af03c4583346946e3df6bd4196a27bf20">00292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__ecc__status_1_1cvmx__wrde__ecc__status__s.html">cvmx_wrde_ecc_status_s</a>         <a class="code" href="unioncvmx__wrde__ecc__status.html#af03c4583346946e3df6bd4196a27bf20">cnf75xx</a>;
<a name="l00293"></a>00293 };
<a name="l00294"></a><a class="code" href="cvmx-wrde-defs_8h.html#a417e7756364fa7edf76285fbd8b6650e">00294</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__ecc__status.html" title="cvmx_wrde_ecc_status">cvmx_wrde_ecc_status</a> <a class="code" href="unioncvmx__wrde__ecc__status.html" title="cvmx_wrde_ecc_status">cvmx_wrde_ecc_status_t</a>;
<a name="l00295"></a>00295 <span class="comment"></span>
<a name="l00296"></a>00296 <span class="comment">/**</span>
<a name="l00297"></a>00297 <span class="comment"> * cvmx_wrde_eco</span>
<a name="l00298"></a>00298 <span class="comment"> */</span>
<a name="l00299"></a><a class="code" href="unioncvmx__wrde__eco.html">00299</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__eco.html" title="cvmx_wrde_eco">cvmx_wrde_eco</a> {
<a name="l00300"></a><a class="code" href="unioncvmx__wrde__eco.html#a00075596f06b3cf831a665c7d1570f3f">00300</a>     uint64_t <a class="code" href="unioncvmx__wrde__eco.html#a00075596f06b3cf831a665c7d1570f3f">u64</a>;
<a name="l00301"></a><a class="code" href="structcvmx__wrde__eco_1_1cvmx__wrde__eco__s.html">00301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__eco_1_1cvmx__wrde__eco__s.html">cvmx_wrde_eco_s</a> {
<a name="l00302"></a>00302 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__eco_1_1cvmx__wrde__eco__s.html#a6bd32d8008122f96c7cd599830d1c77e">reserved_32_63</a>               : 32;
<a name="l00304"></a>00304     uint64_t <a class="code" href="structcvmx__wrde__eco_1_1cvmx__wrde__eco__s.html#a5cb8dd9a5b567ca2fb31739b622e621a">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="structcvmx__wrde__eco_1_1cvmx__wrde__eco__s.html#a5cb8dd9a5b567ca2fb31739b622e621a">00306</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__eco_1_1cvmx__wrde__eco__s.html#a5cb8dd9a5b567ca2fb31739b622e621a">eco_rw</a>                       : 32;
<a name="l00307"></a><a class="code" href="structcvmx__wrde__eco_1_1cvmx__wrde__eco__s.html#a6bd32d8008122f96c7cd599830d1c77e">00307</a>     uint64_t <a class="code" href="structcvmx__wrde__eco_1_1cvmx__wrde__eco__s.html#a6bd32d8008122f96c7cd599830d1c77e">reserved_32_63</a>               : 32;
<a name="l00308"></a>00308 <span class="preprocessor">#endif</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrde__eco.html#a6d701e40dc62ce35c340f93bf5f30b7c">s</a>;
<a name="l00310"></a><a class="code" href="unioncvmx__wrde__eco.html#ab5920c948ebcca146662a3fe6e8c8ef1">00310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__eco_1_1cvmx__wrde__eco__s.html">cvmx_wrde_eco_s</a>                <a class="code" href="unioncvmx__wrde__eco.html#ab5920c948ebcca146662a3fe6e8c8ef1">cnf75xx</a>;
<a name="l00311"></a>00311 };
<a name="l00312"></a><a class="code" href="cvmx-wrde-defs_8h.html#a0042183443bf18d82cc338186c0b49e1">00312</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__eco.html" title="cvmx_wrde_eco">cvmx_wrde_eco</a> <a class="code" href="unioncvmx__wrde__eco.html" title="cvmx_wrde_eco">cvmx_wrde_eco_t</a>;
<a name="l00313"></a>00313 <span class="comment"></span>
<a name="l00314"></a>00314 <span class="comment">/**</span>
<a name="l00315"></a>00315 <span class="comment"> * cvmx_wrde_error_enable0</span>
<a name="l00316"></a>00316 <span class="comment"> *</span>
<a name="l00317"></a>00317 <span class="comment"> * This register enables error reporting for WRDE_ERROR_SOURCE0 register.</span>
<a name="l00318"></a>00318 <span class="comment"> *</span>
<a name="l00319"></a>00319 <span class="comment"> */</span>
<a name="l00320"></a><a class="code" href="unioncvmx__wrde__error__enable0.html">00320</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__error__enable0.html" title="cvmx_wrde_error_enable0">cvmx_wrde_error_enable0</a> {
<a name="l00321"></a><a class="code" href="unioncvmx__wrde__error__enable0.html#adef3bc1fe24354cf49b2b5b98ab25735">00321</a>     uint64_t <a class="code" href="unioncvmx__wrde__error__enable0.html#adef3bc1fe24354cf49b2b5b98ab25735">u64</a>;
<a name="l00322"></a><a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html">00322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html">cvmx_wrde_error_enable0_s</a> {
<a name="l00323"></a>00323 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#ada950f94daaa519b39c737f396381da0">reserved_5_63</a>                : 59;
<a name="l00325"></a>00325     uint64_t <a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#abe3665197987592ac467f18f641c57cd">rp0_of_err_enable</a>            : 1;  <span class="comment">/**&lt; Read port 0 overflow error enable. */</span>
<a name="l00326"></a>00326     uint64_t <a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#a6ffa07d2094596f6ca891016317d9589">reserved_1_3</a>                 : 3;
<a name="l00327"></a>00327     uint64_t <a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#a79a44cccb6c1c64293e07e32e6ccb7bb">rp0_uf_err_enable</a>            : 1;  <span class="comment">/**&lt; Read port 0 underflow error enable. */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#else</span>
<a name="l00329"></a><a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#a79a44cccb6c1c64293e07e32e6ccb7bb">00329</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#a79a44cccb6c1c64293e07e32e6ccb7bb">rp0_uf_err_enable</a>            : 1;
<a name="l00330"></a><a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#a6ffa07d2094596f6ca891016317d9589">00330</a>     uint64_t <a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#a6ffa07d2094596f6ca891016317d9589">reserved_1_3</a>                 : 3;
<a name="l00331"></a><a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#abe3665197987592ac467f18f641c57cd">00331</a>     uint64_t <a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#abe3665197987592ac467f18f641c57cd">rp0_of_err_enable</a>            : 1;
<a name="l00332"></a><a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#ada950f94daaa519b39c737f396381da0">00332</a>     uint64_t <a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html#ada950f94daaa519b39c737f396381da0">reserved_5_63</a>                : 59;
<a name="l00333"></a>00333 <span class="preprocessor">#endif</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrde__error__enable0.html#aca41699d6a3239b1745ba78d21013cfd">s</a>;
<a name="l00335"></a><a class="code" href="unioncvmx__wrde__error__enable0.html#a081a9674135d1a3ef38b09172b2dfe2d">00335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__error__enable0_1_1cvmx__wrde__error__enable0__s.html">cvmx_wrde_error_enable0_s</a>      <a class="code" href="unioncvmx__wrde__error__enable0.html#a081a9674135d1a3ef38b09172b2dfe2d">cnf75xx</a>;
<a name="l00336"></a>00336 };
<a name="l00337"></a><a class="code" href="cvmx-wrde-defs_8h.html#ad766b316a5daf06eefeb8e42333ee581">00337</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__error__enable0.html" title="cvmx_wrde_error_enable0">cvmx_wrde_error_enable0</a> <a class="code" href="unioncvmx__wrde__error__enable0.html" title="cvmx_wrde_error_enable0">cvmx_wrde_error_enable0_t</a>;
<a name="l00338"></a>00338 <span class="comment"></span>
<a name="l00339"></a>00339 <span class="comment">/**</span>
<a name="l00340"></a>00340 <span class="comment"> * cvmx_wrde_error_source0</span>
<a name="l00341"></a>00341 <span class="comment"> *</span>
<a name="l00342"></a>00342 <span class="comment"> * This register contains error source information.</span>
<a name="l00343"></a>00343 <span class="comment"> *</span>
<a name="l00344"></a>00344 <span class="comment"> */</span>
<a name="l00345"></a><a class="code" href="unioncvmx__wrde__error__source0.html">00345</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__error__source0.html" title="cvmx_wrde_error_source0">cvmx_wrde_error_source0</a> {
<a name="l00346"></a><a class="code" href="unioncvmx__wrde__error__source0.html#ac053ada97f049e7419c37e8480f48d8f">00346</a>     uint64_t <a class="code" href="unioncvmx__wrde__error__source0.html#ac053ada97f049e7419c37e8480f48d8f">u64</a>;
<a name="l00347"></a><a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html">00347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html">cvmx_wrde_error_source0_s</a> {
<a name="l00348"></a>00348 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#aac16759350b3d4604ee89d7b0456470e">reserved_32_63</a>               : 32;
<a name="l00350"></a>00350     uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#af2e9ce467646169cb9839d22bf4f254d">rp0_jobid_ufof</a>               : 16; <span class="comment">/**&lt; Job ID of the job that caused the first read port 0 overflow/underflow.</span>
<a name="l00351"></a>00351 <span class="comment">                                                         If RP0_OF=0 and RP0_UF=0, then the field is the job ID of the last or current</span>
<a name="l00352"></a>00352 <span class="comment">                                                         job. */</span>
<a name="l00353"></a>00353     uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#a32fa230aff187eb8e46890235e628229">reserved_5_15</a>                : 11;
<a name="l00354"></a>00354     uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#a84eec58dfba5dd2d24100cc2edfdd2c3">rp0_of</a>                       : 1;  <span class="comment">/**&lt; Read port 0 overflow. */</span>
<a name="l00355"></a>00355     uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#af98ed6b478cef7dbcf56f2601348486f">reserved_1_3</a>                 : 3;
<a name="l00356"></a>00356     uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#a1bb41dccd95f785421a1dd01ef449821">rp0_uf</a>                       : 1;  <span class="comment">/**&lt; Read port 0 underflow. */</span>
<a name="l00357"></a>00357 <span class="preprocessor">#else</span>
<a name="l00358"></a><a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#a1bb41dccd95f785421a1dd01ef449821">00358</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#a1bb41dccd95f785421a1dd01ef449821">rp0_uf</a>                       : 1;
<a name="l00359"></a><a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#af98ed6b478cef7dbcf56f2601348486f">00359</a>     uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#af98ed6b478cef7dbcf56f2601348486f">reserved_1_3</a>                 : 3;
<a name="l00360"></a><a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#a84eec58dfba5dd2d24100cc2edfdd2c3">00360</a>     uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#a84eec58dfba5dd2d24100cc2edfdd2c3">rp0_of</a>                       : 1;
<a name="l00361"></a><a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#a32fa230aff187eb8e46890235e628229">00361</a>     uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#a32fa230aff187eb8e46890235e628229">reserved_5_15</a>                : 11;
<a name="l00362"></a><a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#af2e9ce467646169cb9839d22bf4f254d">00362</a>     uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#af2e9ce467646169cb9839d22bf4f254d">rp0_jobid_ufof</a>               : 16;
<a name="l00363"></a><a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#aac16759350b3d4604ee89d7b0456470e">00363</a>     uint64_t <a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html#aac16759350b3d4604ee89d7b0456470e">reserved_32_63</a>               : 32;
<a name="l00364"></a>00364 <span class="preprocessor">#endif</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrde__error__source0.html#aa8e52148c706c03b30d3466bd9245283">s</a>;
<a name="l00366"></a><a class="code" href="unioncvmx__wrde__error__source0.html#a13c8c80c94c7ec4aefd28274388685b1">00366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__error__source0_1_1cvmx__wrde__error__source0__s.html">cvmx_wrde_error_source0_s</a>      <a class="code" href="unioncvmx__wrde__error__source0.html#a13c8c80c94c7ec4aefd28274388685b1">cnf75xx</a>;
<a name="l00367"></a>00367 };
<a name="l00368"></a><a class="code" href="cvmx-wrde-defs_8h.html#a5d9a601a0e1807badf3950c5e48d1e3a">00368</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__error__source0.html" title="cvmx_wrde_error_source0">cvmx_wrde_error_source0</a> <a class="code" href="unioncvmx__wrde__error__source0.html" title="cvmx_wrde_error_source0">cvmx_wrde_error_source0_t</a>;
<a name="l00369"></a>00369 <span class="comment"></span>
<a name="l00370"></a>00370 <span class="comment">/**</span>
<a name="l00371"></a>00371 <span class="comment"> * cvmx_wrde_jcfg</span>
<a name="l00372"></a>00372 <span class="comment"> *</span>
<a name="l00373"></a>00373 <span class="comment"> * This register space contains the WRDE job configuration data.</span>
<a name="l00374"></a>00374 <span class="comment"> *</span>
<a name="l00375"></a>00375 <span class="comment"> */</span>
<a name="l00376"></a><a class="code" href="unioncvmx__wrde__jcfg.html">00376</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__jcfg.html" title="cvmx_wrde_jcfg">cvmx_wrde_jcfg</a> {
<a name="l00377"></a><a class="code" href="unioncvmx__wrde__jcfg.html#a7d53dcc8845fb1da246f9e4f3d2c240a">00377</a>     uint64_t <a class="code" href="unioncvmx__wrde__jcfg.html#a7d53dcc8845fb1da246f9e4f3d2c240a">u64</a>;
<a name="l00378"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html">00378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html">cvmx_wrde_jcfg_s</a> {
<a name="l00379"></a>00379 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#ae29ecb0c033225bd30cba6d2da17f430">num_ant</a>                      : 4;  <span class="comment">/**&lt; Number of input antennas.  Range 1..8 */</span>
<a name="l00381"></a>00381     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#afb19ca35fd476d14c26176fe21eb2b82">reserved_58_59</a>               : 2;
<a name="l00382"></a>00382     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a470a133497299a5fdd089015ea3564ad">n_shift_bit</a>                  : 2;  <span class="comment">/**&lt; Number of shift bit for CHEST symbol before saving into internal memory, i.e., n bits in</span>
<a name="l00383"></a>00383 <span class="comment">                                                         Sat14(.&gt;&gt;n) block, range: 0, 1, 2 */</span>
<a name="l00384"></a>00384     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a07dad0b38529df9e77899ca8966d74f9">reserved_53_55</a>               : 3;
<a name="l00385"></a>00385     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#ae2af5e4703f29718ccd609fc1f13f239">num_slot</a>                     : 5;  <span class="comment">/**&lt; Number of slots received from RDMA.  Legal: 3..6 (2ms) or 16..18 (10ms) */</span>
<a name="l00386"></a>00386     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a4b461efa781845363543b3e6b4eeecf3">reserved_45_47</a>               : 3;
<a name="l00387"></a>00387     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#abfaf4939b09db3713347bbe6cb9556cc">num_valid_user</a>               : 5;  <span class="comment">/**&lt; Total number of users with user_valid = 1 AND ch_enable &gt; 0, i.e., N,  N  K; Defines size</span>
<a name="l00388"></a>00388 <span class="comment">                                                         of each CHEST segment to be read in RD DMA setup (N x 8 symbols) */</span>
<a name="l00389"></a>00389     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a58d8e58df4d1166a453e88888b5328e3">reserved_32_39</a>               : 8;
<a name="l00390"></a>00390     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#ade7f34a346c505ea60307cfb55f5cc17">scale</a>                        : 16; <span class="comment">/**&lt; Scale input sample data: Sat6(. &gt;&gt;&gt; scale[i][1:0]) for antennas 7..0</span>
<a name="l00391"></a>00391 <span class="comment">                                                         17..16: ant0 scale</span>
<a name="l00392"></a>00392 <span class="comment">                                                         19..18: ant1 scale, etc. */</span>
<a name="l00393"></a>00393     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a97b0c3e1e2d6945e6b9bcdcc55b99aa2">dc_bias_rmv</a>                  : 8;  <span class="comment">/**&lt; For the 2x+1 unit on antenna 0 to 7, add ?1? to the LSB of product;</span>
<a name="l00394"></a>00394 <span class="comment">                                                         - 0: no addition required;</span>
<a name="l00395"></a>00395 <span class="comment">                                                          b8: ant0, b9: ant1,  b10: ant2, b11: ant3, b12: ant4, b13: ant5, b14: ant6, b15: ant7 */</span>
<a name="l00396"></a>00396     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a95c3dd8d764b1d61788460f93a115cd6">reserved_5_7</a>                 : 3;
<a name="l00397"></a>00397     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a1ccd780cedc394432d2e4f46d1f0d7e4">num_user_entry</a>               : 5;  <span class="comment">/**&lt; Total number of user entries to be read in the configuration table,</span>
<a name="l00398"></a>00398 <span class="comment">                                                         i.e., K. Maximum 16 users;</span>
<a name="l00399"></a>00399 <span class="comment">                                                         Defines number of bytes to be read in configuration RD DMA setup;</span>
<a name="l00400"></a>00400 <span class="comment">                                                         range: 1..16 */</span>
<a name="l00401"></a>00401 <span class="preprocessor">#else</span>
<a name="l00402"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a1ccd780cedc394432d2e4f46d1f0d7e4">00402</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a1ccd780cedc394432d2e4f46d1f0d7e4">num_user_entry</a>               : 5;
<a name="l00403"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a95c3dd8d764b1d61788460f93a115cd6">00403</a>     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a95c3dd8d764b1d61788460f93a115cd6">reserved_5_7</a>                 : 3;
<a name="l00404"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a97b0c3e1e2d6945e6b9bcdcc55b99aa2">00404</a>     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a97b0c3e1e2d6945e6b9bcdcc55b99aa2">dc_bias_rmv</a>                  : 8;
<a name="l00405"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#ade7f34a346c505ea60307cfb55f5cc17">00405</a>     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#ade7f34a346c505ea60307cfb55f5cc17">scale</a>                        : 16;
<a name="l00406"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a58d8e58df4d1166a453e88888b5328e3">00406</a>     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a58d8e58df4d1166a453e88888b5328e3">reserved_32_39</a>               : 8;
<a name="l00407"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#abfaf4939b09db3713347bbe6cb9556cc">00407</a>     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#abfaf4939b09db3713347bbe6cb9556cc">num_valid_user</a>               : 5;
<a name="l00408"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a4b461efa781845363543b3e6b4eeecf3">00408</a>     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a4b461efa781845363543b3e6b4eeecf3">reserved_45_47</a>               : 3;
<a name="l00409"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#ae2af5e4703f29718ccd609fc1f13f239">00409</a>     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#ae2af5e4703f29718ccd609fc1f13f239">num_slot</a>                     : 5;
<a name="l00410"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a07dad0b38529df9e77899ca8966d74f9">00410</a>     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a07dad0b38529df9e77899ca8966d74f9">reserved_53_55</a>               : 3;
<a name="l00411"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a470a133497299a5fdd089015ea3564ad">00411</a>     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#a470a133497299a5fdd089015ea3564ad">n_shift_bit</a>                  : 2;
<a name="l00412"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#afb19ca35fd476d14c26176fe21eb2b82">00412</a>     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#afb19ca35fd476d14c26176fe21eb2b82">reserved_58_59</a>               : 2;
<a name="l00413"></a><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#ae29ecb0c033225bd30cba6d2da17f430">00413</a>     uint64_t <a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html#ae29ecb0c033225bd30cba6d2da17f430">num_ant</a>                      : 4;
<a name="l00414"></a>00414 <span class="preprocessor">#endif</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrde__jcfg.html#a7925b2553e02a4f23af86a22f43a59cd">s</a>;
<a name="l00416"></a><a class="code" href="unioncvmx__wrde__jcfg.html#a307446fd1f94c8084ec7c21062209de5">00416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__jcfg_1_1cvmx__wrde__jcfg__s.html">cvmx_wrde_jcfg_s</a>               <a class="code" href="unioncvmx__wrde__jcfg.html#a307446fd1f94c8084ec7c21062209de5">cnf75xx</a>;
<a name="l00417"></a>00417 };
<a name="l00418"></a><a class="code" href="cvmx-wrde-defs_8h.html#a9bba86eac31f60b474df650c6c27e803">00418</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__jcfg.html" title="cvmx_wrde_jcfg">cvmx_wrde_jcfg</a> <a class="code" href="unioncvmx__wrde__jcfg.html" title="cvmx_wrde_jcfg">cvmx_wrde_jcfg_t</a>;
<a name="l00419"></a>00419 <span class="comment"></span>
<a name="l00420"></a>00420 <span class="comment">/**</span>
<a name="l00421"></a>00421 <span class="comment"> * cvmx_wrde_status</span>
<a name="l00422"></a>00422 <span class="comment"> *</span>
<a name="l00423"></a>00423 <span class="comment"> * WRDE Status Register</span>
<a name="l00424"></a>00424 <span class="comment"> *</span>
<a name="l00425"></a>00425 <span class="comment"> */</span>
<a name="l00426"></a><a class="code" href="unioncvmx__wrde__status.html">00426</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__status.html" title="cvmx_wrde_status">cvmx_wrde_status</a> {
<a name="l00427"></a><a class="code" href="unioncvmx__wrde__status.html#a2d6b2b41ccedc57fb47c15e79ee3d6ea">00427</a>     uint64_t <a class="code" href="unioncvmx__wrde__status.html#a2d6b2b41ccedc57fb47c15e79ee3d6ea">u64</a>;
<a name="l00428"></a><a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html">00428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html">cvmx_wrde_status_s</a> {
<a name="l00429"></a>00429 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a4fa105a7d994b8173015713b4ae86d37">reserved_5_63</a>                : 59;
<a name="l00431"></a>00431     uint64_t <a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a36322976f6828efe96048d55843c3b83">ready</a>                        : 1;  <span class="comment">/**&lt; Ready to receive the next job. */</span>
<a name="l00432"></a>00432     uint64_t <a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a54422bf73f9b7032787981348ab6ea8e">reserved_1_3</a>                 : 3;
<a name="l00433"></a>00433     uint64_t <a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a652836b26b763b99da4ad195542825ff">busy</a>                         : 1;  <span class="comment">/**&lt; Indicates if the WRDE is busy processing a job with CONFIGURATION 0. &apos;0&apos; = Ready for new</span>
<a name="l00434"></a>00434 <span class="comment">                                                         job, &apos;1&apos; = Busy processing. */</span>
<a name="l00435"></a>00435 <span class="preprocessor">#else</span>
<a name="l00436"></a><a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a652836b26b763b99da4ad195542825ff">00436</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a652836b26b763b99da4ad195542825ff">busy</a>                         : 1;
<a name="l00437"></a><a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a54422bf73f9b7032787981348ab6ea8e">00437</a>     uint64_t <a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a54422bf73f9b7032787981348ab6ea8e">reserved_1_3</a>                 : 3;
<a name="l00438"></a><a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a36322976f6828efe96048d55843c3b83">00438</a>     uint64_t <a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a36322976f6828efe96048d55843c3b83">ready</a>                        : 1;
<a name="l00439"></a><a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a4fa105a7d994b8173015713b4ae86d37">00439</a>     uint64_t <a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html#a4fa105a7d994b8173015713b4ae86d37">reserved_5_63</a>                : 59;
<a name="l00440"></a>00440 <span class="preprocessor">#endif</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrde__status.html#ad4559917ec56050008d3956fcc7645ba">s</a>;
<a name="l00442"></a><a class="code" href="unioncvmx__wrde__status.html#a9c64bc6cf5ce073da201cdab057bd961">00442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrde__status_1_1cvmx__wrde__status__s.html">cvmx_wrde_status_s</a>             <a class="code" href="unioncvmx__wrde__status.html#a9c64bc6cf5ce073da201cdab057bd961">cnf75xx</a>;
<a name="l00443"></a>00443 };
<a name="l00444"></a><a class="code" href="cvmx-wrde-defs_8h.html#ac8f4b7941672040c40e284e007c908a3">00444</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrde__status.html" title="cvmx_wrde_status">cvmx_wrde_status</a> <a class="code" href="unioncvmx__wrde__status.html" title="cvmx_wrde_status">cvmx_wrde_status_t</a>;
<a name="l00445"></a>00445 
<a name="l00446"></a>00446 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
