TimeQuest Timing Analyzer report for sd_audio
Thu Nov 24 16:27:16 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 12. Slow 1200mV 85C Model Setup: 'clk_50m'
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk_50m'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 32. Slow 1200mV 0C Model Setup: 'clk_50m'
 33. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'clk_50m'
 35. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Slow 1200mV 0C Model Metastability Report
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 51. Fast 1200mV 0C Model Setup: 'clk_50m'
 52. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'clk_50m'
 54. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Fast 1200mV 0C Model Metastability Report
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; sd_audio                                          ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------+
; clk_50m                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_50m }                                               ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { mywav:mywav_inst|reg_config:reg_config_inst|clock_20k } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk_50m ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 69.01 MHz  ; 69.01 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 116.89 MHz ; 116.89 MHz      ; clk_50m                                               ;      ;
; 271.08 MHz ; 271.08 MHz      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -2.689 ; -56.521       ;
; clk_50m                                               ; -0.055 ; -0.055        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 12.755 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk_50m                                               ; -0.096 ; -0.096        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.433  ; 0.000         ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.453  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.487 ; -47.584       ;
; clk_50m                                               ; 9.611  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 19.719 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.689 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 3.609      ;
; -2.659 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 3.579      ;
; -2.413 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 3.333      ;
; -2.376 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 3.296      ;
; -2.350 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 3.271      ;
; -2.299 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 3.220      ;
; -2.299 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 3.220      ;
; -2.299 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 3.220      ;
; -2.299 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 3.220      ;
; -2.299 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 3.220      ;
; -2.299 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 3.220      ;
; -2.299 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 3.220      ;
; -2.236 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 3.156      ;
; -2.166 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 3.087      ;
; -2.122 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 3.043      ;
; -2.114 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 3.035      ;
; -2.083 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 3.003      ;
; -2.058 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.979      ;
; -2.058 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.979      ;
; -2.058 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.979      ;
; -2.058 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.979      ;
; -2.058 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.979      ;
; -2.058 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.979      ;
; -2.058 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.979      ;
; -2.049 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.969      ;
; -2.030 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.950      ;
; -2.030 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.950      ;
; -2.030 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.950      ;
; -2.030 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.950      ;
; -2.030 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.950      ;
; -2.027 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.948      ;
; -2.006 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.926      ;
; -2.000 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.920      ;
; -1.976 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.896      ;
; -1.944 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.865      ;
; -1.944 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.865      ;
; -1.944 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.865      ;
; -1.944 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.865      ;
; -1.944 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.865      ;
; -1.944 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.865      ;
; -1.944 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.865      ;
; -1.893 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.813      ;
; -1.891 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.811      ;
; -1.823 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.743      ;
; -1.823 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.743      ;
; -1.823 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.743      ;
; -1.823 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.743      ;
; -1.823 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.743      ;
; -1.823 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.743      ;
; -1.816 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.735      ;
; -1.789 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.709      ;
; -1.789 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.709      ;
; -1.789 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.709      ;
; -1.789 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.709      ;
; -1.789 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.709      ;
; -1.781 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.702      ;
; -1.781 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.702      ;
; -1.781 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.702      ;
; -1.781 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.702      ;
; -1.781 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.702      ;
; -1.781 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.702      ;
; -1.781 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.702      ;
; -1.775 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.695      ;
; -1.764 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.684      ;
; -1.763 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.682      ;
; -1.743 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.663      ;
; -1.715 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.635      ;
; -1.711 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.632      ;
; -1.711 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.632      ;
; -1.711 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.632      ;
; -1.711 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.632      ;
; -1.711 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.632      ;
; -1.711 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 2.632      ;
; -1.675 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.595      ;
; -1.675 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.595      ;
; -1.675 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.595      ;
; -1.675 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.595      ;
; -1.675 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.595      ;
; -1.658 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.578      ;
; -1.534 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.454      ;
; -1.512 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.432      ;
; -1.512 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.432      ;
; -1.512 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.432      ;
; -1.512 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.432      ;
; -1.512 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.432      ;
; -1.477 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.397      ;
; -1.437 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.357      ;
; -1.425 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.344      ;
; -1.421 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.341      ;
; -1.345 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.265      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.055 ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.500        ; 2.490      ; 3.297      ;
; 0.375  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 1.000        ; 2.490      ; 3.367      ;
; 11.445 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.232      ; 8.835      ;
; 11.590 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.219      ; 8.677      ;
; 11.594 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 8.297      ;
; 11.726 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 8.165      ;
; 11.755 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.233      ; 8.526      ;
; 11.938 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.240      ; 8.350      ;
; 11.952 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.238      ; 8.334      ;
; 11.982 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.220      ; 8.286      ;
; 11.983 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 7.908      ;
; 12.042 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.220      ; 8.226      ;
; 12.227 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 7.664      ;
; 12.301 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 7.590      ;
; 12.550 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.220      ; 7.718      ;
; 12.580 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.260      ; 7.728      ;
; 12.683 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 7.208      ;
; 12.688 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.525      ; 9.805      ;
; 12.769 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 7.122      ;
; 12.770 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.247      ; 7.525      ;
; 12.774 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.082     ; 7.145      ;
; 12.794 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 7.097      ;
; 12.848 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 7.043      ;
; 12.890 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.261      ; 7.419      ;
; 12.894 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.504      ; 9.578      ;
; 12.906 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.082     ; 7.013      ;
; 13.017 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.262      ; 7.293      ;
; 13.023 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.505      ; 9.450      ;
; 13.118 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.262      ; 7.192      ;
; 13.118 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.268      ; 7.198      ;
; 13.121 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 6.770      ;
; 13.122 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 6.769      ;
; 13.132 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.266      ; 7.182      ;
; 13.162 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.248      ; 7.134      ;
; 13.163 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.082     ; 6.756      ;
; 13.200 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.523      ; 9.291      ;
; 13.222 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.248      ; 7.074      ;
; 13.254 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.517      ; 9.231      ;
; 13.286 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.505      ; 9.187      ;
; 13.287 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.175      ; 8.809      ;
; 13.302 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.110     ; 6.589      ;
; 13.324 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.175      ; 8.772      ;
; 13.327 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.263      ; 6.984      ;
; 13.346 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.505      ; 9.127      ;
; 13.360 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.249      ; 6.937      ;
; 13.364 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.557      ;
; 13.407 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.082     ; 6.512      ;
; 13.428 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.263      ; 6.883      ;
; 13.464 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.249      ; 6.833      ;
; 13.468 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.453      ;
; 13.481 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.082     ; 6.438      ;
; 13.496 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.425      ;
; 13.516 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.249      ; 6.781      ;
; 13.520 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.401      ;
; 13.554 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.518      ; 8.932      ;
; 13.600 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.321      ;
; 13.610 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.249      ; 6.687      ;
; 13.614 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.307      ;
; 13.632 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.175      ; 8.464      ;
; 13.652 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.269      ;
; 13.654 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.249      ; 6.643      ;
; 13.658 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.263      ;
; 13.686 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.270      ; 6.632      ;
; 13.705 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.175      ; 8.391      ;
; 13.708 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.270      ; 6.610      ;
; 13.722 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.268      ; 6.594      ;
; 13.730 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.248      ; 6.566      ;
; 13.746 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.175      ;
; 13.752 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.546      ;
; 13.753 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.168      ;
; 13.761 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.268      ; 6.555      ;
; 13.764 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.157      ;
; 13.765 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.175      ; 8.331      ;
; 13.771 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.262      ; 6.539      ;
; 13.790 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.131      ;
; 13.799 ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.122      ;
; 13.812 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.486      ;
; 13.818 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.082     ; 6.101      ;
; 13.832 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.270      ; 6.486      ;
; 13.856 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.442      ;
; 13.857 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.064      ;
; 13.864 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.270      ; 6.454      ;
; 13.878 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.268      ; 6.438      ;
; 13.896 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.025      ;
; 13.904 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.082     ; 6.015      ;
; 13.906 ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.015      ;
; 13.907 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.268      ; 6.409      ;
; 13.908 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.390      ;
; 13.909 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 6.012      ;
; 13.916 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.382      ;
; 13.931 ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 5.990      ;
; 13.944 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.175      ; 8.152      ;
; 13.954 ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 5.967      ;
; 13.968 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.330      ;
; 13.970 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.262      ; 6.340      ;
; 13.974 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.082     ; 5.945      ;
; 13.982 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.270      ; 6.336      ;
; 13.983 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.082     ; 5.936      ;
; 13.997 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.080     ; 5.924      ;
; 14.002 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.270      ; 6.316      ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.755 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.149      ;
; 12.755 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.149      ;
; 12.755 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.149      ;
; 12.755 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.149      ;
; 12.755 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.149      ;
; 12.755 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.149      ;
; 12.755 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.149      ;
; 12.755 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.149      ;
; 12.755 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.149      ;
; 12.755 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.149      ;
; 12.757 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.147      ;
; 12.757 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.147      ;
; 12.757 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.147      ;
; 12.757 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.147      ;
; 12.757 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.147      ;
; 12.757 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.147      ;
; 12.757 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.147      ;
; 12.757 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.147      ;
; 12.757 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.147      ;
; 12.757 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 7.147      ;
; 12.981 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.923      ;
; 12.981 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.923      ;
; 12.981 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.923      ;
; 12.981 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.923      ;
; 12.981 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.923      ;
; 12.981 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.923      ;
; 12.981 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.923      ;
; 12.981 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.923      ;
; 12.981 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.923      ;
; 12.981 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.923      ;
; 13.038 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.866      ;
; 13.038 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.866      ;
; 13.038 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.866      ;
; 13.038 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.866      ;
; 13.038 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.866      ;
; 13.038 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.866      ;
; 13.038 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.866      ;
; 13.038 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.866      ;
; 13.038 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.866      ;
; 13.038 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.866      ;
; 13.055 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.849      ;
; 13.055 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.849      ;
; 13.055 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.849      ;
; 13.055 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.849      ;
; 13.055 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.849      ;
; 13.055 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.849      ;
; 13.055 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.849      ;
; 13.055 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.849      ;
; 13.055 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.849      ;
; 13.055 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.849      ;
; 13.127 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.777      ;
; 13.127 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.777      ;
; 13.127 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.777      ;
; 13.127 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.777      ;
; 13.127 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.777      ;
; 13.127 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.777      ;
; 13.127 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.777      ;
; 13.127 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.777      ;
; 13.127 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.777      ;
; 13.127 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.777      ;
; 13.411 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.493      ;
; 13.411 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.493      ;
; 13.411 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.493      ;
; 13.411 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.493      ;
; 13.411 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.493      ;
; 13.411 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.493      ;
; 13.411 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.493      ;
; 13.411 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.493      ;
; 13.411 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.493      ;
; 13.411 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.493      ;
; 13.418 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.486      ;
; 13.418 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.486      ;
; 13.418 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.486      ;
; 13.418 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.486      ;
; 13.418 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.486      ;
; 13.418 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.486      ;
; 13.418 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.486      ;
; 13.418 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.486      ;
; 13.418 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.486      ;
; 13.418 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.486      ;
; 13.481 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.423      ;
; 13.481 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.423      ;
; 13.481 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.423      ;
; 13.481 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.423      ;
; 13.481 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.423      ;
; 13.481 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.423      ;
; 13.481 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.423      ;
; 13.481 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.423      ;
; 13.481 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.423      ;
; 13.481 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.423      ;
; 14.040 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.840      ;
; 14.040 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.840      ;
; 14.040 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.840      ;
; 14.040 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.840      ;
; 14.040 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.840      ;
; 14.040 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.840      ;
; 14.040 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.840      ;
; 14.040 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.840      ;
; 14.040 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.840      ;
; 14.040 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.840      ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50m'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.096 ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.000        ; 2.586      ; 2.993      ;
; 0.380  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; -0.500       ; 2.586      ; 2.969      ;
; 0.453  ; ram_rw_control:ram_rw_control_inst|next_read_reg              ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ram_rw_control:ram_rw_control_inst|myen                       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 0.746      ;
; 0.513  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 0.807      ;
; 0.745  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 1.039      ;
; 0.756  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 1.050      ;
; 0.761  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.054      ;
; 0.762  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.055      ;
; 0.763  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.056      ;
; 0.764  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.059      ;
; 0.785  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 1.079      ;
; 0.786  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.079      ;
; 0.830  ; ram_rw_control:ram_rw_control_inst|read_req_b                 ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.123      ;
; 0.897  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 1.191      ;
; 1.021  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 1.315      ;
; 1.037  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.430      ; 1.721      ;
; 1.040  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.726      ;
; 1.046  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.430      ; 1.730      ;
; 1.047  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.733      ;
; 1.057  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.743      ;
; 1.064  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.750      ;
; 1.065  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.751      ;
; 1.069  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.430      ; 1.753      ;
; 1.071  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.430      ; 1.755      ;
; 1.084  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.430      ; 1.768      ;
; 1.087  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.431      ; 1.772      ;
; 1.087  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.431      ; 1.772      ;
; 1.087  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.430      ; 1.771      ;
; 1.091  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.777      ;
; 1.092  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.778      ;
; 1.096  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.782      ;
; 1.097  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.783      ;
; 1.098  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.431      ; 1.783      ;
; 1.098  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.784      ;
; 1.099  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.785      ;
; 1.103  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.431      ; 1.788      ;
; 1.103  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.431      ; 1.788      ;
; 1.105  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.431      ; 1.790      ;
; 1.108  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 1.402      ;
; 1.111  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.797      ;
; 1.113  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.430      ; 1.797      ;
; 1.116  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.409      ;
; 1.117  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.410      ;
; 1.118  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.804      ;
; 1.118  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.411      ;
; 1.123  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.809      ;
; 1.124  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.417      ;
; 1.125  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.418      ;
; 1.126  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.419      ;
; 1.127  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.420      ;
; 1.133  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.426      ;
; 1.134  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.427      ;
; 1.135  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.428      ;
; 1.136  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.429      ;
; 1.138  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 1.432      ;
; 1.171  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid         ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.404      ; 1.829      ;
; 1.187  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 1.481      ;
; 1.229  ; ram_rw_control:ram_rw_control_inst|read_req_a                 ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.078      ; 1.519      ;
; 1.247  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.540      ;
; 1.247  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.540      ;
; 1.248  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.541      ;
; 1.249  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.542      ;
; 1.249  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.542      ;
; 1.256  ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.432      ; 1.942      ;
; 1.256  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.549      ;
; 1.256  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.549      ;
; 1.257  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.550      ;
; 1.258  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.551      ;
; 1.258  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.551      ;
; 1.264  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.557      ;
; 1.265  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.558      ;
; 1.265  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.558      ;
; 1.266  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.559      ;
; 1.267  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.081      ; 1.560      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.433 ; sd_read:sd_read_inst|mydata_o[7]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.171      ;
; 0.442 ; sd_read:sd_read_inst|mydata_o[6]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.179      ;
; 0.450 ; ram_rw_control:ram_rw_control_inst|ram_addr[2]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.183      ;
; 0.453 ; sd_read:sd_read_inst|cntb[1]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_read:sd_read_inst|cntb[2]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_read:sd_read_inst|read_cnt[9]                    ; sd_read:sd_read_inst|read_cnt[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_read:sd_read_inst|read_finish                    ; sd_read:sd_read_inst|read_finish                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_read:sd_read_inst|data_come                      ; sd_read:sd_read_inst|data_come                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_rw_control:ram_rw_control_inst|read_req         ; ram_rw_control:ram_rw_control_inst|read_req                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_initial:sd_initial_inst|counter[0]               ; sd_initial:sd_initial_inst|counter[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_initial:sd_initial_inst|state[3]                 ; sd_initial:sd_initial_inst|state[3]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_initial:sd_initial_inst|CMD55[0]                 ; sd_initial:sd_initial_inst|CMD55[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_initial:sd_initial_inst|CMD0[0]                  ; sd_initial:sd_initial_inst|CMD0[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_initial:sd_initial_inst|CMD8[0]                  ; sd_initial:sd_initial_inst|CMD8[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_initial:sd_initial_inst|state[2]                 ; sd_initial:sd_initial_inst|state[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_initial:sd_initial_inst|ACMD41[0]                ; sd_initial:sd_initial_inst|ACMD41[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_initial:sd_initial_inst|init_o                   ; sd_initial:sd_initial_inst|init_o                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_read:sd_read_inst|CMD17[0]                       ; sd_read:sd_read_inst|CMD17[0]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_read:sd_read_inst|mystate[0]                     ; sd_read:sd_read_inst|mystate[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_read:sd_read_inst|mystate[2]                     ; sd_read:sd_read_inst|mystate[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_read:sd_read_inst|mystate[1]                     ; sd_read:sd_read_inst|mystate[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_read:sd_read_inst|read_start                     ; sd_read:sd_read_inst|read_start                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.461 ; sd_read:sd_read_inst|mydata_o[5]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.199      ;
; 0.464 ; sd_read:sd_read_inst|en                             ; sd_read:sd_read_inst|en                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sd_initial:sd_initial_inst|en                       ; sd_initial:sd_initial_inst|en                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.488 ; sd_read:sd_read_inst|mydata_o[2]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.227      ;
; 0.491 ; ram_rw_control:ram_rw_control_inst|ram_addr[3]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.224      ;
; 0.491 ; sd_initial:sd_initial_inst|CMD8[9]                  ; sd_initial:sd_initial_inst|CMD8[10]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.783      ;
; 0.493 ; sd_initial:sd_initial_inst|CMD8[11]                 ; sd_initial:sd_initial_inst|CMD8[12]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.494 ; sd_read:sd_read_inst|mydata_o[6]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.227      ;
; 0.494 ; sd_read:sd_read_inst|mydata_o[7]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.227      ;
; 0.500 ; sd_initial:sd_initial_inst|rx[5]                    ; sd_initial:sd_initial_inst|rx[6]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sd_initial:sd_initial_inst|rx[8]                    ; sd_initial:sd_initial_inst|rx[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sd_initial:sd_initial_inst|rx[13]                   ; sd_initial:sd_initial_inst|rx[14]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sd_initial:sd_initial_inst|rx[0]                    ; sd_initial:sd_initial_inst|rx[1]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_initial:sd_initial_inst|rx[1]                    ; sd_initial:sd_initial_inst|rx[2]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_initial:sd_initial_inst|rx[3]                    ; sd_initial:sd_initial_inst|rx[4]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_initial:sd_initial_inst|rx[4]                    ; sd_initial:sd_initial_inst|rx[5]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_initial:sd_initial_inst|rx[21]                   ; sd_initial:sd_initial_inst|rx[22]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ram_rw_control:ram_rw_control_inst|next_read_reg_r2 ; ram_rw_control:ram_rw_control_inst|next_read                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sd_initial:sd_initial_inst|rx[2]                    ; sd_initial:sd_initial_inst|rx[3]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_initial:sd_initial_inst|rx[10]                   ; sd_initial:sd_initial_inst|rx[11]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_initial:sd_initial_inst|rx[15]                   ; sd_initial:sd_initial_inst|rx[16]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_initial:sd_initial_inst|rx[26]                   ; sd_initial:sd_initial_inst|rx[27]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_initial:sd_initial_inst|rx[27]                   ; sd_initial:sd_initial_inst|rx[28]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_initial:sd_initial_inst|rx[29]                   ; sd_initial:sd_initial_inst|rx[30]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_initial:sd_initial_inst|rx[33]                   ; sd_initial:sd_initial_inst|rx[34]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; sd_initial:sd_initial_inst|rx[25]                   ; sd_initial:sd_initial_inst|rx[26]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_initial:sd_initial_inst|rx[28]                   ; sd_initial:sd_initial_inst|rx[29]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_initial:sd_initial_inst|rx[32]                   ; sd_initial:sd_initial_inst|rx[33]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; sd_initial:sd_initial_inst|rx[6]                    ; sd_initial:sd_initial_inst|rx[7]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sd_initial:sd_initial_inst|rx[34]                   ; sd_initial:sd_initial_inst|rx[35]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.505 ; sd_initial:sd_initial_inst|rx[24]                   ; sd_initial:sd_initial_inst|rx[25]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.797      ;
; 0.506 ; sd_initial:sd_initial_inst|rx[19]                   ; sd_initial:sd_initial_inst|rx[20]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.799      ;
; 0.509 ; sd_initial:sd_initial_inst|rx[42]                   ; sd_initial:sd_initial_inst|rx[43]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sd_initial:sd_initial_inst|rx[43]                   ; sd_initial:sd_initial_inst|rx[44]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sd_initial:sd_initial_inst|rx[44]                   ; sd_initial:sd_initial_inst|rx[45]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sd_initial:sd_initial_inst|rx[45]                   ; sd_initial:sd_initial_inst|rx[46]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sd_read:sd_read_inst|CMD17[42]                      ; sd_read:sd_read_inst|CMD17[43]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sd_read:sd_read_inst|CMD17[9]                       ; sd_read:sd_read_inst|CMD17[10]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; sd_initial:sd_initial_inst|rx[16]                   ; sd_initial:sd_initial_inst|rx[17]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sd_initial:sd_initial_inst|CMD8[1]                  ; sd_initial:sd_initial_inst|CMD8[2]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sd_read:sd_read_inst|CMD17[44]                      ; sd_read:sd_read_inst|CMD17[45]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; sd_initial:sd_initial_inst|rx[18]                   ; sd_initial:sd_initial_inst|rx[19]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sd_initial:sd_initial_inst|CMD8[17]                 ; sd_initial:sd_initial_inst|CMD8[18]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sd_read:sd_read_inst|CMD17[41]                      ; sd_read:sd_read_inst|CMD17[42]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; sd_initial:sd_initial_inst|CMD55[6]                 ; sd_initial:sd_initial_inst|CMD55[7]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; sd_read:sd_read_inst|CMD17[46]                      ; sd_read:sd_read_inst|CMD17[47]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.524 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.528 ; sd_initial:sd_initial_inst|CMD55[27]                ; sd_initial:sd_initial_inst|CMD55[28]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; sd_read:sd_read_inst|CMD17[40]                      ; sd_read:sd_read_inst|CMD17[41]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.530 ; sd_initial:sd_initial_inst|rx[40]                   ; sd_initial:sd_initial_inst|rx[41]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.823      ;
; 0.530 ; sd_read:sd_read_inst|CMD17[31]                      ; sd_read:sd_read_inst|CMD17[32]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.531 ; sd_read:sd_read_inst|CMD17[22]                      ; sd_read:sd_read_inst|CMD17[23]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.823      ;
; 0.536 ; ram_rw_control:ram_rw_control_inst|ram_addr[4]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.269      ;
; 0.634 ; sd_initial:sd_initial_inst|CMD0[45]                 ; sd_initial:sd_initial_inst|CMD0[46]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.636 ; sd_initial:sd_initial_inst|CMD55[46]                ; sd_initial:sd_initial_inst|CMD55[47]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.927      ;
; 0.636 ; sd_initial:sd_initial_inst|ACMD41[44]               ; sd_initial:sd_initial_inst|ACMD41[45]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.927      ;
; 0.637 ; sd_initial:sd_initial_inst|ACMD41[39]               ; sd_initial:sd_initial_inst|ACMD41[40]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.928      ;
; 0.637 ; sd_initial:sd_initial_inst|CMD8[45]                 ; sd_initial:sd_initial_inst|CMD8[46]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.638 ; sd_initial:sd_initial_inst|CMD55[43]                ; sd_initial:sd_initial_inst|CMD55[44]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.929      ;
; 0.641 ; sd_initial:sd_initial_inst|ACMD41[42]               ; sd_initial:sd_initial_inst|ACMD41[43]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.932      ;
; 0.647 ; sd_initial:sd_initial_inst|CMD0[5]                  ; sd_initial:sd_initial_inst|CMD0[6]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.648 ; sd_initial:sd_initial_inst|CMD0[8]                  ; sd_initial:sd_initial_inst|CMD0[9]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.648 ; sd_initial:sd_initial_inst|CMD0[24]                 ; sd_initial:sd_initial_inst|CMD0[25]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.648 ; sd_initial:sd_initial_inst|CMD0[30]                 ; sd_initial:sd_initial_inst|CMD0[31]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.648 ; sd_initial:sd_initial_inst|ACMD41[26]               ; sd_initial:sd_initial_inst|ACMD41[27]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.940      ;
; 0.649 ; sd_initial:sd_initial_inst|CMD55[1]                 ; sd_initial:sd_initial_inst|CMD55[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.940      ;
; 0.649 ; sd_initial:sd_initial_inst|CMD0[10]                 ; sd_initial:sd_initial_inst|CMD0[11]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; sd_initial:sd_initial_inst|CMD0[13]                 ; sd_initial:sd_initial_inst|CMD0[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; sd_initial:sd_initial_inst|CMD0[19]                 ; sd_initial:sd_initial_inst|CMD0[20]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; sd_initial:sd_initial_inst|CMD0[37]                 ; sd_initial:sd_initial_inst|CMD0[38]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; sd_initial:sd_initial_inst|CMD0[38]                 ; sd_initial:sd_initial_inst|CMD0[39]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; sd_initial:sd_initial_inst|CMD0[41]                 ; sd_initial:sd_initial_inst|CMD0[42]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; sd_initial:sd_initial_inst|ACMD41[9]                ; sd_initial:sd_initial_inst|ACMD41[10]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.941      ;
; 0.649 ; sd_initial:sd_initial_inst|ACMD41[30]               ; sd_initial:sd_initial_inst|ACMD41[31]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.941      ;
; 0.649 ; sd_initial:sd_initial_inst|CMD8[5]                  ; sd_initial:sd_initial_inst|CMD8[6]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.941      ;
; 0.649 ; sd_initial:sd_initial_inst|CMD8[18]                 ; sd_initial:sd_initial_inst|CMD8[19]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.941      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.500 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.793      ;
; 0.669 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.962      ;
; 0.757 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.050      ;
; 0.773 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.066      ;
; 0.778 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.071      ;
; 0.779 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.072      ;
; 0.782 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.075      ;
; 0.786 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.079      ;
; 0.791 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.084      ;
; 0.791 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.084      ;
; 0.792 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.085      ;
; 0.793 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.086      ;
; 0.793 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.086      ;
; 0.794 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.087      ;
; 0.797 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.090      ;
; 0.798 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.091      ;
; 0.817 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.110      ;
; 0.818 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.111      ;
; 0.821 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.114      ;
; 0.838 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.131      ;
; 0.843 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.136      ;
; 0.844 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.137      ;
; 0.863 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.156      ;
; 0.885 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.178      ;
; 0.906 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.199      ;
; 0.915 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.208      ;
; 0.916 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.209      ;
; 0.916 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.209      ;
; 0.935 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.228      ;
; 0.936 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.229      ;
; 0.945 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.238      ;
; 0.946 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.239      ;
; 0.966 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.260      ;
; 0.991 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.285      ;
; 0.992 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.286      ;
; 1.033 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.325      ;
; 1.073 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.366      ;
; 1.074 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.367      ;
; 1.080 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.373      ;
; 1.087 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.380      ;
; 1.087 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.380      ;
; 1.090 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.384      ;
; 1.098 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.392      ;
; 1.106 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.399      ;
; 1.113 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.406      ;
; 1.114 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.407      ;
; 1.114 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.407      ;
; 1.132 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.425      ;
; 1.134 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.428      ;
; 1.149 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.443      ;
; 1.157 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.450      ;
; 1.158 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.451      ;
; 1.166 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.459      ;
; 1.172 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.465      ;
; 1.173 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.466      ;
; 1.173 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.466      ;
; 1.176 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.469      ;
; 1.177 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.470      ;
; 1.178 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.471      ;
; 1.181 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.474      ;
; 1.187 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.480      ;
; 1.192 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.485      ;
; 1.205 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.498      ;
; 1.216 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.509      ;
; 1.233 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.527      ;
; 1.258 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.551      ;
; 1.260 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.553      ;
; 1.284 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.577      ;
; 1.288 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.580      ;
; 1.289 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.582      ;
; 1.290 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.582      ;
; 1.295 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.589      ;
; 1.297 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.589      ;
; 1.298 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.591      ;
; 1.301 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.593      ;
; 1.303 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.596      ;
; 1.304 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.597      ;
; 1.312 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.605      ;
; 1.313 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.606      ;
; 1.322 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.614      ;
; 1.336 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.629      ;
; 1.340 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.634      ;
; 1.340 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.634      ;
; 1.387 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.679      ;
; 1.435 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.728      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|clock_20k~clkctrl|inclk[0]               ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|clock_20k~clkctrl|outclk                 ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|config_step.00|clk                       ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|config_step.01|clk                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 9.611 ; 9.846        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[2]                                                                           ;
; 9.612 ; 9.847        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.612 ; 9.847        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[7]                                                                           ;
; 9.613 ; 9.848        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.613 ; 9.848        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.613 ; 9.848        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.613 ; 9.848        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[0]                                                                           ;
; 9.613 ; 9.848        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[5]                                                                           ;
; 9.614 ; 9.849        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.614 ; 9.849        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.615 ; 9.850        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[1]                                                                           ;
; 9.615 ; 9.850        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[4]                                                                           ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[6]                                                                           ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[3]                                                                           ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_a                                                                            ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a                                                                     ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ;
; 9.741 ; 9.929        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a                                                                   ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ;
; 9.742 ; 9.930        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ;
; 9.745 ; 9.933        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ;
; 9.846 ; 10.066       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a                                                                   ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ;
; 9.849 ; 10.069       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ;
; 9.850 ; 10.070       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ;
; 9.850 ; 10.070       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ;
; 9.850 ; 10.070       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ;
; 9.850 ; 10.070       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ;
; 9.851 ; 10.071       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a                                                                     ;
; 9.853 ; 10.073       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ;
; 9.853 ; 10.073       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ;
; 9.854 ; 10.074       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ;
; 9.854 ; 10.074       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ;
; 9.854 ; 10.074       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ;
; 9.854 ; 10.074       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ;
; 9.854 ; 10.074       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ;
; 9.854 ; 10.074       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[23]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[24]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[25]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[26]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[27]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[28]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[29]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[30]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[31]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[32]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[33]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[34]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[35]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[36]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[37]                                                                                        ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[38]                                                                                        ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~porta_we_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_we_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_we_reg       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_we_reg       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[15]                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[16]                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[17]                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[18]                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[19]                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[20]                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[21]                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[22]                                                                                        ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[0]                                                                                         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[1]                                                                                         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[2]                                                                                         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[3]                                                                                         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[4]                                                                                         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[5]                                                                                         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[6]                                                                                         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[7]                                                                                         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[8]                                                                                         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_finish                                                                                         ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~porta_we_reg       ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[0]                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[1]                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[2]                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[3]                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[4]                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[5]                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[6]                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[7]                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[8]                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[9]                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read                                                                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read_reg_r1                                                                      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read_reg_r2                                                                      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[0]                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[1]                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[2]                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[3]                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[4]                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[5]                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|en                                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx_valid                                                                                      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|data_come                                                                                           ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_step.01                                                                                        ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[0]                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[10]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[11]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[12]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[13]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[14]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[15]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[16]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[17]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[18]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[19]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[1]                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[20]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[21]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[22]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[23]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[24]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[25]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[26]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[27]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[28]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[29]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[2]                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[30]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[31]                                                                          ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[3]                                                                           ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[4]                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; 2.297 ; 2.526 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; 2.588 ; 2.933 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.141 ; 4.430 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.934 ; 5.156 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; 3.667 ; 3.929 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; -1.820 ; -2.031 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; -2.099 ; -2.421 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -3.035 ; -3.293 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -4.221 ; -4.472 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; -1.893 ; -2.121 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 11.743 ; 11.441 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 11.130 ; 10.899 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 9.487  ; 9.900  ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 6.941  ;        ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 3.112  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;        ; 2.936  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 6.866  ; 6.572  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 6.354  ; 6.145  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 8.131 ; 7.827 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 8.447 ; 6.556 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 9.110 ; 9.511 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 6.676 ;       ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 2.613 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;       ; 2.440 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 4.993 ; 4.776 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 4.264 ; 4.110 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 72.93 MHz  ; 72.93 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 122.26 MHz ; 122.26 MHz      ; clk_50m                                               ;      ;
; 289.86 MHz ; 289.86 MHz      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -2.450 ; -50.106       ;
; clk_50m                                               ; -0.057 ; -0.057        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 13.144 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk_50m                                               ; -0.074 ; -0.074        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.401  ; 0.000         ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.402  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.487 ; -47.584       ;
; clk_50m                                               ; 9.612  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 19.717 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.450 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 3.380      ;
; -2.403 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 3.333      ;
; -2.173 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 3.103      ;
; -2.165 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 3.095      ;
; -2.106 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 3.036      ;
; -2.074 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 3.005      ;
; -2.074 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 3.005      ;
; -2.074 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 3.005      ;
; -2.074 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 3.005      ;
; -2.074 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 3.005      ;
; -2.074 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 3.005      ;
; -2.074 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 3.005      ;
; -2.059 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.989      ;
; -2.000 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.930      ;
; -1.963 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.893      ;
; -1.929 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.859      ;
; -1.882 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.812      ;
; -1.866 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.797      ;
; -1.866 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.797      ;
; -1.866 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.797      ;
; -1.866 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.797      ;
; -1.866 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.797      ;
; -1.866 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.797      ;
; -1.866 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.797      ;
; -1.853 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.783      ;
; -1.836 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.766      ;
; -1.825 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.756      ;
; -1.820 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.751      ;
; -1.809 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.740      ;
; -1.809 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.740      ;
; -1.809 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.740      ;
; -1.809 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.740      ;
; -1.809 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.740      ;
; -1.786 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.716      ;
; -1.760 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.691      ;
; -1.760 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.691      ;
; -1.760 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.691      ;
; -1.760 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.691      ;
; -1.760 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.691      ;
; -1.760 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.691      ;
; -1.760 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.691      ;
; -1.738 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.669      ;
; -1.700 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.630      ;
; -1.681 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.611      ;
; -1.627 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.558      ;
; -1.627 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.558      ;
; -1.627 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.558      ;
; -1.627 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.558      ;
; -1.627 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.558      ;
; -1.627 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.558      ;
; -1.601 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.532      ;
; -1.601 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.532      ;
; -1.601 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.532      ;
; -1.601 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.532      ;
; -1.601 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.532      ;
; -1.590 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.520      ;
; -1.584 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.515      ;
; -1.584 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.515      ;
; -1.584 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.515      ;
; -1.584 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.515      ;
; -1.584 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.515      ;
; -1.584 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.515      ;
; -1.584 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.515      ;
; -1.581 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.512      ;
; -1.553 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.483      ;
; -1.546 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 2.478      ;
; -1.546 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 2.478      ;
; -1.546 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 2.478      ;
; -1.546 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 2.478      ;
; -1.546 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 2.478      ;
; -1.546 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 2.478      ;
; -1.530 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.460      ;
; -1.528 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.458      ;
; -1.495 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.426      ;
; -1.495 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.426      ;
; -1.495 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.426      ;
; -1.495 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.426      ;
; -1.495 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.426      ;
; -1.431 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.362      ;
; -1.431 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.362      ;
; -1.431 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.362      ;
; -1.431 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.362      ;
; -1.431 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.362      ;
; -1.431 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.362      ;
; -1.344 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.275      ;
; -1.326 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.257      ;
; -1.326 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.257      ;
; -1.326 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.257      ;
; -1.326 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.257      ;
; -1.326 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.257      ;
; -1.326 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.257      ;
; -1.319 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.250      ;
; -1.303 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.233      ;
; -1.300 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.231      ;
; -1.216 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.147      ;
; -1.196 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 2.127      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.057 ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.500        ; 2.289      ; 3.078      ;
; 0.276  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 1.000        ; 2.289      ; 3.245      ;
; 11.821 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.202      ; 8.420      ;
; 12.027 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.193      ; 8.205      ;
; 12.093 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 7.808      ;
; 12.115 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.204      ; 8.128      ;
; 12.234 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 7.667      ;
; 12.343 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.210      ; 7.906      ;
; 12.357 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.207      ; 7.889      ;
; 12.394 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.192      ; 7.837      ;
; 12.457 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.195      ; 7.777      ;
; 12.474 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 7.427      ;
; 12.667 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 7.234      ;
; 12.788 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 7.113      ;
; 12.801 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.212      ; 9.370      ;
; 12.950 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.194      ; 7.283      ;
; 12.954 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.228      ; 7.313      ;
; 13.002 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.195      ; 9.152      ;
; 13.112 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 6.789      ;
; 13.113 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.196      ; 9.042      ;
; 13.160 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.219      ; 7.098      ;
; 13.173 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 6.728      ;
; 13.192 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 6.709      ;
; 13.226 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.701      ;
; 13.245 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 6.656      ;
; 13.248 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.230      ; 7.021      ;
; 13.292 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.209      ; 8.876      ;
; 13.329 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.204      ; 8.834      ;
; 13.367 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.560      ;
; 13.369 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.194      ; 8.784      ;
; 13.376 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 6.894      ;
; 13.432 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.197      ; 8.724      ;
; 13.449 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.901      ; 8.374      ;
; 13.455 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.901      ; 8.368      ;
; 13.467 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 6.803      ;
; 13.476 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.236      ; 6.799      ;
; 13.490 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.233      ; 6.782      ;
; 13.504 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 6.397      ;
; 13.527 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.218      ; 6.730      ;
; 13.531 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 6.370      ;
; 13.590 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.221      ; 6.670      ;
; 13.607 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.320      ;
; 13.630 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.206      ; 8.535      ;
; 13.634 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.101     ; 6.267      ;
; 13.670 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.233      ; 6.602      ;
; 13.738 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.222      ; 6.523      ;
; 13.748 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.901      ; 8.075      ;
; 13.761 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.233      ; 6.511      ;
; 13.800 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.127      ;
; 13.804 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 6.126      ;
; 13.838 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.901      ; 7.985      ;
; 13.854 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.222      ; 6.407      ;
; 13.874 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.222      ; 6.387      ;
; 13.891 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.901      ; 7.932      ;
; 13.920 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 6.010      ;
; 13.921 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.006      ;
; 13.940 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.990      ;
; 13.945 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.985      ;
; 13.979 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.222      ; 6.282      ;
; 13.990 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.222      ; 6.271      ;
; 14.039 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.901      ; 7.784      ;
; 14.045 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.885      ;
; 14.049 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 6.221      ;
; 14.054 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.239      ; 6.224      ;
; 14.056 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.874      ;
; 14.061 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.869      ;
; 14.063 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.239      ; 6.215      ;
; 14.068 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.236      ; 6.207      ;
; 14.081 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.849      ;
; 14.083 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.220      ; 6.176      ;
; 14.105 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.221      ; 6.155      ;
; 14.140 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.236      ; 6.135      ;
; 14.168 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.224      ; 6.095      ;
; 14.174 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.756      ;
; 14.178 ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.752      ;
; 14.185 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.745      ;
; 14.186 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.744      ;
; 14.188 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.239      ; 6.090      ;
; 14.190 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.239      ; 6.088      ;
; 14.197 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.733      ;
; 14.204 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.236      ; 6.071      ;
; 14.221 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.221      ; 6.039      ;
; 14.241 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.221      ; 6.019      ;
; 14.245 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 5.682      ;
; 14.265 ; ram_rw_control:ram_rw_control_inst|read_req_a         ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.225      ; 5.999      ;
; 14.265 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.236      ; 6.010      ;
; 14.284 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.224      ; 5.979      ;
; 14.296 ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.634      ;
; 14.301 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.629      ;
; 14.304 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.224      ; 5.959      ;
; 14.306 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.239      ; 5.972      ;
; 14.306 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 5.964      ;
; 14.306 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 5.621      ;
; 14.312 ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.618      ;
; 14.315 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.615      ;
; 14.317 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 5.953      ;
; 14.317 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.239      ; 5.961      ;
; 14.319 ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.611      ;
; 14.320 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.236      ; 5.955      ;
; 14.321 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.072     ; 5.609      ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.144 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.753      ;
; 13.144 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.753      ;
; 13.144 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.753      ;
; 13.144 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.753      ;
; 13.144 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.753      ;
; 13.144 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.753      ;
; 13.144 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.753      ;
; 13.144 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.753      ;
; 13.144 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.753      ;
; 13.144 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.753      ;
; 13.146 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.751      ;
; 13.146 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.751      ;
; 13.146 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.751      ;
; 13.146 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.751      ;
; 13.146 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.751      ;
; 13.146 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.751      ;
; 13.146 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.751      ;
; 13.146 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.751      ;
; 13.146 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.751      ;
; 13.146 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.751      ;
; 13.357 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.540      ;
; 13.357 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.540      ;
; 13.357 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.540      ;
; 13.357 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.540      ;
; 13.357 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.540      ;
; 13.357 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.540      ;
; 13.357 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.540      ;
; 13.357 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.540      ;
; 13.357 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.540      ;
; 13.357 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.540      ;
; 13.422 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.475      ;
; 13.422 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.475      ;
; 13.422 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.475      ;
; 13.422 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.475      ;
; 13.422 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.475      ;
; 13.422 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.475      ;
; 13.422 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.475      ;
; 13.422 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.475      ;
; 13.422 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.475      ;
; 13.422 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.475      ;
; 13.441 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 6.459      ;
; 13.441 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 6.459      ;
; 13.441 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 6.459      ;
; 13.441 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 6.459      ;
; 13.441 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 6.459      ;
; 13.441 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 6.459      ;
; 13.441 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 6.459      ;
; 13.441 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 6.459      ;
; 13.441 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 6.459      ;
; 13.441 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 6.459      ;
; 13.494 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.403      ;
; 13.494 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.403      ;
; 13.494 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.403      ;
; 13.494 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.403      ;
; 13.494 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.403      ;
; 13.494 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.403      ;
; 13.494 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.403      ;
; 13.494 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.403      ;
; 13.494 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.403      ;
; 13.494 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.403      ;
; 13.773 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.124      ;
; 13.773 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.124      ;
; 13.773 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.124      ;
; 13.773 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.124      ;
; 13.773 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.124      ;
; 13.773 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.124      ;
; 13.773 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.124      ;
; 13.773 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.124      ;
; 13.773 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.124      ;
; 13.773 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.124      ;
; 13.776 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.121      ;
; 13.776 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.121      ;
; 13.776 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.121      ;
; 13.776 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.121      ;
; 13.776 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.121      ;
; 13.776 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.121      ;
; 13.776 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.121      ;
; 13.776 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.121      ;
; 13.776 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.121      ;
; 13.776 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.121      ;
; 13.829 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.068      ;
; 13.829 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.068      ;
; 13.829 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.068      ;
; 13.829 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.068      ;
; 13.829 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.068      ;
; 13.829 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.068      ;
; 13.829 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.068      ;
; 13.829 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.068      ;
; 13.829 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.068      ;
; 13.829 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.068      ;
; 14.417 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 5.461      ;
; 14.417 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 5.461      ;
; 14.417 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 5.461      ;
; 14.417 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 5.461      ;
; 14.417 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 5.461      ;
; 14.417 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 5.461      ;
; 14.417 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 5.461      ;
; 14.417 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 5.461      ;
; 14.417 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 5.461      ;
; 14.417 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 5.461      ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.074 ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.000        ; 2.374      ; 2.765      ;
; 0.304  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; -0.500       ; 2.374      ; 2.643      ;
; 0.401  ; ram_rw_control:ram_rw_control_inst|next_read_reg              ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; ram_rw_control:ram_rw_control_inst|myen                       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 0.669      ;
; 0.483  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 0.751      ;
; 0.695  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 0.963      ;
; 0.704  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 0.972      ;
; 0.706  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.973      ;
; 0.707  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.974      ;
; 0.707  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.974      ;
; 0.708  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.975      ;
; 0.709  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.976      ;
; 0.711  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.978      ;
; 0.712  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.979      ;
; 0.713  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 0.980      ;
; 0.734  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 1.002      ;
; 0.734  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.001      ;
; 0.746  ; ram_rw_control:ram_rw_control_inst|read_req_b                 ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 1.014      ;
; 0.820  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 1.088      ;
; 0.926  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 1.194      ;
; 0.967  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.379      ; 1.576      ;
; 0.970  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.381      ; 1.581      ;
; 0.970  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.379      ; 1.579      ;
; 0.979  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.380      ; 1.589      ;
; 0.983  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.381      ; 1.594      ;
; 0.990  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.379      ; 1.599      ;
; 0.991  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.380      ; 1.601      ;
; 0.994  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.380      ; 1.604      ;
; 1.003  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.379      ; 1.612      ;
; 1.006  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.379      ; 1.615      ;
; 1.008  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.379      ; 1.617      ;
; 1.009  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.382      ; 1.621      ;
; 1.013  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.382      ; 1.625      ;
; 1.017  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 1.285      ;
; 1.018  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.381      ; 1.629      ;
; 1.019  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.381      ; 1.630      ;
; 1.019  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.381      ; 1.630      ;
; 1.021  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.382      ; 1.633      ;
; 1.024  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.382      ; 1.636      ;
; 1.024  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.380      ; 1.634      ;
; 1.025  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.382      ; 1.637      ;
; 1.026  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.382      ; 1.638      ;
; 1.027  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.294      ;
; 1.028  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.380      ; 1.638      ;
; 1.028  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.380      ; 1.638      ;
; 1.028  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.295      ;
; 1.029  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.296      ;
; 1.030  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.297      ;
; 1.030  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.297      ;
; 1.030  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.297      ;
; 1.031  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.298      ;
; 1.031  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.298      ;
; 1.033  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.379      ; 1.642      ;
; 1.033  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.300      ;
; 1.033  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.300      ;
; 1.040  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.381      ; 1.651      ;
; 1.042  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.381      ; 1.653      ;
; 1.042  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.309      ;
; 1.044  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.311      ;
; 1.045  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.312      ;
; 1.046  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.313      ;
; 1.046  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.313      ;
; 1.046  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.313      ;
; 1.047  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.314      ;
; 1.053  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.380      ; 1.663      ;
; 1.054  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 1.322      ;
; 1.079  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid         ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.353      ; 1.662      ;
; 1.096  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 1.364      ;
; 1.113  ; ram_rw_control:ram_rw_control_inst|read_req_a                 ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.070      ; 1.378      ;
; 1.121  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.388      ;
; 1.122  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.389      ;
; 1.122  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.389      ;
; 1.122  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.389      ;
; 1.126  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.393      ;
; 1.128  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.395      ;
; 1.129  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.396      ;
; 1.149  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.416      ;
; 1.150  ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.381      ; 1.761      ;
; 1.150  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.417      ;
; 1.150  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.417      ;
; 1.150  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.417      ;
; 1.151  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.418      ;
; 1.151  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.418      ;
; 1.151  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.418      ;
; 1.152  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.419      ;
; 1.152  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.419      ;
; 1.153  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.420      ;
; 1.153  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.072      ; 1.420      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sd_read:sd_read_inst|cntb[1]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_read:sd_read_inst|cntb[2]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_read:sd_read_inst|read_cnt[9]                    ; sd_read:sd_read_inst|read_cnt[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_read:sd_read_inst|read_finish                    ; sd_read:sd_read_inst|read_finish                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_read:sd_read_inst|data_come                      ; sd_read:sd_read_inst|data_come                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ram_rw_control:ram_rw_control_inst|read_req         ; ram_rw_control:ram_rw_control_inst|read_req                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.404 ; sd_initial:sd_initial_inst|counter[0]               ; sd_initial:sd_initial_inst|counter[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_initial:sd_initial_inst|state[3]                 ; sd_initial:sd_initial_inst|state[3]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_initial:sd_initial_inst|CMD55[0]                 ; sd_initial:sd_initial_inst|CMD55[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_initial:sd_initial_inst|CMD0[0]                  ; sd_initial:sd_initial_inst|CMD0[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_initial:sd_initial_inst|CMD8[0]                  ; sd_initial:sd_initial_inst|CMD8[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_initial:sd_initial_inst|state[2]                 ; sd_initial:sd_initial_inst|state[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_initial:sd_initial_inst|ACMD41[0]                ; sd_initial:sd_initial_inst|ACMD41[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_initial:sd_initial_inst|init_o                   ; sd_initial:sd_initial_inst|init_o                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_read:sd_read_inst|CMD17[0]                       ; sd_read:sd_read_inst|CMD17[0]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_read:sd_read_inst|mystate[0]                     ; sd_read:sd_read_inst|mystate[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_read:sd_read_inst|mystate[2]                     ; sd_read:sd_read_inst|mystate[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_read:sd_read_inst|mystate[1]                     ; sd_read:sd_read_inst|mystate[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_read:sd_read_inst|read_start                     ; sd_read:sd_read_inst|read_start                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.407 ; sd_read:sd_read_inst|mydata_o[7]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.064      ;
; 0.416 ; sd_initial:sd_initial_inst|en                       ; sd_initial:sd_initial_inst|en                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sd_read:sd_read_inst|en                             ; sd_read:sd_read_inst|en                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.419 ; sd_read:sd_read_inst|mydata_o[6]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.077      ;
; 0.426 ; ram_rw_control:ram_rw_control_inst|ram_addr[2]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.081      ;
; 0.440 ; sd_read:sd_read_inst|mydata_o[5]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.096      ;
; 0.457 ; sd_read:sd_read_inst|mydata_o[2]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.115      ;
; 0.459 ; sd_initial:sd_initial_inst|CMD8[9]                  ; sd_initial:sd_initial_inst|CMD8[10]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.723      ;
; 0.461 ; ram_rw_control:ram_rw_control_inst|ram_addr[3]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.116      ;
; 0.461 ; sd_initial:sd_initial_inst|CMD8[11]                 ; sd_initial:sd_initial_inst|CMD8[12]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.725      ;
; 0.466 ; sd_read:sd_read_inst|mydata_o[7]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.120      ;
; 0.468 ; sd_read:sd_read_inst|mydata_o[6]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.118      ;
; 0.470 ; sd_initial:sd_initial_inst|rx[5]                    ; sd_initial:sd_initial_inst|rx[6]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sd_initial:sd_initial_inst|rx[8]                    ; sd_initial:sd_initial_inst|rx[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sd_initial:sd_initial_inst|rx[13]                   ; sd_initial:sd_initial_inst|rx[14]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sd_initial:sd_initial_inst|rx[15]                   ; sd_initial:sd_initial_inst|rx[16]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_initial:sd_initial_inst|rx[21]                   ; sd_initial:sd_initial_inst|rx[22]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ram_rw_control:ram_rw_control_inst|next_read_reg_r2 ; ram_rw_control:ram_rw_control_inst|next_read                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[0]                    ; sd_initial:sd_initial_inst|rx[1]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[1]                    ; sd_initial:sd_initial_inst|rx[2]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[2]                    ; sd_initial:sd_initial_inst|rx[3]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[3]                    ; sd_initial:sd_initial_inst|rx[4]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[4]                    ; sd_initial:sd_initial_inst|rx[5]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[10]                   ; sd_initial:sd_initial_inst|rx[11]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[26]                   ; sd_initial:sd_initial_inst|rx[27]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[27]                   ; sd_initial:sd_initial_inst|rx[28]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[29]                   ; sd_initial:sd_initial_inst|rx[30]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[33]                   ; sd_initial:sd_initial_inst|rx[34]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sd_initial:sd_initial_inst|rx[25]                   ; sd_initial:sd_initial_inst|rx[26]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sd_initial:sd_initial_inst|rx[28]                   ; sd_initial:sd_initial_inst|rx[29]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sd_initial:sd_initial_inst|rx[32]                   ; sd_initial:sd_initial_inst|rx[33]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sd_initial:sd_initial_inst|rx[24]                   ; sd_initial:sd_initial_inst|rx[25]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sd_initial:sd_initial_inst|rx[34]                   ; sd_initial:sd_initial_inst|rx[35]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; sd_initial:sd_initial_inst|rx[6]                    ; sd_initial:sd_initial_inst|rx[7]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.475 ; sd_initial:sd_initial_inst|rx[19]                   ; sd_initial:sd_initial_inst|rx[20]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sd_initial:sd_initial_inst|rx[45]                   ; sd_initial:sd_initial_inst|rx[46]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sd_initial:sd_initial_inst|rx[44]                   ; sd_initial:sd_initial_inst|rx[45]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sd_initial:sd_initial_inst|rx[42]                   ; sd_initial:sd_initial_inst|rx[43]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sd_initial:sd_initial_inst|rx[43]                   ; sd_initial:sd_initial_inst|rx[44]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sd_initial:sd_initial_inst|rx[16]                   ; sd_initial:sd_initial_inst|rx[17]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sd_initial:sd_initial_inst|rx[18]                   ; sd_initial:sd_initial_inst|rx[19]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sd_read:sd_read_inst|CMD17[44]                      ; sd_read:sd_read_inst|CMD17[45]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.744      ;
; 0.479 ; sd_read:sd_read_inst|CMD17[9]                       ; sd_read:sd_read_inst|CMD17[10]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.744      ;
; 0.480 ; sd_initial:sd_initial_inst|CMD8[1]                  ; sd_initial:sd_initial_inst|CMD8[2]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.745      ;
; 0.481 ; sd_read:sd_read_inst|CMD17[42]                      ; sd_read:sd_read_inst|CMD17[43]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.746      ;
; 0.481 ; sd_read:sd_read_inst|CMD17[46]                      ; sd_read:sd_read_inst|CMD17[47]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.746      ;
; 0.482 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.482 ; sd_initial:sd_initial_inst|CMD8[17]                 ; sd_initial:sd_initial_inst|CMD8[18]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.746      ;
; 0.482 ; sd_read:sd_read_inst|CMD17[41]                      ; sd_read:sd_read_inst|CMD17[42]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.747      ;
; 0.483 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.483 ; sd_initial:sd_initial_inst|CMD55[6]                 ; sd_initial:sd_initial_inst|CMD55[7]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.747      ;
; 0.494 ; sd_read:sd_read_inst|CMD17[40]                      ; sd_read:sd_read_inst|CMD17[41]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.759      ;
; 0.496 ; sd_initial:sd_initial_inst|CMD55[27]                ; sd_initial:sd_initial_inst|CMD55[28]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.760      ;
; 0.498 ; sd_read:sd_read_inst|CMD17[22]                      ; sd_read:sd_read_inst|CMD17[23]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.763      ;
; 0.498 ; sd_read:sd_read_inst|CMD17[31]                      ; sd_read:sd_read_inst|CMD17[32]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.762      ;
; 0.499 ; sd_initial:sd_initial_inst|rx[40]                   ; sd_initial:sd_initial_inst|rx[41]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.767      ;
; 0.501 ; ram_rw_control:ram_rw_control_inst|ram_addr[4]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.156      ;
; 0.591 ; sd_initial:sd_initial_inst|CMD0[45]                 ; sd_initial:sd_initial_inst|CMD0[46]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.856      ;
; 0.592 ; sd_initial:sd_initial_inst|CMD55[46]                ; sd_initial:sd_initial_inst|CMD55[47]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.856      ;
; 0.593 ; sd_initial:sd_initial_inst|CMD55[43]                ; sd_initial:sd_initial_inst|CMD55[44]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.857      ;
; 0.593 ; sd_initial:sd_initial_inst|ACMD41[39]               ; sd_initial:sd_initial_inst|ACMD41[40]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.857      ;
; 0.593 ; sd_initial:sd_initial_inst|ACMD41[44]               ; sd_initial:sd_initial_inst|ACMD41[45]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.857      ;
; 0.593 ; sd_initial:sd_initial_inst|CMD8[45]                 ; sd_initial:sd_initial_inst|CMD8[46]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.858      ;
; 0.597 ; sd_initial:sd_initial_inst|ACMD41[42]               ; sd_initial:sd_initial_inst|ACMD41[43]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.861      ;
; 0.600 ; sd_read:sd_read_inst|en                             ; sd_read:sd_read_inst|aa[0]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.607 ; sd_initial:sd_initial_inst|CMD0[5]                  ; sd_initial:sd_initial_inst|CMD0[6]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.872      ;
; 0.607 ; sd_initial:sd_initial_inst|CMD0[19]                 ; sd_initial:sd_initial_inst|CMD0[20]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.607 ; sd_initial:sd_initial_inst|CMD0[24]                 ; sd_initial:sd_initial_inst|CMD0[25]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.607 ; sd_initial:sd_initial_inst|CMD0[30]                 ; sd_initial:sd_initial_inst|CMD0[31]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.872      ;
; 0.607 ; sd_initial:sd_initial_inst|ACMD41[26]               ; sd_initial:sd_initial_inst|ACMD41[27]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.872      ;
; 0.607 ; sd_initial:sd_initial_inst|ACMD41[4]                ; sd_initial:sd_initial_inst|ACMD41[5]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.872      ;
; 0.608 ; sd_initial:sd_initial_inst|CMD55[1]                 ; sd_initial:sd_initial_inst|CMD55[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.872      ;
; 0.608 ; sd_initial:sd_initial_inst|CMD0[8]                  ; sd_initial:sd_initial_inst|CMD0[9]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.873      ;
; 0.608 ; sd_initial:sd_initial_inst|CMD0[13]                 ; sd_initial:sd_initial_inst|CMD0[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.873      ;
; 0.608 ; sd_initial:sd_initial_inst|CMD0[23]                 ; sd_initial:sd_initial_inst|CMD0[24]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.874      ;
; 0.608 ; sd_initial:sd_initial_inst|CMD8[18]                 ; sd_initial:sd_initial_inst|CMD8[19]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.872      ;
; 0.608 ; sd_initial:sd_initial_inst|CMD8[37]                 ; sd_initial:sd_initial_inst|CMD8[38]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.873      ;
; 0.608 ; sd_initial:sd_initial_inst|CMD8[41]                 ; sd_initial:sd_initial_inst|CMD8[42]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.873      ;
; 0.608 ; sd_read:sd_read_inst|CMD17[43]                      ; sd_read:sd_read_inst|CMD17[44]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.873      ;
; 0.608 ; sd_read:sd_read_inst|CMD17[27]                      ; sd_read:sd_read_inst|CMD17[28]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.873      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.402 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.669      ;
; 0.467 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.733      ;
; 0.627 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.893      ;
; 0.701 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.968      ;
; 0.706 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.973      ;
; 0.711 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.978      ;
; 0.726 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.992      ;
; 0.729 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.995      ;
; 0.730 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.996      ;
; 0.731 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.997      ;
; 0.732 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 0.998      ;
; 0.737 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.004      ;
; 0.738 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.004      ;
; 0.739 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.006      ;
; 0.741 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.007      ;
; 0.747 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.013      ;
; 0.768 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.034      ;
; 0.770 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.036      ;
; 0.771 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.037      ;
; 0.776 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.042      ;
; 0.790 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.056      ;
; 0.791 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.057      ;
; 0.802 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.068      ;
; 0.828 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.094      ;
; 0.832 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.098      ;
; 0.848 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.115      ;
; 0.849 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.116      ;
; 0.849 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.116      ;
; 0.856 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.123      ;
; 0.861 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.127      ;
; 0.863 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.129      ;
; 0.863 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.130      ;
; 0.864 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.130      ;
; 0.883 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.150      ;
; 0.884 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.151      ;
; 0.917 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.070      ; 1.182      ;
; 0.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.239      ;
; 0.974 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.241      ;
; 0.979 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.246      ;
; 0.979 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.246      ;
; 0.980 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.246      ;
; 0.981 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.247      ;
; 0.994 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.261      ;
; 1.000 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.266      ;
; 1.001 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.267      ;
; 1.003 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.269      ;
; 1.005 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.272      ;
; 1.007 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.274      ;
; 1.016 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.283      ;
; 1.020 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.287      ;
; 1.031 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.298      ;
; 1.053 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.319      ;
; 1.062 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.328      ;
; 1.067 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.333      ;
; 1.068 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.334      ;
; 1.077 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.343      ;
; 1.082 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.349      ;
; 1.085 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.352      ;
; 1.086 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.353      ;
; 1.087 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.353      ;
; 1.088 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.354      ;
; 1.089 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.355      ;
; 1.090 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.356      ;
; 1.097 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.363      ;
; 1.097 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.364      ;
; 1.104 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.370      ;
; 1.122 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.388      ;
; 1.122 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.388      ;
; 1.128 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.394      ;
; 1.130 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.396      ;
; 1.141 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.070      ; 1.406      ;
; 1.147 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.070      ; 1.412      ;
; 1.156 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.423      ;
; 1.156 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.070      ; 1.421      ;
; 1.159 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.070      ; 1.424      ;
; 1.173 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.070      ; 1.438      ;
; 1.175 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.441      ;
; 1.182 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.448      ;
; 1.190 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.456      ;
; 1.192 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.459      ;
; 1.192 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.459      ;
; 1.194 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.460      ;
; 1.195 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.461      ;
; 1.210 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.476      ;
; 1.211 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.477      ;
; 1.230 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.070      ; 1.495      ;
; 1.233 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.499      ;
; 1.300 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.566      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.407  ; 0.591        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.407  ; 0.591        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.407  ; 0.591        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.407  ; 0.591        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.407  ; 0.591        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.407  ; 0.591        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.407  ; 0.591        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.407  ; 0.591        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|clock_20k~clkctrl|inclk[0]               ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|clock_20k~clkctrl|outclk                 ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|i2c_data[12]|clk                         ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|i2c_data[1]|clk                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 9.612 ; 9.842        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.613 ; 9.843        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[6]                                                                           ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[0]                                                                           ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[1]                                                                           ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[2]                                                                           ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[5]                                                                           ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[7]                                                                           ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[3]                                                                           ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[4]                                                                           ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a                                                                     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_a                                                                            ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a                                                                   ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ;
; 9.844 ; 10.060       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a                                                                   ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ;
; 9.845 ; 10.061       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ;
; 9.846 ; 10.062       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ;
; 9.846 ; 10.062       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ;
; 9.847 ; 10.063       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ;
; 9.847 ; 10.063       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_a                                                                            ;
; 9.848 ; 10.064       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a                                                                     ;
; 9.848 ; 10.064       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ;
; 9.848 ; 10.064       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ;
; 9.848 ; 10.064       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ;
; 9.848 ; 10.064       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[23]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[24]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[25]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[26]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[27]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[28]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[29]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[30]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[31]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[32]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[33]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[34]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[35]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[36]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[37]                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[38]                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[15]                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[16]                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[17]                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[18]                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[19]                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[20]                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[21]                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[22]                                                                                        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[0]                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[1]                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[2]                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[3]                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[4]                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[5]                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[6]                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[7]                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[8]                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[9]                                                                            ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[0]                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[10]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[11]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[12]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[1]                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[2]                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[3]                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[4]                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[5]                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[6]                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[7]                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[8]                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[9]                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[16]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[17]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[18]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[19]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[20]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[21]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[22]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[23]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[24]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[25]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[26]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[27]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[28]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[29]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[30]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[31]                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[40]                                                                                        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[41]                                                                                        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[42]                                                                                        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[43]                                                                                        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[44]                                                                                        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[45]                                                                                        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[46]                                                                                        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[47]                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req                                                                              ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[0]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[1]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[2]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[3]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[4]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[5]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|en                                                                                            ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[0]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[10]                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[11]                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[12]                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[13]                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[14]                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[1]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[2]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[39]                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[3]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[4]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[5]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[6]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[7]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[8]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[9]                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx_valid                                                                                      ;
; 19.721 ; 19.951       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 19.721 ; 19.951       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_we_reg       ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[0]                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[10]                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; 2.034 ; 2.119 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; 2.313 ; 2.481 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.803 ; 3.827 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.566 ; 4.495 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; 3.234 ; 3.602 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; -1.607 ; -1.683 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; -1.875 ; -2.030 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -2.781 ; -2.805 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -3.892 ; -3.888 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; -1.613 ; -1.934 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 10.941 ; 10.516 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 10.394 ; 9.823  ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 8.495  ; 9.212  ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 6.392  ;        ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 2.943  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;        ; 2.737  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 6.501  ; 6.099  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 5.981  ; 5.730  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 7.499 ; 7.087 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 7.793 ; 5.956 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 8.135 ; 8.829 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 6.129 ;       ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 2.481 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;       ; 2.280 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 4.722 ; 4.372 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 4.005 ; 3.788 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -0.576 ; -6.372        ;
; clk_50m                                               ; 0.173  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 17.001 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk_50m                                               ; -0.103 ; -0.103        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.135  ; 0.000         ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.186  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.000 ; -32.000       ;
; clk_50m                                               ; 9.200  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 19.732 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.576 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.526      ;
; -0.549 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.499      ;
; -0.475 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.425      ;
; -0.448 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.398      ;
; -0.439 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.389      ;
; -0.399 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.349      ;
; -0.368 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.319      ;
; -0.368 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.319      ;
; -0.368 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.319      ;
; -0.368 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.319      ;
; -0.368 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.319      ;
; -0.368 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.319      ;
; -0.368 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.319      ;
; -0.360 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.310      ;
; -0.354 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.304      ;
; -0.341 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.291      ;
; -0.337 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.287      ;
; -0.320 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.270      ;
; -0.313 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.264      ;
; -0.312 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.263      ;
; -0.299 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.249      ;
; -0.266 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.217      ;
; -0.266 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.217      ;
; -0.258 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.208      ;
; -0.257 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.208      ;
; -0.257 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.208      ;
; -0.249 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.200      ;
; -0.244 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.194      ;
; -0.238 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.188      ;
; -0.208 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.159      ;
; -0.208 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.159      ;
; -0.208 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.159      ;
; -0.208 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.159      ;
; -0.208 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.159      ;
; -0.208 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.159      ;
; -0.208 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.159      ;
; -0.201 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.151      ;
; -0.201 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.151      ;
; -0.201 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.151      ;
; -0.201 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.151      ;
; -0.201 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.151      ;
; -0.201 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.151      ;
; -0.196 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.146      ;
; -0.183 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.133      ;
; -0.180 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.131      ;
; -0.180 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.131      ;
; -0.180 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.131      ;
; -0.180 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.131      ;
; -0.180 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.131      ;
; -0.180 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.131      ;
; -0.162 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.113      ;
; -0.162 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.113      ;
; -0.162 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.113      ;
; -0.162 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.113      ;
; -0.162 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.113      ;
; -0.162 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.113      ;
; -0.162 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.113      ;
; -0.158 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.108      ;
; -0.157 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.108      ;
; -0.147 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.098      ;
; -0.147 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.098      ;
; -0.147 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.098      ;
; -0.147 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.098      ;
; -0.147 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.098      ;
; -0.142 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.092      ;
; -0.142 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.092      ;
; -0.142 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.092      ;
; -0.142 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.092      ;
; -0.142 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.092      ;
; -0.142 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.092      ;
; -0.138 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.088      ;
; -0.104 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.055      ;
; -0.104 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.055      ;
; -0.104 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.055      ;
; -0.104 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.055      ;
; -0.104 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.055      ;
; -0.079 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.030      ;
; -0.078 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.028      ;
; -0.077 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.027      ;
; -0.077 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.027      ;
; -0.077 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.027      ;
; -0.077 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.027      ;
; -0.077 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.027      ;
; -0.077 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.027      ;
; -0.069 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.020      ;
; -0.061 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.011      ;
; -0.060 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.011      ;
; -0.060 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.011      ;
; -0.060 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.011      ;
; -0.060 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.011      ;
; -0.060 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.011      ;
; -0.028 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 0.979      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.173  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.500        ; 1.051      ; 1.460      ;
; 0.764  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 1.000        ; 1.051      ; 1.369      ;
; 15.934 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.105      ; 4.180      ;
; 16.078 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.106      ; 4.037      ;
; 16.239 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 3.695      ;
; 16.240 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.101      ; 3.870      ;
; 16.303 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.109      ; 3.815      ;
; 16.309 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 3.625      ;
; 16.339 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.106      ; 3.776      ;
; 16.400 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 3.534      ;
; 16.418 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.099      ; 3.690      ;
; 16.432 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.102      ; 3.679      ;
; 16.436 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.222      ; 4.715      ;
; 16.492 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.120      ; 3.637      ;
; 16.528 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 3.406      ;
; 16.578 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 3.356      ;
; 16.596 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.102      ; 3.515      ;
; 16.613 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.214      ; 4.530      ;
; 16.632 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 3.302      ;
; 16.636 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.121      ; 3.494      ;
; 16.664 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.215      ; 4.480      ;
; 16.681 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.122      ; 3.450      ;
; 16.684 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.219      ; 4.464      ;
; 16.731 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.122      ; 3.400      ;
; 16.744 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 3.190      ;
; 16.750 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 3.184      ;
; 16.753 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.218      ; 4.394      ;
; 16.773 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.060      ; 4.194      ;
; 16.786 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.038     ; 3.163      ;
; 16.787 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.116      ; 3.338      ;
; 16.791 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.212      ; 4.350      ;
; 16.805 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.215      ; 4.339      ;
; 16.825 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.123      ; 3.307      ;
; 16.856 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.038     ; 3.093      ;
; 16.858 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.219      ; 4.290      ;
; 16.861 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.124      ; 3.272      ;
; 16.870 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.060      ; 4.097      ;
; 16.875 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.123      ; 3.257      ;
; 16.897 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.121      ; 3.233      ;
; 16.899 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 3.035      ;
; 16.908 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 3.026      ;
; 16.927 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 3.007      ;
; 16.947 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.038     ; 3.002      ;
; 16.956 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.060      ; 4.011      ;
; 16.956 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.053     ; 2.978      ;
; 16.965 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.114      ; 3.158      ;
; 16.970 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.122      ; 3.161      ;
; 16.979 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.117      ; 3.147      ;
; 16.986 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.965      ;
; 16.987 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.118      ; 3.140      ;
; 16.991 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.060      ; 3.976      ;
; 17.003 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.948      ;
; 17.004 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.118      ; 3.123      ;
; 17.005 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.060      ; 3.962      ;
; 17.038 ; ram_rw_control:ram_rw_control_inst|read_req_a         ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.117      ; 3.088      ;
; 17.050 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.126      ; 3.085      ;
; 17.053 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.898      ;
; 17.054 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.118      ; 3.073      ;
; 17.056 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.895      ;
; 17.073 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.878      ;
; 17.074 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.877      ;
; 17.075 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.118      ; 3.052      ;
; 17.075 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.038     ; 2.874      ;
; 17.086 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.123      ; 3.046      ;
; 17.100 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.126      ; 3.035      ;
; 17.114 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.123      ; 3.018      ;
; 17.117 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.126      ; 3.018      ;
; 17.123 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.828      ;
; 17.125 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.038     ; 2.824      ;
; 17.127 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.824      ;
; 17.136 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.123      ; 2.996      ;
; 17.137 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.814      ;
; 17.138 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.118      ; 2.989      ;
; 17.144 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.807      ;
; 17.147 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.804      ;
; 17.153 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.123      ; 2.979      ;
; 17.154 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.117      ; 2.972      ;
; 17.164 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.787      ;
; 17.165 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.116      ; 2.960      ;
; 17.166 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.060      ; 3.801      ;
; 17.172 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.126      ; 2.963      ;
; 17.179 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.119      ; 2.949      ;
; 17.182 ; ram_rw_control:ram_rw_control_inst|read_req_a         ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.118      ; 2.945      ;
; 17.182 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.116      ; 2.943      ;
; 17.190 ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.761      ;
; 17.190 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.038     ; 2.759      ;
; 17.191 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.126      ; 2.944      ;
; 17.194 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.122      ; 2.937      ;
; 17.196 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.119      ; 2.932      ;
; 17.197 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.754      ;
; 17.205 ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.746      ;
; 17.207 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.744      ;
; 17.208 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.123      ; 2.924      ;
; 17.214 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.737      ;
; 17.227 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.123      ; 2.905      ;
; 17.232 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.116      ; 2.893      ;
; 17.234 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.126      ; 2.901      ;
; 17.235 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.036     ; 2.716      ;
; 17.246 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.119      ; 2.882      ;
; 17.253 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.116      ; 2.872      ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.001 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.981      ;
; 17.001 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.981      ;
; 17.001 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.981      ;
; 17.001 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.981      ;
; 17.001 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.981      ;
; 17.001 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.981      ;
; 17.001 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.981      ;
; 17.001 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.981      ;
; 17.001 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.981      ;
; 17.001 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.981      ;
; 17.007 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.975      ;
; 17.007 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.975      ;
; 17.007 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.975      ;
; 17.007 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.975      ;
; 17.007 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.975      ;
; 17.007 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.975      ;
; 17.007 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.975      ;
; 17.007 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.975      ;
; 17.007 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.975      ;
; 17.007 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.975      ;
; 17.088 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.894      ;
; 17.088 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.894      ;
; 17.088 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.894      ;
; 17.088 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.894      ;
; 17.088 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.894      ;
; 17.088 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.894      ;
; 17.088 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.894      ;
; 17.088 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.894      ;
; 17.088 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.894      ;
; 17.088 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.894      ;
; 17.097 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.885      ;
; 17.097 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.885      ;
; 17.097 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.885      ;
; 17.097 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.885      ;
; 17.097 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.885      ;
; 17.097 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.885      ;
; 17.097 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.885      ;
; 17.097 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.885      ;
; 17.097 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.885      ;
; 17.097 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.885      ;
; 17.105 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.003     ; 2.879      ;
; 17.105 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.003     ; 2.879      ;
; 17.105 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.003     ; 2.879      ;
; 17.105 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.003     ; 2.879      ;
; 17.105 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.003     ; 2.879      ;
; 17.105 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.003     ; 2.879      ;
; 17.105 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.003     ; 2.879      ;
; 17.105 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.003     ; 2.879      ;
; 17.105 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.003     ; 2.879      ;
; 17.105 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.003     ; 2.879      ;
; 17.152 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.830      ;
; 17.152 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.830      ;
; 17.152 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.830      ;
; 17.152 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.830      ;
; 17.152 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.830      ;
; 17.152 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.830      ;
; 17.152 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.830      ;
; 17.152 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.830      ;
; 17.152 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.830      ;
; 17.152 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.830      ;
; 17.261 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.721      ;
; 17.261 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.721      ;
; 17.261 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.721      ;
; 17.261 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.721      ;
; 17.261 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.721      ;
; 17.261 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.721      ;
; 17.261 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.721      ;
; 17.261 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.721      ;
; 17.261 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.721      ;
; 17.261 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.721      ;
; 17.297 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.685      ;
; 17.297 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.685      ;
; 17.297 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.685      ;
; 17.297 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.685      ;
; 17.297 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.685      ;
; 17.297 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.685      ;
; 17.297 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.685      ;
; 17.297 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.685      ;
; 17.297 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.685      ;
; 17.297 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.685      ;
; 17.319 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.663      ;
; 17.319 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.663      ;
; 17.319 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.663      ;
; 17.319 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.663      ;
; 17.319 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.663      ;
; 17.319 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.663      ;
; 17.319 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.663      ;
; 17.319 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.663      ;
; 17.319 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.663      ;
; 17.319 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 2.663      ;
; 17.516 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|state[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.004     ; 2.467      ;
; 17.520 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.453      ;
; 17.520 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.453      ;
; 17.520 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.453      ;
; 17.520 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.453      ;
; 17.520 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.453      ;
; 17.520 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[40] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.453      ;
; 17.520 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[41] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.453      ;
; 17.520 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[42] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.453      ;
; 17.520 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[43] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 2.453      ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.103 ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.000        ; 1.096      ; 1.212      ;
; 0.187  ; ram_rw_control:ram_rw_control_inst|next_read_reg              ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ram_rw_control:ram_rw_control_inst|myen                       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.199  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.320      ;
; 0.300  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.036      ; 0.420      ;
; 0.303  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.428      ;
; 0.316  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.437      ;
; 0.322  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.036      ; 0.442      ;
; 0.328  ; ram_rw_control:ram_rw_control_inst|read_req_b                 ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.036      ; 0.448      ;
; 0.364  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.485      ;
; 0.406  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.036      ; 0.526      ;
; 0.422  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.200      ; 0.726      ;
; 0.425  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.200      ; 0.729      ;
; 0.433  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.201      ; 0.738      ;
; 0.434  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.200      ; 0.738      ;
; 0.436  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.201      ; 0.741      ;
; 0.438  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.745      ;
; 0.439  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.200      ; 0.743      ;
; 0.441  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.748      ;
; 0.442  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.749      ;
; 0.449  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.756      ;
; 0.450  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.757      ;
; 0.450  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.201      ; 0.755      ;
; 0.452  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.759      ;
; 0.453  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.760      ;
; 0.453  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.574      ;
; 0.454  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.761      ;
; 0.454  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.575      ;
; 0.455  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.200      ; 0.759      ;
; 0.455  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.200      ; 0.759      ;
; 0.456  ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.201      ; 0.761      ;
; 0.459  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.036      ; 0.579      ;
; 0.463  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.584      ;
; 0.463  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.584      ;
; 0.464  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.585      ;
; 0.464  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.585      ;
; 0.464  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.585      ;
; 0.464  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.585      ;
; 0.465  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; -0.500       ; 1.096      ; 1.280      ;
; 0.465  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.201      ; 0.770      ;
; 0.465  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.201      ; 0.770      ;
; 0.465  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.200      ; 0.769      ;
; 0.465  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.586      ;
; 0.465  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.586      ;
; 0.466  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.587      ;
; 0.466  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.587      ;
; 0.467  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.588      ;
; 0.467  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.588      ;
; 0.467  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.588      ;
; 0.468  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.589      ;
; 0.468  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.589      ;
; 0.469  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.776      ;
; 0.469  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.776      ;
; 0.470  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.777      ;
; 0.470  ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.777      ;
; 0.470  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.036      ; 0.590      ;
; 0.476  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.201      ; 0.781      ;
; 0.483  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.203      ; 0.790      ;
; 0.491  ; ram_rw_control:ram_rw_control_inst|read_req_a                 ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.033      ; 0.608      ;
; 0.492  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.613      ;
; 0.510  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a          ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.029      ; 0.623      ;
; 0.516  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.637      ;
; 0.516  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.637      ;
; 0.516  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.637      ;
; 0.516  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.637      ;
; 0.516  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.637      ;
; 0.517  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.638      ;
; 0.517  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.638      ;
; 0.519  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.640      ;
; 0.519  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.640      ;
; 0.519  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.640      ;
; 0.519  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.640      ;
; 0.520  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.641      ;
; 0.520  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.641      ;
; 0.529  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid         ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.185      ; 0.818      ;
; 0.529  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.650      ;
; 0.529  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.650      ;
; 0.530  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.651      ;
; 0.530  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.651      ;
; 0.530  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.651      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.135 ; sd_read:sd_read_inst|mydata_o[7]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.465      ;
; 0.156 ; sd_read:sd_read_inst|mydata_o[6]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.160 ; ram_rw_control:ram_rw_control_inst|ram_addr[2]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.489      ;
; 0.161 ; sd_read:sd_read_inst|mydata_o[2]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.165 ; sd_read:sd_read_inst|mydata_o[5]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.172 ; sd_read:sd_read_inst|mydata_o[7]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.177 ; sd_read:sd_read_inst|mydata_o[6]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.498      ;
; 0.181 ; ram_rw_control:ram_rw_control_inst|ram_addr[3]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.510      ;
; 0.184 ; sd_initial:sd_initial_inst|CMD8[0]                  ; sd_initial:sd_initial_inst|CMD8[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_initial:sd_initial_inst|state[2]                 ; sd_initial:sd_initial_inst|state[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_initial:sd_initial_inst|ACMD41[0]                ; sd_initial:sd_initial_inst|ACMD41[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; sd_initial:sd_initial_inst|counter[0]               ; sd_initial:sd_initial_inst|counter[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_initial:sd_initial_inst|state[3]                 ; sd_initial:sd_initial_inst|state[3]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_initial:sd_initial_inst|CMD55[0]                 ; sd_initial:sd_initial_inst|CMD55[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_initial:sd_initial_inst|CMD0[0]                  ; sd_initial:sd_initial_inst|CMD0[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_initial:sd_initial_inst|init_o                   ; sd_initial:sd_initial_inst|init_o                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_read:sd_read_inst|CMD17[0]                       ; sd_read:sd_read_inst|CMD17[0]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_read:sd_read_inst|mystate[0]                     ; sd_read:sd_read_inst|mystate[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_read:sd_read_inst|mystate[2]                     ; sd_read:sd_read_inst|mystate[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_read:sd_read_inst|mystate[1]                     ; sd_read:sd_read_inst|mystate[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_read:sd_read_inst|read_start                     ; sd_read:sd_read_inst|read_start                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sd_read:sd_read_inst|data_come                      ; sd_read:sd_read_inst|data_come                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sd_read:sd_read_inst|cntb[1]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_read:sd_read_inst|cntb[2]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_read:sd_read_inst|read_cnt[9]                    ; sd_read:sd_read_inst|read_cnt[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_read:sd_read_inst|read_finish                    ; sd_read:sd_read_inst|read_finish                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_rw_control:ram_rw_control_inst|read_req         ; ram_rw_control:ram_rw_control_inst|read_req                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sd_initial:sd_initial_inst|rx[5]                    ; sd_initial:sd_initial_inst|rx[6]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[0]                    ; sd_initial:sd_initial_inst|rx[1]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[1]                    ; sd_initial:sd_initial_inst|rx[2]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[2]                    ; sd_initial:sd_initial_inst|rx[3]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[3]                    ; sd_initial:sd_initial_inst|rx[4]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[4]                    ; sd_initial:sd_initial_inst|rx[5]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[8]                    ; sd_initial:sd_initial_inst|rx[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[10]                   ; sd_initial:sd_initial_inst|rx[11]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[13]                   ; sd_initial:sd_initial_inst|rx[14]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[15]                   ; sd_initial:sd_initial_inst|rx[16]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[21]                   ; sd_initial:sd_initial_inst|rx[22]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ram_rw_control:ram_rw_control_inst|next_read_reg_r2 ; ram_rw_control:ram_rw_control_inst|next_read                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sd_initial:sd_initial_inst|en                       ; sd_initial:sd_initial_inst|en                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_read:sd_read_inst|en                             ; sd_read:sd_read_inst|en                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sd_initial:sd_initial_inst|rx[26]                   ; sd_initial:sd_initial_inst|rx[27]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sd_initial:sd_initial_inst|rx[27]                   ; sd_initial:sd_initial_inst|rx[28]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sd_initial:sd_initial_inst|rx[29]                   ; sd_initial:sd_initial_inst|rx[30]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sd_initial:sd_initial_inst|rx[32]                   ; sd_initial:sd_initial_inst|rx[33]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sd_initial:sd_initial_inst|rx[33]                   ; sd_initial:sd_initial_inst|rx[34]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sd_read:sd_read_inst|CMD17[44]                      ; sd_read:sd_read_inst|CMD17[45]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; sd_read:sd_read_inst|CMD17[9]                       ; sd_read:sd_read_inst|CMD17[10]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.318      ;
; 0.196 ; sd_initial:sd_initial_inst|rx[6]                    ; sd_initial:sd_initial_inst|rx[7]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sd_initial:sd_initial_inst|rx[19]                   ; sd_initial:sd_initial_inst|rx[20]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sd_initial:sd_initial_inst|rx[28]                   ; sd_initial:sd_initial_inst|rx[29]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; ram_rw_control:ram_rw_control_inst|ram_addr[4]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.525      ;
; 0.196 ; sd_initial:sd_initial_inst|CMD8[1]                  ; sd_initial:sd_initial_inst|CMD8[2]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sd_read:sd_read_inst|CMD17[42]                      ; sd_read:sd_read_inst|CMD17[43]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.319      ;
; 0.197 ; sd_initial:sd_initial_inst|rx[25]                   ; sd_initial:sd_initial_inst|rx[26]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sd_initial:sd_initial_inst|rx[34]                   ; sd_initial:sd_initial_inst|rx[35]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sd_initial:sd_initial_inst|rx[45]                   ; sd_initial:sd_initial_inst|rx[46]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sd_read:sd_read_inst|CMD17[41]                      ; sd_read:sd_read_inst|CMD17[42]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.320      ;
; 0.198 ; sd_initial:sd_initial_inst|rx[24]                   ; sd_initial:sd_initial_inst|rx[25]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sd_initial:sd_initial_inst|rx[44]                   ; sd_initial:sd_initial_inst|rx[45]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sd_initial:sd_initial_inst|CMD55[6]                 ; sd_initial:sd_initial_inst|CMD55[7]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; sd_initial:sd_initial_inst|CMD8[17]                 ; sd_initial:sd_initial_inst|CMD8[18]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; sd_read:sd_read_inst|CMD17[46]                      ; sd_read:sd_read_inst|CMD17[47]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.199 ; sd_initial:sd_initial_inst|rx[16]                   ; sd_initial:sd_initial_inst|rx[17]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sd_initial:sd_initial_inst|rx[18]                   ; sd_initial:sd_initial_inst|rx[19]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sd_initial:sd_initial_inst|rx[42]                   ; sd_initial:sd_initial_inst|rx[43]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sd_initial:sd_initial_inst|rx[43]                   ; sd_initial:sd_initial_inst|rx[44]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sd_initial:sd_initial_inst|CMD8[9]                  ; sd_initial:sd_initial_inst|CMD8[10]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.322      ;
; 0.201 ; sd_initial:sd_initial_inst|CMD8[11]                 ; sd_initial:sd_initial_inst|CMD8[12]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.323      ;
; 0.202 ; sd_read:sd_read_inst|CMD17[40]                      ; sd_read:sd_read_inst|CMD17[41]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.325      ;
; 0.205 ; sd_initial:sd_initial_inst|CMD55[27]                ; sd_initial:sd_initial_inst|CMD55[28]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.327      ;
; 0.205 ; sd_read:sd_read_inst|CMD17[31]                      ; sd_read:sd_read_inst|CMD17[32]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.328      ;
; 0.207 ; sd_read:sd_read_inst|CMD17[22]                      ; sd_read:sd_read_inst|CMD17[23]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.329      ;
; 0.212 ; sd_initial:sd_initial_inst|rx[40]                   ; sd_initial:sd_initial_inst|rx[41]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.253 ; sd_initial:sd_initial_inst|CMD0[5]                  ; sd_initial:sd_initial_inst|CMD0[6]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.376      ;
; 0.254 ; sd_initial:sd_initial_inst|CMD55[1]                 ; sd_initial:sd_initial_inst|CMD55[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.376      ;
; 0.254 ; sd_initial:sd_initial_inst|CMD0[8]                  ; sd_initial:sd_initial_inst|CMD0[9]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_initial:sd_initial_inst|CMD0[10]                 ; sd_initial:sd_initial_inst|CMD0[11]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_initial:sd_initial_inst|CMD0[19]                 ; sd_initial:sd_initial_inst|CMD0[20]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_initial:sd_initial_inst|CMD0[24]                 ; sd_initial:sd_initial_inst|CMD0[25]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_initial:sd_initial_inst|ACMD41[26]               ; sd_initial:sd_initial_inst|ACMD41[27]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.376      ;
; 0.254 ; sd_initial:sd_initial_inst|CMD8[41]                 ; sd_initial:sd_initial_inst|CMD8[42]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_initial:sd_initial_inst|ACMD41[4]                ; sd_initial:sd_initial_inst|ACMD41[5]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.376      ;
; 0.254 ; sd_read:sd_read_inst|CMD17[43]                      ; sd_read:sd_read_inst|CMD17[44]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_read:sd_read_inst|CMD17[34]                      ; sd_read:sd_read_inst|CMD17[35]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_read:sd_read_inst|CMD17[38]                      ; sd_read:sd_read_inst|CMD17[39]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.255 ; sd_initial:sd_initial_inst|CMD55[11]                ; sd_initial:sd_initial_inst|CMD55[12]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.377      ;
; 0.255 ; sd_initial:sd_initial_inst|CMD55[13]                ; sd_initial:sd_initial_inst|CMD55[14]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.377      ;
; 0.255 ; sd_initial:sd_initial_inst|CMD55[16]                ; sd_initial:sd_initial_inst|CMD55[17]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.377      ;
; 0.255 ; sd_initial:sd_initial_inst|CMD55[18]                ; sd_initial:sd_initial_inst|CMD55[19]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.377      ;
; 0.255 ; sd_initial:sd_initial_inst|CMD55[23]                ; sd_initial:sd_initial_inst|CMD55[24]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.377      ;
; 0.255 ; sd_initial:sd_initial_inst|CMD55[46]                ; sd_initial:sd_initial_inst|CMD55[47]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.377      ;
; 0.255 ; sd_initial:sd_initial_inst|CMD0[13]                 ; sd_initial:sd_initial_inst|CMD0[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.378      ;
; 0.255 ; sd_initial:sd_initial_inst|CMD0[23]                 ; sd_initial:sd_initial_inst|CMD0[24]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.378      ;
; 0.255 ; sd_initial:sd_initial_inst|CMD0[30]                 ; sd_initial:sd_initial_inst|CMD0[31]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.377      ;
; 0.255 ; sd_initial:sd_initial_inst|CMD0[32]                 ; sd_initial:sd_initial_inst|CMD0[33]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.378      ;
; 0.255 ; sd_initial:sd_initial_inst|CMD0[41]                 ; sd_initial:sd_initial_inst|CMD0[42]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.378      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.207 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.327      ;
; 0.280 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.400      ;
; 0.301 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.422      ;
; 0.304 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.426      ;
; 0.309 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.430      ;
; 0.312 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.440      ;
; 0.324 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.445      ;
; 0.326 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.447      ;
; 0.335 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.456      ;
; 0.337 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.458      ;
; 0.338 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.459      ;
; 0.341 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.461      ;
; 0.348 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.469      ;
; 0.352 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.472      ;
; 0.354 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.474      ;
; 0.363 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.484      ;
; 0.363 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.484      ;
; 0.363 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.484      ;
; 0.363 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.484      ;
; 0.365 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.485      ;
; 0.383 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.504      ;
; 0.384 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.504      ;
; 0.388 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.509      ;
; 0.389 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.510      ;
; 0.392 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.512      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.035      ; 0.522      ;
; 0.405 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.525      ;
; 0.406 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.526      ;
; 0.433 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.554      ;
; 0.434 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.555      ;
; 0.434 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.555      ;
; 0.435 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.556      ;
; 0.435 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.556      ;
; 0.437 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.558      ;
; 0.439 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.560      ;
; 0.439 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.560      ;
; 0.440 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.561      ;
; 0.446 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.567      ;
; 0.450 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.570      ;
; 0.451 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.571      ;
; 0.452 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.573      ;
; 0.462 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.586      ;
; 0.474 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.595      ;
; 0.477 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.598      ;
; 0.478 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.599      ;
; 0.480 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.601      ;
; 0.482 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.603      ;
; 0.482 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.603      ;
; 0.483 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.604      ;
; 0.485 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.606      ;
; 0.486 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.607      ;
; 0.486 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.607      ;
; 0.492 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.613      ;
; 0.494 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.614      ;
; 0.498 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.619      ;
; 0.500 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.035      ; 0.619      ;
; 0.502 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.622      ;
; 0.508 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.629      ;
; 0.511 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.632      ;
; 0.514 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.035      ; 0.633      ;
; 0.516 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.636      ;
; 0.519 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.639      ;
; 0.529 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.651      ;
; 0.534 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.654      ;
; 0.536 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.658      ;
; 0.543 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.664      ;
; 0.546 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.667      ;
; 0.548 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.669      ;
; 0.549 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.670      ;
; 0.551 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.672      ;
; 0.552 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.673      ;
; 0.553 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.035      ; 0.672      ;
; 0.567 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.688      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|config_step.00|clk                       ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|config_step.01|clk                       ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|config_step.10|clk                       ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|reg_index[0]|clk                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                   ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[6]                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[0]                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[1]                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[2]                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[3]                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[4]                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[5]                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[7]                                                                           ;
; 9.261 ; 9.445        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ;
; 9.261 ; 9.445        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ;
; 9.261 ; 9.445        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ;
; 9.261 ; 9.445        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a                                                                     ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a                                                                   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_a                                                                            ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                     ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout                                                           ;
; 9.441 ; 9.441        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|data_num[0]|clk                                                                              ;
; 9.441 ; 9.441        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|data_num[1]|clk                                                                              ;
; 9.441 ; 9.441        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|data_num[2]|clk                                                                              ;
; 9.441 ; 9.441        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|data_num[3]|clk                                                                              ;
; 9.441 ; 9.441        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a0|clk1                                                         ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|bclk_a|clk                                                                                   ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|bclk_b|clk                                                                                   ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|dacclk_a|clk                                                                                 ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|dacclk_b|clk                                                                                 ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|myvalid|clk                                                                                  ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a2|clk1                                                         ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a3|clk1                                                         ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a4|clk1                                                         ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a5|clk1                                                         ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a6|clk1                                                         ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a7|clk1                                                         ;
; 9.442 ; 9.442        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_1|auto_generated|ram_block1a6|clk1                                                         ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[0]|clk                                                                          ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[10]|clk                                                                         ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[11]|clk                                                                         ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[12]|clk                                                                         ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[13]|clk                                                                         ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[14]|clk                                                                         ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[15]|clk                                                                         ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[1]|clk                                                                          ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[2]|clk                                                                          ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[3]|clk                                                                          ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[4]|clk                                                                          ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[5]|clk                                                                          ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[6]|clk                                                                          ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[7]|clk                                                                          ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|reg_config_inst|clock_20k_cnt[8]|clk                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~porta_we_reg       ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~porta_we_reg       ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_we_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~porta_we_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~porta_we_reg       ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_we_reg       ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[10]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[11]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[20]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[21]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[22]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[23]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[24]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[25]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[26]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[27]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[28]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[29]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[30]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[31]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[32]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[33]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[34]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[35]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[36]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[37]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[38]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[39]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[40]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[41]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[42]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[43]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[44]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[45]                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|CMD17[9]                                                                                            ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|SD_cs                                                                                               ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|SD_datain                                                                                           ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|mystate[0]                                                                                          ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|mystate[1]                                                                                          ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|mystate[2]                                                                                          ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|read_start                                                                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[0]                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[1]                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[2]                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[32]                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[33]                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[34]                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[35]                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[3]                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[4]                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[5]                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[6]                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[7]                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[0]                                                                                       ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[1]                                                                                       ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[28]                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[32]                                                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[33]                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; 1.072 ; 1.824 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; 1.211 ; 2.033 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.782 ; 2.656 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 2.117 ; 2.996 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; 1.794 ; 2.264 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; -0.866 ; -1.602 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; -0.999 ; -1.803 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.325 ; -2.156 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.815 ; -2.673 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; -1.020 ; -1.483 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 5.413 ; 5.434 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.994 ; 5.223 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.671 ; 4.536 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.357 ;       ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 1.442 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;       ; 1.431 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 3.122 ; 3.129 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 2.949 ; 2.942 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 3.740 ; 3.750 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.963 ; 3.245 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.500 ; 4.372 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.245 ;       ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 1.208 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;       ; 1.194 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 2.212 ; 2.245 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 1.944 ; 1.954 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -2.689  ; -0.103 ; N/A      ; N/A     ; -1.487              ;
;  clk_50m                                               ; -0.057  ; -0.103 ; N/A      ; N/A     ; 9.200               ;
;  mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -2.689  ; 0.186  ; N/A      ; N/A     ; -1.487              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 12.755  ; 0.135  ; N/A      ; N/A     ; 19.717              ;
; Design-wide TNS                                        ; -56.576 ; -0.103 ; 0.0      ; 0.0     ; -47.584             ;
;  clk_50m                                               ; -0.057  ; -0.103 ; N/A      ; N/A     ; 0.000               ;
;  mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -56.521 ; 0.000  ; N/A      ; N/A     ; -47.584             ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; 2.297 ; 2.526 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; 2.588 ; 2.933 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.141 ; 4.430 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.934 ; 5.156 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; 3.667 ; 3.929 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; -0.866 ; -1.602 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; -0.999 ; -1.803 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.325 ; -2.156 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.815 ; -2.673 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; -1.020 ; -1.483 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 11.743 ; 11.441 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 11.130 ; 10.899 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 9.487  ; 9.900  ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 6.941  ;        ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 3.112  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;        ; 2.936  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 6.866  ; 6.572  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 6.354  ; 6.145  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 3.740 ; 3.750 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.963 ; 3.245 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.500 ; 4.372 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.245 ;       ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 1.208 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;       ; 1.194 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 2.212 ; 2.245 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 1.944 ; 1.954 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SD_clk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_cs         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_datain     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ADCLRC                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADCDAT                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_50m                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DACLRC                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BCLK                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_dataout              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SD_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_cs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_datain     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DACDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SD_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_cs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_datain     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DACDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SD_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_cs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_datain     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DACDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clk_50m                                               ; clk_50m                                               ; 1718     ; 0        ; 0        ; 0        ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m                                               ; 1        ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m                                               ; 14       ; 109      ; 0        ; 0        ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 309      ; 0        ; 0        ; 0        ;
; clk_50m                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4002     ; 70       ; 929      ; 18344    ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clk_50m                                               ; clk_50m                                               ; 1718     ; 0        ; 0        ; 0        ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m                                               ; 1        ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m                                               ; 14       ; 109      ; 0        ; 0        ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 309      ; 0        ; 0        ; 0        ;
; clk_50m                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4002     ; 70       ; 929      ; 18344    ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 74    ; 74   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu Nov 24 16:27:14 2016
Info: Command: quartus_sta sd_audio -c sd_audio
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sd_audio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50m clk_50m
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name mywav:mywav_inst|reg_config:reg_config_inst|clock_20k mywav:mywav_inst|reg_config:reg_config_inst|clock_20k
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.689
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.689       -56.521 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.055        -0.055 clk_50m 
    Info (332119):    12.755         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.096
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.096        -0.096 clk_50m 
    Info (332119):     0.433         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453         0.000 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -47.584 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):     9.611         0.000 clk_50m 
    Info (332119):    19.719         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.450
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.450       -50.106 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.057        -0.057 clk_50m 
    Info (332119):    13.144         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.074
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.074        -0.074 clk_50m 
    Info (332119):     0.401         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402         0.000 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -47.584 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):     9.612         0.000 clk_50m 
    Info (332119):    19.717         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.576
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.576        -6.372 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.173         0.000 clk_50m 
    Info (332119):    17.001         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.103
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.103        -0.103 clk_50m 
    Info (332119):     0.135         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -32.000 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):     9.200         0.000 clk_50m 
    Info (332119):    19.732         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 479 megabytes
    Info: Processing ended: Thu Nov 24 16:27:16 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


