{
 "author" : "Premysl Houdek",
 "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
 "name" : "tms570",
 "peripherals" : [
   {
     "name" : "RTI",
     "full name" : "Real-Time Interrupt",
     "offset" : ["0xFFFFFC00"],
     "registers" : [
       {
       "name" : "GCTRL",
       "info" : "RTI Global Control Register",
       "lenght" : "32",
       "adress" : "0x0",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "4",
         "bit_Field_Name" : "NTUSEL",
         "info" : "Select NTU signal."
         },
         {
         "start_bit" : "15",
         "bit_lenght" : "1",
         "bit_Field_Name" : "COS",
         "info" : "Continue on suspend."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CNT1EN",
         "info" : "Counter 1 enable. This bit starts and stops counter block 1 (RTIUC1 and RTIFRC1)."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CNT0EN",
         "info" : "Counter 0 enable. This bit starts and stops counter block 0 (RTIUC0 and RTIFRC0)."
         }
        ]
       },
       {
       "name" : "TBCTRL",
       "info" : "RTI Timebase Control Register",
       "lenght" : "32",
       "adress" : "0x4",
       "fields" : [
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INC",
         "info" : "Increment free running counter 0."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TBEXT",
         "info" : "Timebase external."
         }
        ]
       },
       {
       "name" : "CAPCTRL",
       "info" : "RTI Capture Control Register",
       "lenght" : "32",
       "adress" : "0x8",
       "fields" : [
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CAPCNTR1",
         "info" : "Capture counter 1."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CAPCNTR0",
         "info" : "Capture counter 0."
         }
        ]
       },
       {
       "name" : "COMPCTRL",
       "info" : "RTI Compare Control Register",
       "lenght" : "32",
       "adress" : "0xc",
       "fields" : [
         {
         "start_bit" : "12",
         "bit_lenght" : "1",
         "bit_Field_Name" : "COMPSEL3",
         "info" : "Compare select 3."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "COMPSEL2",
         "info" : "Compare select 2."
         },
         {
         "start_bit" : "4",
         "bit_lenght" : "1",
         "bit_Field_Name" : "COMPSEL1",
         "info" : "Compare select 1."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "COMPSEL0",
         "info" : "Compare select 0."
         }
        ]
       },
       {
       "name" : "TBLCOMP",
       "info" : "RTI Timebase Low Compare Register",
       "lenght" : "32",
       "adress" : "0x70",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "TBLCOMP",
         "info" : "Timebase low compare value."
         }
        ]
       },
       {
       "name" : "TBHCOMP",
       "info" : "RTI Timebase High Compare Register",
       "lenght" : "32",
       "adress" : "0x74",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "TBHCOMP",
         "info" : "Timebase high compare value."
         }
        ]
       },
       {
       "name" : "SETINTENA",
       "info" : "RTI Set Interrupt Enable Register",
       "lenght" : "32",
       "adress" : "0x80",
       "fields" : [
         {
         "start_bit" : "18",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SETOVL1INT",
         "info" : "Set free running counter 1 overflow interrupt."
         },
         {
         "start_bit" : "17",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SETOVL0INT",
         "info" : "Set free running counter 0 overflow interrupt."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SETTBINT",
         "info" : "Set timebase interrupt."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SETDMA3",
         "info" : "Set compare DMA request 3."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SETDMA2",
         "info" : "Set compare DMA request 2."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SETDMA1",
         "info" : "Set compare DMA request 1."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SETDMA0",
         "info" : "Set compare DMA request 0."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SETINT3",
         "info" : "Set compare interrupt 3."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SETINT2",
         "info" : "Set compare interrupt 2."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SETINT1",
         "info" : "Set compare interrupt 1."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SETINT0",
         "info" : "Set compare interrupt 0."
         }
        ]
       },
       {
       "name" : "CLEARINTENA",
       "info" : "RTI Clear Interrupt Enable Register",
       "lenght" : "32",
       "adress" : "0x84",
       "fields" : [
         {
         "start_bit" : "18",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLEAROVL1INT",
         "info" : "Clear free running counter 1 overflow interrupt."
         },
         {
         "start_bit" : "17",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLEAROVL0INT",
         "info" : "Clear free running counter 0 overflow interrupt."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLEARTBINT",
         "info" : "Clear timebase interrupt."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLEARDMA3",
         "info" : "Clear compare DMA request 3."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLEARDMA2",
         "info" : "Clear compare DMA request 2."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLEARDMA1",
         "info" : "Clear compare DMA request 1."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLEARDMA0",
         "info" : "Clear compare DMA request 0."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLEARINT3",
         "info" : "Clear compare interrupt 3."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLEARINT2",
         "info" : "Clear compare interrupt 2."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLEARINT1",
         "info" : "Clear compare interrupt 1."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLEARINT0",
         "info" : "Clear compare interrupt 0."
         }
        ]
       },
       {
       "name" : "INTFLAG",
       "info" : "RTI Interrupt Flag Register",
       "lenght" : "32",
       "adress" : "0x88",
       "fields" : [
         {
         "start_bit" : "18",
         "bit_lenght" : "1",
         "bit_Field_Name" : "OVL1INT",
         "info" : "Free running counter 1 overflow interrupt flag. This bit determines if an interrupt is pending."
         },
         {
         "start_bit" : "17",
         "bit_lenght" : "1",
         "bit_Field_Name" : "OVL0INT",
         "info" : "Free running counter 0 overflow interrupt flag. This bit determines if an interrupt is pending."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TBINT",
         "info" : "Timebase interrupt flag."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT3",
         "info" : "Interrupt flag 3. These bits determine if an interrupt due to a Compare 3 match is pending."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT2",
         "info" : "Interrupt flag 2. These bits determine if an interrupt due to a Compare 2 match is pending."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT1",
         "info" : "Interrupt flag 1. These bits determine if an interrupt due to a Compare 1 match is pending."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT0",
         "info" : "Interrupt flag 0. These bits determine if an interrupt due to a Compare 0 match is pending."
         }
        ]
       },
       {
       "name" : "DWDCTRL",
       "info" : "Digital Watchdog Control Register",
       "lenght" : "32",
       "adress" : "0x90",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "DWDCTRL",
         "info" : "DWDCTRL Digital Watchdog Control."
         }
        ]
       },
       {
       "name" : "DWDPRLD",
       "info" : "Digital Watchdog Preload Register",
       "lenght" : "32",
       "adress" : "0x94",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "DWDPRLD",
         "info" : "Digital Watchdog Preload Value."
         }
        ]
       },
       {
       "name" : "WDSTATUS",
       "info" : "Watchdog Status Register",
       "lenght" : "32",
       "adress" : "0x98",
       "fields" : [
         {
         "start_bit" : "5",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DWWD_ST",
         "info" : "Windowed Watchdog Status"
         },
         {
         "start_bit" : "4",
         "bit_lenght" : "1",
         "bit_Field_Name" : "END_TIME_VIOL",
         "info" : "Windowed Watchdog End Time Violation Status."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "START_TIME_VIOL",
         "info" : "Windowed Watchdog Start Time Violation Status."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "KEY_ST",
         "info" : "Watchdog key status."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DWD_ST",
         "info" : "DWD status."
         }
        ]
       },
       {
       "name" : "WDKEY",
       "info" : "RTI Watchdog Key Register",
       "lenght" : "32",
       "adress" : "0x9c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "WDKEY",
         "info" : "Watchdog key. These bits provide the key sequence location."
         }
        ]
       },
       {
       "name" : "DWDCNTR",
       "info" : "RTI Digital Watchdog Down Counter Register",
       "lenght" : "32",
       "adress" : "0xa0",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "25",
         "bit_Field_Name" : "DWDCNTR",
         "info" : "DWD down counter."
         }
        ]
       },
       {
       "name" : "WWDRXNCTRL",
       "info" : "Digital Windowed Watchdog Reaction Control Register",
       "lenght" : "32",
       "adress" : "0xa4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "WWDRXN",
         "info" : "The DWWD reaction"
         }
        ]
       },
       {
       "name" : "WWDSIZECTRL",
       "info" : "Digital Windowed Watchdog Window Size Control Register",
       "lenght" : "32",
       "adress" : "0xa8",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "WWDSIZE",
         "info" : "The DWWD window size"
         }
        ]
       },
       {
       "name" : "INTCLRENABLE",
       "info" : "RTI Compare Interrupt Clear Enable Register",
       "lenght" : "32",
       "adress" : "0xac",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "4",
         "bit_Field_Name" : "INTCLRENABLE3",
         "info" : "Enables the auto-clear functionality on the compare 3 interrupt."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "4",
         "bit_Field_Name" : "INTCLRENABLE2",
         "info" : "Enables the auto-clear functionality on the compare 2 interrupt."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "4",
         "bit_Field_Name" : "INTCLRENABLE1",
         "info" : "Enables the auto-clear functionality on the compare 1 interrupt."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "INTCLRENABLE0",
         "info" : "Enables the auto-clear functionality on the compare 0 interrupt."
         }
        ]
       },
       {
       "name" : "COMP0CLR",
       "info" : "RTI Compare 0 Clear Register",
       "lenght" : "32",
       "adress" : "0xb0",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "CMP0CLR",
         "info" : "Compare 0 clear."
         }
        ]
       },
       {
       "name" : "COMP1CLR",
       "info" : "RTI Compare 1 Clear Register",
       "lenght" : "32",
       "adress" : "0xb4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "CMP0CLR",
         "info" : "Compare 1 clear."
         }
        ]
       },
       {
       "name" : "COMP2CLR",
       "info" : "RTI Compare 2 Clear Register",
       "lenght" : "32",
       "adress" : "0xb8",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "CMP2CLR",
         "info" : "Compare 2 clear."
         }
        ]
       },
       {
       "name" : "COMP3CLR",
       "info" : "RTI Compare 3 Clear Register",
       "lenght" : "32",
       "adress" : "0xbc",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "CMP3CLR",
         "info" : "Compare 3 clear."
         }
        ]
       },
       {
       "name" : "CNT",
       "info" : "Counters",
       "lenght" : "32",
       "adress" : "0x10",
       "array" : "2",
       "type" : "tms570_rti_counter_t",
       "fields" : [
        ]
       },
       {
       "name" : "CMP",
       "info" : "Compares",
       "lenght" : "8",
       "adress" : "0x50",
       "array" : "4",
       "type" : "tms570_rti_compare_t",
       "fields" : [
        ]
       }
     ]
   },
   {
     "name" : "rti_counter",
     "full name" : "rti_counter struct",
     "offset" : ["NONE"],
     "registers" : [
       {
       "name" : "FRCx",
       "info" : "RTI Free Running Counter x Register",
       "lenght" : "32",
       "adress" : "0x0",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "FRC0",
         "info" : "FRC0"
         }
        ]
       },
       {
       "name" : "UCx",
       "info" : "RTI Up Counter x Register",
       "lenght" : "32",
       "adress" : "0x4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "UC0",
         "info" : "Up counter 0."
         }
        ]
       },
       {
       "name" : "CPUCx",
       "info" : "RTI Compare Up Counter x Register",
       "lenght" : "32",
       "adress" : "0x8",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "CPUC0",
         "info" : "Compare up counter 0. This register holds the value that is compared with the up counter 0."
         }
        ]
       },
       {
       "name" : "CAFRCx",
       "info" : "RTI Capture Free Running Counter x Register",
       "lenght" : "32",
       "adress" : "0x10",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "CAFRC0",
         "info" : "Capture free running counter 0."
         }
        ]
       },
       {
       "name" : "CAUCx",
       "info" : "RTI Capture Up Counter x Register",
       "lenght" : "32",
       "adress" : "0x14",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "CAUC0",
         "info" : "Capture up counter 0."
         }
        ]
       },
       {
       "name" : "rsvd",
       "info" : "Reserved",
       "lenght" : "32",
       "adress" : "0x18",
       "array" : "2",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "CAUC0",
         "info" : "Capture up counter 0."
         }
        ]
       }
     ]
   },
   {
     "name" : "rti_compare",
     "full name" : "Compare selection struct",
     "offset" : ["NONE"],
     "registers" : [
       {
       "name" : "COMPx",
       "info" : "RTI Compare x Register",
       "lenght" : "32",
       "adress" : "0x0",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "COMPx",
         "info" : "Compare x."
         }
        ]
       },
       {
       "name" : "UDCPx",
       "info" : "RTI Update Compare x Register",
       "lenght" : "32",
       "adress" : "0x4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "UDCPx",
         "info" : "Update compare x."
         }
        ]
       }
     ]
   }
 ]
}
