

================================================================
== Vivado HLS Report for 'avgpool_7x7_1'
================================================================
* Date:           Mon Sep 14 09:26:48 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.857 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32| 0.128 us | 0.128 us |   32|   32|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       30|       30|         7|          4|          4|     7|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 10 [1/1] (0.75ns)   --->   "br label %0" [net_hls.cc:208]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_21 = phi i14 [ 0, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i ], [ %select_ln340_526, %hls_label_14 ]" [net_hls.cc:210]   --->   Operation 11 'phi' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%row_0 = phi i4 [ 1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i ], [ %row, %hls_label_14 ]"   --->   Operation 12 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%icmp_ln208 = icmp eq i4 %row_0, -8" [net_hls.cc:208]   --->   Operation 13 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln208, label %"_ZdvILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit_ifconv", label %hls_label_14" [net_hls.cc:208]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i4 %row_0 to i8" [net_hls.cc:210]   --->   Operation 16 'zext' 'zext_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_491 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %row_0, i3 0)" [net_hls.cc:210]   --->   Operation 17 'bitconcatenate' 'tmp_491' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i7 %tmp_491 to i8" [net_hls.cc:210]   --->   Operation 18 'zext' 'zext_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.89ns)   --->   "%add_ln210 = add i8 %zext_ln210, %zext_ln210_1" [net_hls.cc:210]   --->   Operation 19 'add' 'add_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.90ns)   --->   "%add_ln210_1 = add i8 %add_ln210, 1" [net_hls.cc:210]   --->   Operation 20 'add' 'add_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i8 %add_ln210_1 to i64" [net_hls.cc:210]   --->   Operation 21 'zext' 'zext_ln210_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr [81 x i9]* %buf_V, i64 0, i64 %zext_ln210_2" [net_hls.cc:210]   --->   Operation 22 'getelementptr' 'buf_V_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.90ns)   --->   "%add_ln210_2 = add i8 %add_ln210, 2" [net_hls.cc:210]   --->   Operation 23 'add' 'add_ln210_2' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i8 %add_ln210_2 to i64" [net_hls.cc:210]   --->   Operation 24 'sext' 'sext_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buf_V_addr_1 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210" [net_hls.cc:210]   --->   Operation 25 'getelementptr' 'buf_V_addr_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.78ns)   --->   "%buf_V_load = load i9* %buf_V_addr, align 2" [net_hls.cc:210]   --->   Operation 26 'load' 'buf_V_load' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_2 : Operation 27 [2/2] (0.78ns)   --->   "%buf_V_load_1 = load i9* %buf_V_addr_1, align 2" [net_hls.cc:210]   --->   Operation 27 'load' 'buf_V_load_1' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>

State 3 <SV = 2> <Delay = 1.69>
ST_3 : Operation 28 [1/1] (0.90ns)   --->   "%add_ln210_3 = add i8 %add_ln210, 3" [net_hls.cc:210]   --->   Operation 28 'add' 'add_ln210_3' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln210_1 = sext i8 %add_ln210_3 to i64" [net_hls.cc:210]   --->   Operation 29 'sext' 'sext_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%buf_V_addr_2 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210_1" [net_hls.cc:210]   --->   Operation 30 'getelementptr' 'buf_V_addr_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.90ns)   --->   "%add_ln210_4 = add i8 %add_ln210, 4" [net_hls.cc:210]   --->   Operation 31 'add' 'add_ln210_4' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln210_2 = sext i8 %add_ln210_4 to i64" [net_hls.cc:210]   --->   Operation 32 'sext' 'sext_ln210_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buf_V_addr_3 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210_2" [net_hls.cc:210]   --->   Operation 33 'getelementptr' 'buf_V_addr_3' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.78ns)   --->   "%buf_V_load = load i9* %buf_V_addr, align 2" [net_hls.cc:210]   --->   Operation 34 'load' 'buf_V_load' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_3 : Operation 35 [1/2] (0.78ns)   --->   "%buf_V_load_1 = load i9* %buf_V_addr_1, align 2" [net_hls.cc:210]   --->   Operation 35 'load' 'buf_V_load_1' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_3 : Operation 36 [2/2] (0.78ns)   --->   "%buf_V_load_2 = load i9* %buf_V_addr_2, align 2" [net_hls.cc:210]   --->   Operation 36 'load' 'buf_V_load_2' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_3 : Operation 37 [2/2] (0.78ns)   --->   "%buf_V_load_3 = load i9* %buf_V_addr_3, align 2" [net_hls.cc:210]   --->   Operation 37 'load' 'buf_V_load_3' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>

State 4 <SV = 3> <Delay = 1.69>
ST_4 : Operation 38 [1/1] (0.90ns)   --->   "%add_ln210_5 = add i8 %add_ln210, 5" [net_hls.cc:210]   --->   Operation 38 'add' 'add_ln210_5' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln210_3 = sext i8 %add_ln210_5 to i64" [net_hls.cc:210]   --->   Operation 39 'sext' 'sext_ln210_3' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%buf_V_addr_4 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210_3" [net_hls.cc:210]   --->   Operation 40 'getelementptr' 'buf_V_addr_4' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.90ns)   --->   "%add_ln210_6 = add i8 %add_ln210, 6" [net_hls.cc:210]   --->   Operation 41 'add' 'add_ln210_6' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln210_4 = sext i8 %add_ln210_6 to i64" [net_hls.cc:210]   --->   Operation 42 'sext' 'sext_ln210_4' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%buf_V_addr_5 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210_4" [net_hls.cc:210]   --->   Operation 43 'getelementptr' 'buf_V_addr_5' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (0.78ns)   --->   "%buf_V_load_2 = load i9* %buf_V_addr_2, align 2" [net_hls.cc:210]   --->   Operation 44 'load' 'buf_V_load_2' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_4 : Operation 45 [1/2] (0.78ns)   --->   "%buf_V_load_3 = load i9* %buf_V_addr_3, align 2" [net_hls.cc:210]   --->   Operation 45 'load' 'buf_V_load_3' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_4 : Operation 46 [2/2] (0.78ns)   --->   "%buf_V_load_4 = load i9* %buf_V_addr_4, align 2" [net_hls.cc:210]   --->   Operation 46 'load' 'buf_V_load_4' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_4 : Operation 47 [2/2] (0.78ns)   --->   "%buf_V_load_5 = load i9* %buf_V_addr_5, align 2" [net_hls.cc:210]   --->   Operation 47 'load' 'buf_V_load_5' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>

State 5 <SV = 4> <Delay = 1.69>
ST_5 : Operation 48 [1/1] (0.90ns)   --->   "%add_ln210_7 = add i8 %add_ln210, 7" [net_hls.cc:210]   --->   Operation 48 'add' 'add_ln210_7' <Predicate = (!icmp_ln208)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln210_5 = sext i8 %add_ln210_7 to i64" [net_hls.cc:210]   --->   Operation 49 'sext' 'sext_ln210_5' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%buf_V_addr_6 = getelementptr [81 x i9]* %buf_V, i64 0, i64 %sext_ln210_5" [net_hls.cc:210]   --->   Operation 50 'getelementptr' 'buf_V_addr_6' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (0.78ns)   --->   "%buf_V_load_4 = load i9* %buf_V_addr_4, align 2" [net_hls.cc:210]   --->   Operation 51 'load' 'buf_V_load_4' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_5 : Operation 52 [1/2] (0.78ns)   --->   "%buf_V_load_5 = load i9* %buf_V_addr_5, align 2" [net_hls.cc:210]   --->   Operation 52 'load' 'buf_V_load_5' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_5 : Operation 53 [2/2] (0.78ns)   --->   "%buf_V_load_6 = load i9* %buf_V_addr_6, align 2" [net_hls.cc:210]   --->   Operation 53 'load' 'buf_V_load_6' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>
ST_5 : Operation 54 [1/1] (0.86ns)   --->   "%row = add i4 %row_0, 1" [net_hls.cc:208]   --->   Operation 54 'add' 'row' <Predicate = (!icmp_ln208)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.78>
ST_6 : Operation 55 [1/2] (0.78ns)   --->   "%buf_V_load_6 = load i9* %buf_V_addr_6, align 2" [net_hls.cc:210]   --->   Operation 55 'load' 'buf_V_load_6' <Predicate = (!icmp_ln208)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 81> <RAM>

State 7 <SV = 6> <Delay = 2.85>
ST_7 : Operation 56 [1/1] (2.85ns)   --->   "%p_Val2_22 = call fastcc i14 @sum_engine.1(i9 %buf_V_load, i9 %buf_V_load_1, i9 %buf_V_load_2, i9 %buf_V_load_3, i9 %buf_V_load_4, i9 %buf_V_load_5, i9 %buf_V_load_6)" [net_hls.cc:210]   --->   Operation 56 'call' 'p_Val2_22' <Predicate = (!icmp_ln208)> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.08>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [net_hls.cc:208]   --->   Operation 57 'specregionbegin' 'tmp' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [net_hls.cc:209]   --->   Operation 58 'specpipeline' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_21 to i15" [net_hls.cc:210]   --->   Operation 59 'sext' 'lhs_V' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_22 to i15" [net_hls.cc:210]   --->   Operation 60 'sext' 'rhs_V' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.98ns)   --->   "%ret_V = add nsw i15 %lhs_V, %rhs_V" [net_hls.cc:210]   --->   Operation 61 'add' 'ret_V' <Predicate = (!icmp_ln208)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [net_hls.cc:210]   --->   Operation 62 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.98ns)   --->   "%sum_V = add i14 %p_Val2_22, %p_Val2_21" [net_hls.cc:210]   --->   Operation 63 'add' 'sum_V' <Predicate = (!icmp_ln208)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %sum_V, i32 13)" [net_hls.cc:210]   --->   Operation 64 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786_10 = xor i1 %p_Result_10, true" [net_hls.cc:210]   --->   Operation 65 'xor' 'xor_ln786_10' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_10" [net_hls.cc:210]   --->   Operation 66 'and' 'underflow' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_526)   --->   "%xor_ln340_317 = xor i1 %p_Result_s, %p_Result_10" [net_hls.cc:210]   --->   Operation 67 'xor' 'xor_ln340_317' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_526)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [net_hls.cc:210]   --->   Operation 68 'xor' 'xor_ln340' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_526)   --->   "%or_ln340_39 = or i1 %p_Result_10, %xor_ln340" [net_hls.cc:210]   --->   Operation 69 'or' 'or_ln340_39' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_526)   --->   "%select_ln340 = select i1 %xor_ln340_317, i14 8191, i14 %sum_V" [net_hls.cc:210]   --->   Operation 70 'select' 'select_ln340' <Predicate = (!icmp_ln208)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i14 -8192, i14 %sum_V" [net_hls.cc:210]   --->   Operation 71 'select' 'select_ln388' <Predicate = (!icmp_ln208)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_526 = select i1 %or_ln340_39, i14 %select_ln340, i14 %select_ln388" [net_hls.cc:210]   --->   Operation 72 'select' 'select_ln340_526' <Predicate = (!icmp_ln208)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp)" [net_hls.cc:211]   --->   Operation 73 'specregionend' 'empty_53' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br label %0" [net_hls.cc:208]   --->   Operation 74 'br' <Predicate = (!icmp_ln208)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 2.37>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i14 %p_Val2_21 to i15" [net_hls.cc:212]   --->   Operation 75 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1367 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_21, i32 13)" [net_hls.cc:212]   --->   Operation 76 'bitselect' 'tmp_1367' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.98ns)   --->   "%sub_ln1148 = sub i15 0, %sext_ln1148" [net_hls.cc:212]   --->   Operation 77 'sub' 'sub_ln1148' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_PartSelect.i10.i15.i32.i32(i15 %sub_ln1148, i32 5, i32 14)" [net_hls.cc:212]   --->   Operation 78 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i10 %tmp_s to i11" [net_hls.cc:212]   --->   Operation 79 'zext' 'zext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.93ns)   --->   "%sub_ln1148_1 = sub i11 0, %zext_ln1148_1" [net_hls.cc:212]   --->   Operation 80 'sub' 'sub_ln1148_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = call i9 @_ssdm_op_PartSelect.i9.i14.i32.i32(i14 %p_Val2_21, i32 5, i32 13)" [net_hls.cc:212]   --->   Operation 81 'partselect' 'trunc_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i9 %trunc_ln1148_1 to i10" [net_hls.cc:212]   --->   Operation 82 'sext' 'sext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i10 %sext_ln1148_1 to i11" [net_hls.cc:212]   --->   Operation 83 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.45ns)   --->   "%r_V = select i1 %tmp_1367, i11 %sub_ln1148_1, i11 %zext_ln1148" [net_hls.cc:212]   --->   Operation 84 'select' 'r_V' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "ret i11 %r_V" [net_hls.cc:212]   --->   Operation 85 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', net_hls.cc:210) with incoming values : ('select_ln340_526', net_hls.cc:210) [4]  (0.755 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', net_hls.cc:208) [5]  (0 ns)
	'add' operation ('add_ln210', net_hls.cc:210) [15]  (0.897 ns)
	'add' operation ('add_ln210_1', net_hls.cc:210) [16]  (0.907 ns)
	'getelementptr' operation ('buf_V_addr', net_hls.cc:210) [18]  (0 ns)
	'load' operation ('buf_V_load', net_hls.cc:210) on array 'buf_V' [37]  (0.789 ns)

 <State 3>: 1.7ns
The critical path consists of the following:
	'add' operation ('add_ln210_3', net_hls.cc:210) [22]  (0.907 ns)
	'getelementptr' operation ('buf_V_addr_2', net_hls.cc:210) [24]  (0 ns)
	'load' operation ('buf_V_load_2', net_hls.cc:210) on array 'buf_V' [39]  (0.789 ns)

 <State 4>: 1.7ns
The critical path consists of the following:
	'add' operation ('add_ln210_5', net_hls.cc:210) [28]  (0.907 ns)
	'getelementptr' operation ('buf_V_addr_4', net_hls.cc:210) [30]  (0 ns)
	'load' operation ('buf_V_load_4', net_hls.cc:210) on array 'buf_V' [41]  (0.789 ns)

 <State 5>: 1.7ns
The critical path consists of the following:
	'add' operation ('add_ln210_7', net_hls.cc:210) [34]  (0.907 ns)
	'getelementptr' operation ('buf_V_addr_6', net_hls.cc:210) [36]  (0 ns)
	'load' operation ('buf_V_load_6', net_hls.cc:210) on array 'buf_V' [43]  (0.789 ns)

 <State 6>: 0.789ns
The critical path consists of the following:
	'load' operation ('buf_V_load_6', net_hls.cc:210) on array 'buf_V' [43]  (0.789 ns)

 <State 7>: 2.86ns
The critical path consists of the following:
	'call' operation ('__Val2__', net_hls.cc:210) to 'sum_engine.1' [44]  (2.86 ns)

 <State 8>: 2.08ns
The critical path consists of the following:
	'add' operation ('ret.V', net_hls.cc:210) [47]  (0.989 ns)
	'and' operation ('underflow', net_hls.cc:210) [52]  (0 ns)
	'select' operation ('select_ln388', net_hls.cc:210) [57]  (0.548 ns)
	'select' operation ('select_ln340_526', net_hls.cc:210) [58]  (0.548 ns)

 <State 9>: 2.37ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148', net_hls.cc:212) [65]  (0.989 ns)
	'sub' operation ('sub_ln1148_1', net_hls.cc:212) [68]  (0.934 ns)
	'select' operation ('r.V', net_hls.cc:212) [72]  (0.451 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
