#
# Every CPU automatically has PAPI_TOT_CYC and PAPI_TOT_INS added
#
# Processor identifier and additional flags.
# The processor identifier *can not* contain any comma characters as these
# characters serve to delimit fields.
#
CPU,AMD64 (K7)
CPU,amd64_k7
PRESET,PAPI_TOT_INS,NOT_DERIVED,RETIRED_INSTRUCTIONS
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_CLK_UNHALTED
PRESET,PAPI_L1_ICM,NOT_DERIVED,INSTRUCTION_CACHE_MISSES
PRESET,PAPI_L1_ICA,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_ICR,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_DCM,NOT_DERIVED,DATA_CACHE_MISSES
PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_CACHE_ACCESSES
PRESET,PAPI_L1_DCH,DERIVED_SUB,DATA_CACHE_ACCESSES,DATA_CACHE_MISSES
PRESET,PAPI_L1_TCA,DERIVED_ADD,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_TCM,DERIVED_ADD,INSTRUCTION_CACHE_MISSES,DATA_CACHE_MISSES
PRESET,PAPI_L1_TCH,DERIVED_POSTFIX,N0|N1|+|N2|-|N3|-|,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES,DATA_CACHE_MISSES,INSTRUCTION_CACHE_MISSES
#
PRESET,PAPI_TLB_DM,NOT_DERIVED,L1_DTLB_AND_L2_DTLB_MISS
PRESET,PAPI_TLB_IM,NOT_DERIVED,L1_ITLB_MISS_AND_L2_ITLB_MISS
PRESET,PAPI_TLB_TL,DERIVED_ADD,L1_DTLB_AND_L2_DTLB_MISS,L1_ITLB_MISS_AND_L2_ITLB_MISS
#
PRESET,PAPI_BR_INS,NOT_DERIVED,RETIRED_BRANCH_INSTRUCTIONS
PRESET,PAPI_BR_TKN,NOT_DERIVED,RETIRED_TAKEN_BRANCH_INSTRUCTIONS
PRESET,PAPI_BR_MSP,NOT_DERIVED,RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS
#
PRESET,PAPI_HW_INT,NOT_DERIVED,INTERRUPTS_TAKEN
#
CPU,AMD64
CPU,AMD64 (unknown model)
CPU,AMD64 (K8 RevB)
CPU,AMD64 (K8 RevC)
CPU,AMD64 (K8 RevD)
CPU,AMD64 (K8 RevE)
CPU,AMD64 (K8 RevF)
CPU,AMD64 (K8 RevG)
CPU,amd64_k8_revb
CPU,amd64_k8_revc
CPU,amd64_k8_revd
CPU,amd64_k8_reve
CPU,amd64_k8_revf
CPU,amd64_k8_revg
#
PRESET,PAPI_TOT_INS,NOT_DERIVED,RETIRED_INSTRUCTIONS
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_CLK_UNHALTED
PRESET,PAPI_L1_ICH,DERIVED_SUB,INSTRUCTION_CACHE_FETCHES,INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM,INSTRUCTION_CACHE_REFILLS_FROM_L2
PRESET,PAPI_L1_ICM,NOT_DERIVED,INSTRUCTION_CACHE_MISSES
PRESET,PAPI_L1_ICA,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_ICR,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_DCM,NOT_DERIVED,DATA_CACHE_MISSES
PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_CACHE_ACCESSES
PRESET,PAPI_L1_DCH,DERIVED_SUB,DATA_CACHE_ACCESSES,DATA_CACHE_MISSES
PRESET,PAPI_L1_TCA,DERIVED_ADD,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_TCM,DERIVED_ADD,INSTRUCTION_CACHE_MISSES,DATA_CACHE_MISSES
PRESET,PAPI_L1_TCH,DERIVED_POSTFIX,N0|N1|+|N2|-|N3|-|,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES,DATA_CACHE_MISSES,INSTRUCTION_CACHE_MISSES
#
PRESET,PAPI_L2_ICA,NOT_DERIVED,REQUESTS_TO_L2:INSTRUCTIONS
PRESET,PAPI_L2_ICM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS
PRESET,PAPI_L2_ICH,NOT_DERIVED,INSTRUCTION_CACHE_REFILLS_FROM_L2
PRESET,PAPI_L2_DCA,NOT_DERIVED,REQUESTS_TO_L2:DATA
PRESET,PAPI_L2_DCM,NOT_DERIVED,L2_CACHE_MISS:DATA
PRESET,PAPI_L2_DCH,DERIVED_SUB,REQUESTS_TO_L2:DATA,L2_CACHE_MISS:DATA
PRESET,PAPI_L2_TCA,NOT_DERIVED,REQUESTS_TO_L2:ALL
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS:DATA
PRESET,PAPI_L2_TCH,DERIVED_SUB,REQUESTS_TO_L2:INSTRUCTIONS:DATA,L2_CACHE_MISS:ALL
#
PRESET,PAPI_TLB_DM,NOT_DERIVED,L1_DTLB_AND_L2_DTLB_MISS
PRESET,PAPI_TLB_IM,NOT_DERIVED,L1_ITLB_MISS_AND_L2_ITLB_MISS
PRESET,PAPI_TLB_TL,DERIVED_ADD,L1_DTLB_AND_L2_DTLB_MISS,L1_ITLB_MISS_AND_L2_ITLB_MISS
#
PRESET,PAPI_BR_INS,NOT_DERIVED,RETIRED_BRANCH_INSTRUCTIONS
PRESET,PAPI_BR_TKN,NOT_DERIVED,RETIRED_TAKEN_BRANCH_INSTRUCTIONS
PRESET,PAPI_BR_MSP,NOT_DERIVED,RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS
#
PRESET,PAPI_STL_ICY,NOT_DERIVED,DECODER_EMPTY
PRESET,PAPI_RES_STL,NOT_DERIVED,DISPATCH_STALLS
PRESET,PAPI_HW_INT,NOT_DERIVED,INTERRUPTS_TAKEN
#
PRESET,PAPI_FPU_IDL,NOT_DERIVED,CYCLES_NO_FPU_OPS_RETIRED
PRESET,PAPI_FML_INS,NOT_DERIVED,DISPATCHED_FPU:OPS_MULTIPLY
PRESET,PAPI_FAD_INS,NOT_DERIVED,DISPATCHED_FPU:OPS_ADD
PRESET,PAPI_VEC_INS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:PACKED_SSE_AND_SSE2
#    This definition give an accurate count of the instructions retired through the FP unit
#    It counts just about everything except MMX and 3DNow instructions
#    Unfortunately, it also counts loads and stores. Therefore the count will be uniformly
#    high, but proportional to the work done.
PRESET,PAPI_FP_INS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2
#/*  This definition is speculative but gives good answers on our simple test cases
#    It overcounts FP operations, sometimes by A LOT, but doesn't count loads and stores
PRESET,PAPI_FP_OPS,NOT_DERIVED,DISPATCHED_FPU:OPS_MULTIPLY:OPS_ADD,NOTE,'Counts speculative adds and multiplies. Variable and higher than theoretical.'
#
CPU,AMD64 FPU RETIRED
#
PRESET,PAPI_FP_OPS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2,NOTE,"Counts all retired floating point operations, including data movement. Precise, and proportional to work done, but much higher than theoretical."
#
CPU,AMD64 FPU SPECULATIVE
#
PRESET,PAPI_FP_OPS,NOT_DERIVED,DISPATCHED_FPU:OPS_MULTIPLY:OPS_ADD,NOTE,"Counts speculative adds and multiplies. Variable and higher than theoretical."
#
CPU,AMD64 FPU SSE_SP
#
PRESET,PAPI_FP_OPS,DERIVED_SUB,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2,DISPATCHED_FPU:OPS_STORE,NOTE,"Counts retired ops corrected for data motion. Optimized for single precision; lower than theoretical."
#
CPU,AMD64 FPU SSE_DP
#
PRESET,PAPI_FP_OPS,DERIVED_SUB,RETIRED_MMX_AND_FP_INSTRUCTIONS:X87:SCALAR_SSE_AND_SSE2:PACKED_SSE_AND_SSE2,DISPATCHED_FPU:OPS_STORE_PIPE_LOAD_OPS,NOTE,"Counts retired ops corrected for data motion. Optimized for double precision; lower than theoretical."
#
CPU,AMD64 (Barcelona)
CPU,AMD64 (Barcelona RevB)
CPU,AMD64 (Barcelona RevC)
CPU,AMD64 (Family 10h RevB Barcelona)
CPU,AMD64 (Family 10h RevC Shanghai)
CPU,AMD64 (Family 10h RevD Istanbul)
CPU,AMD64 (Family 10h RevE)
CPU,amd64_fam10h_barcelona
CPU,amd64_fam10h_shanghai
CPU,amd64_fam10h_istanbul
CPU,amd64_fam14h_bobcat
#
PRESET,PAPI_TOT_INS,NOT_DERIVED,RETIRED_INSTRUCTIONS
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_CLK_UNHALTED
PRESET,PAPI_L1_ICH,DERIVED_SUB,INSTRUCTION_CACHE_FETCHES,INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM,INSTRUCTION_CACHE_REFILLS_FROM_L2
PRESET,PAPI_L1_ICM,NOT_DERIVED,INSTRUCTION_CACHE_MISSES
PRESET,PAPI_L1_ICA,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_ICR,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_DCM,NOT_DERIVED,DATA_CACHE_MISSES
PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_CACHE_ACCESSES
PRESET,PAPI_L1_DCH,DERIVED_SUB,DATA_CACHE_ACCESSES,DATA_CACHE_MISSES
PRESET,PAPI_L1_TCA,DERIVED_ADD,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_TCM,DERIVED_ADD,INSTRUCTION_CACHE_MISSES,DATA_CACHE_MISSES
PRESET,PAPI_L1_TCH,DERIVED_POSTFIX,N0|N1|+|N2|-|N3|-|,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES,DATA_CACHE_MISSES,INSTRUCTION_CACHE_MISSES
#
PRESET,PAPI_L2_ICA,NOT_DERIVED,REQUESTS_TO_L2:INSTRUCTIONS
PRESET,PAPI_L2_ICM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS
PRESET,PAPI_L2_ICH,NOT_DERIVED,INSTRUCTION_CACHE_REFILLS_FROM_L2
PRESET,PAPI_L2_DCA,NOT_DERIVED,REQUESTS_TO_L2:DATA
PRESET,PAPI_L2_DCM,NOT_DERIVED,L2_CACHE_MISS:DATA
PRESET,PAPI_L2_DCH,DERIVED_SUB,REQUESTS_TO_L2:DATA,L2_CACHE_MISS:DATA
PRESET,PAPI_L2_TCA,NOT_DERIVED,REQUESTS_TO_L2:ALL
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS:DATA
PRESET,PAPI_L2_TCH,DERIVED_SUB,REQUESTS_TO_L2:INSTRUCTIONS:DATA,L2_CACHE_MISS:ALL
#
# no L3_ preset definitions for multi-cores with shared L3 cache,
# as long as L3 events are automatically shadowed from core- to chip-space
# PRESET,PAPI_L3_TCR,NOT_DERIVED,READ_REQUEST_TO_L3_CACHE:ALL
# PRESET,PAPI_L3_TCM,NOT_DERIVED,L3_CACHE_MISSES:ALL
# PRESET,PAPI_L3_TCH,DERIVED_SUB,READ_REQUEST_TO_L3_CACHE:ALL,L3_CACHE_MISSES:ALL
#
PRESET,PAPI_TLB_DM,NOT_DERIVED,L1_DTLB_AND_L2_DTLB_MISS:ALL
PRESET,PAPI_TLB_IM,NOT_DERIVED,L1_ITLB_MISS_AND_L2_ITLB_MISS:ALL
PRESET,PAPI_TLB_TL,DERIVED_ADD,L1_DTLB_AND_L2_DTLB_MISS:ALL,L1_ITLB_MISS_AND_L2_ITLB_MISS:ALL
#
PRESET,PAPI_BR_INS,NOT_DERIVED,RETIRED_BRANCH_INSTRUCTIONS
PRESET,PAPI_BR_TKN,NOT_DERIVED,RETIRED_TAKEN_BRANCH_INSTRUCTIONS
PRESET,PAPI_BR_MSP,NOT_DERIVED,RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS
#
PRESET,PAPI_STL_ICY,NOT_DERIVED,DECODER_EMPTY
PRESET,PAPI_RES_STL,NOT_DERIVED,DISPATCH_STALLS
PRESET,PAPI_HW_INT,NOT_DERIVED,INTERRUPTS_TAKEN
#
PRESET,PAPI_FPU_IDL,NOT_DERIVED,CYCLES_NO_FPU_OPS_RETIRED
PRESET,PAPI_FML_INS,NOT_DERIVED,DISPATCHED_FPU:OPS_MULTIPLY
PRESET,PAPI_FAD_INS,NOT_DERIVED,DISPATCHED_FPU:OPS_ADD
PRESET,PAPI_VEC_INS,NOT_DERIVED,RETIRED_MMX_AND_FP_INSTRUCTIONS:PACKED_SSE_AND_SSE2
#
#    An analysis by Bill Homer of Cray indicates accurate counts over a range of conditions
#    John McCalpin reports that OP_TYPE expands packed operation counts appropriately.
#    Therefore, it is included in FP_OPS, but not in FP_INS.
PRESET,PAPI_FP_INS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_ADD_SUB_OPS:SINGLE_MUL_OPS:DOUBLE_ADD_SUB_OPS:DOUBLE_MUL_OPS
PRESET,PAPI_FP_OPS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_ADD_SUB_OPS:SINGLE_MUL_OPS:DOUBLE_ADD_SUB_OPS:DOUBLE_MUL_OPS:OP_TYPE
PRESET,PAPI_SP_OPS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_ADD_SUB_OPS:SINGLE_MUL_OPS:SINGLE_DIV_OPS
PRESET,PAPI_DP_OPS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:DOUBLE_ADD_SUB_OPS:DOUBLE_MUL_OPS:DOUBLE_DIV_OPS
#
PRESET,PAPI_FML_INS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_MUL_OPS:DOUBLE_MUL_OPS:OP_TYPE
PRESET,PAPI_FAD_INS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_ADD_SUB_OPS:DOUBLE_ADD_SUB_OPS:OP_TYPE,NOTE,"Also includes subtract instructions"
PRESET,PAPI_FDV_INS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_DIV_OPS:DOUBLE_DIV_OPS:OP_TYPE,NOTE,"Counts both divide and square root instructions"
PRESET,PAPI_FSQ_INS,NOT_DERIVED,RETIRED_SSE_OPERATIONS:SINGLE_DIV_OPS:DOUBLE_DIV_OPS:OP_TYPE,NOTE,"Counts both divide and square root instructions"
#
CPU,AMD64 (Family 15h RevB)
#
PRESET,PAPI_TOT_INS,NOT_DERIVED,RETIRED_INSTRUCTIONS
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_CLK_UNHALTED
PRESET,PAPI_L1_ICH,DERIVED_SUB,INSTRUCTION_CACHE_FETCHES,INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM,INSTRUCTION_CACHE_REFILLS_FROM_L2
PRESET,PAPI_L1_ICM,NOT_DERIVED,INSTRUCTION_CACHE_MISSES
PRESET,PAPI_L1_ICA,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_ICR,NOT_DERIVED,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_DCM,NOT_DERIVED,DATA_CACHE_MISSES:DC_MISS_STREAMING_STORE
PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_CACHE_ACCESSES
PRESET,PAPI_L1_DCH,DERIVED_SUB,DATA_CACHE_ACCESSES,DATA_CACHE_MISSES:DC_MISS_STREAMING_STORE
PRESET,PAPI_L1_TCA,DERIVED_ADD,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES
PRESET,PAPI_L1_TCM,DERIVED_ADD,INSTRUCTION_CACHE_MISSES,DATA_CACHE_MISSES:DC_MISS_STREAMING_STORE
PRESET,PAPI_L1_TCH,DERIVED_POSTFIX,N0|N1|+|N2|-|N3|-|,DATA_CACHE_ACCESSES,INSTRUCTION_CACHE_FETCHES,DATA_CACHE_MISSES:DC_MISS_STREAMING_STORE,INSTRUCTION_CACHE_MISSES
#
PRESET,PAPI_L2_ICA,NOT_DERIVED,REQUESTS_TO_L2:INSTRUCTIONS
PRESET,PAPI_L2_ICM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS
PRESET,PAPI_L2_ICH,NOT_DERIVED,INSTRUCTION_CACHE_REFILLS_FROM_L2
PRESET,PAPI_L2_DCA,NOT_DERIVED,REQUESTS_TO_L2:DATA
PRESET,PAPI_L2_DCM,NOT_DERIVED,L2_CACHE_MISS:DATA
PRESET,PAPI_L2_DCH,DERIVED_SUB,REQUESTS_TO_L2:DATA,L2_CACHE_MISS:DATA
PRESET,PAPI_L2_TCA,NOT_DERIVED,REQUESTS_TO_L2:ALL
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_CACHE_MISS:INSTRUCTIONS:DATA
PRESET,PAPI_L2_TCH,DERIVED_SUB,REQUESTS_TO_L2:INSTRUCTIONS:DATA,L2_CACHE_MISS:ALL
#
# not implemented: PRESET,PAPI_L3_TCR,NOT_DERIVED,READ_REQUEST_TO_L3_CACHE:ALL
# not implemented: PRESET,PAPI_L3_TCM,NOT_DERIVED,L3_CACHE_MISSES:ALL
# not implemented: PRESET,PAPI_L3_TCH,DERIVED_SUB,READ_REQUEST_TO_L3_CACHE:ALL,L3_CACHE_MISSES:ALL
#
PRESET,PAPI_TLB_DM,NOT_DERIVED,UNIFIED_TLB_MISS:4K_DATA:2M_DATA:1GB_DATA
PRESET,PAPI_TLB_IM,NOT_DERIVED,UNIFIED_TLB_MISS:4K_INST:2M_INST:1G_INST
PRESET,PAPI_TLB_TL,NOT_DERIVED,UNIFIED_TLB_MISS:ALL
#
PRESET,PAPI_BR_INS,NOT_DERIVED,RETIRED_BRANCH_INSTRUCTIONS
PRESET,PAPI_BR_TKN,NOT_DERIVED,RETIRED_TAKEN_BRANCH_INSTRUCTIONS
PRESET,PAPI_BR_MSP,NOT_DERIVED,RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS
#
PRESET,PAPI_STL_ICY,NOT_DERIVED,DECODER_EMPTY
PRESET,PAPI_RES_STL,NOT_DERIVED,DISPATCH_STALLS
PRESET,PAPI_HW_INT,NOT_DERIVED,INTERRUPTS_TAKEN
#
PRESET,PAPI_FPU_IDL,NOT_DERIVED,CYCLES_FPU_EMPTY
PRESET,PAPI_VEC_INS,NOT_DERIVED,RETIRED_MMX_FP_INSTRUCTIONS:SSE
PRESET,PAPI_FP_INS,NOT_DERIVED,RETIRED_SSE_OPS:ALL
PRESET,PAPI_FP_OPS,NOT_DERIVED,RETIRED_SSE_OPS:ALL
PRESET,PAPI_SP_OPS,NOT_DERIVED,RETIRED_SSE_OPS:SINGLE_ADD_SUB_OPS:SINGLE_MUL_OPS:SINGLE_DIV_OPS:SINGLE_MUL_ADD_OPS
PRESET,PAPI_DP_OPS,NOT_DERIVED,RETIRED_SSE_OPS:DOUBLE_ADD_SUB_OPS:DOUBLE_MUL_OPS:DOUBLE_DIV_OPS:DOUBLE_MUL_ADD_OPS
#
PRESET,PAPI_FML_INS,NOT_DERIVED,RETIRED_SSE_OPS:SINGLE_MUL_OPS:DOUBLE_MUL_OPS:SINGLE_MUL_ADD_OPS:DOUBLE_MUL_ADD_OPS,NOTE,"Also includes multiply-add instructions"
PRESET,PAPI_FAD_INS,NOT_DERIVED,RETIRED_SSE_OPS:SINGLE_ADD_SUB_OPS:DOUBLE_ADD_SUB_OPS:SINGLE_MUL_ADD_OPS:DOUBLE_MUL_ADD_OPS,NOTE,"Also includes subtract and multiply-add instructions"
PRESET,PAPI_FDV_INS,NOT_DERIVED,RETIRED_SSE_OPS:SINGLE_DIV_OPS:DOUBLE_DIV_OPS,NOTE,"Counts both divide and square root instructions"
PRESET,PAPI_FSQ_INS,NOT_DERIVED,RETIRED_SSE_OPS:SINGLE_DIV_OPS:DOUBLE_DIV_OPS,NOTE,"Counts both divide and square root instructions"
#
#
CPU,Intel architectural PMU
CPU,ix86arch
#
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_INSTRUCTIONS_RETIRED
PRESET,PAPI_BR_MSP,NOT_DERIVED,RETIRED_MISPREDICTED_BRANCH_INSTRUCTIONS
#
CPU,Intel Atom
CPU,atom
#
PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTRUCTIONS_RETIRED
PRESET,PAPI_TOT_CYC,NOT_DERIVED,UNHALTED_CORE_CYCLES
PRESET,PAPI_L1_ICM,NOT_DERIVED,ICACHE:MISSES
PRESET,PAPI_L1_DCM,DERIVED_SUB,L2_RQSTS:SELF:MESI,ICACHE:MISSES
PRESET,PAPI_L1_ICA,NOT_DERIVED,ICACHE:ACCESSES
PRESET,PAPI_L1_ICH,DERIVED_SUB,ICACHE:ACCESSES,ICACHE:MISSES
#PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_CACHE:LD:ST
PRESET,PAPI_L1_DCA,DERIVED_ADD,L1D_CACHE:LD,L1D_CACHE:ST
PRESET,PAPI_L1_TCM,NOT_DERIVED,L2_RQSTS:SELF:MESI
PRESET,PAPI_L1_LDM,NOT_DERIVED,L2_LD:SELF:ANY:MESI
PRESET,PAPI_L1_STM,NOT_DERIVED,L2_ST:SELF:MESI
PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_LINES_IN:SELF:ANY,BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_ICM,NOT_DERIVED,BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_LINES_IN:SELF:ANY
PRESET,PAPI_L2_LDM,DERIVED_SUB,L2_LINES_IN:SELF:ANY,L2_M_LINES_IN:SELF
PRESET,PAPI_L2_STM,NOT_DERIVED,L2_M_LINES_IN:SELF
PRESET,PAPI_L2_DCA,DERIVED_ADD,L2_LD:SELF:ANY:MESI,L2_ST:SELF:MESI
PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_LD:SELF:ANY:MESI
PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_ST:SELF:MESI
PRESET,PAPI_L2_ICH,DERIVED_SUB,L2_IFETCH:SELF:MESI,BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_IFETCH:SELF:MESI
PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:SELF:ANY:MESI,L2_LINES_IN:SELF:ANY
PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_RQSTS:SELF:ANY:MESI
PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_LD:SELF:ANY:MESI,L2_IFETCH:SELF:MESI
PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_ST:SELF:MESI
#
PRESET,PAPI_CA_SNP,NOT_DERIVED,EXT_SNOOP:SELF:MESI
PRESET,PAPI_CA_SHR,NOT_DERIVED,L2_RQSTS:SELF:ANY:S_STATE
PRESET,PAPI_CA_CLN,NOT_DERIVED,BUS_TRANS_RFO:SELF
PRESET,PAPI_CA_ITV,NOT_DERIVED,BUS_TRANS_INVAL:SELF
#
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB:MISSES
PRESET,PAPI_TLB_DM,NOT_DERIVED,DATA_TLB_MISSES:DTLB_MISS
#
PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_INST_RETIRED:TAKEN
PRESET,PAPI_BR_NTK,NOT_DERIVED,BR_INST_RETIRED:PRED_NOT_TAKEN:MISPRED_NOT_TAKEN
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_INSTRUCTIONS_RETIRED
PRESET,PAPI_BR_MSP,NOT_DERIVED,MISPREDICTED_BRANCH_RETIRED
#
PRESET,PAPI_TOT_IIS,NOT_DERIVED,MACRO_INSTS:ALL_DECODED
PRESET,PAPI_HW_INT,NOT_DERIVED,HW_INT_RCV
#PRESET,PAPI_RES_STL,NOT_DERIVED,RESOURCE_STALLS:ANY
#
#PRESET,PAPI_FP_INS,NOT_DERIVED,X87_COMP_OPS_EXE:ANY_AR
PRESET,PAPI_FP_INS,NOT_DERIVED,SIMD_INST_RETIRED:ANY
#PRESET,PAPI_FP_OPS,NOT_DERIVED,X87_COMP_OPS_EXE:ANY_AR
#PRESET,PAPI_FP_OPS,NOT_DERIVED,SIMD_UOPS_EXEC:AR
PRESET,PAPI_FP_OPS,DERIVED_ADD,SIMD_INST_RETIRED:ANY,X87_COMP_OPS_EXE:ANY_AR
PRESET,PAPI_FML_INS,NOT_DERIVED,MUL:AR
PRESET,PAPI_FDV_INS,NOT_DERIVED,DIV:AR
PRESET,PAPI_VEC_INS,NOT_DERIVED,SIMD_INST_RETIRED:VECTOR
#
CPU,Intel Nehalem
CPU,Intel Westmere
CPU,nhm
CPU,nhm_ex
CPU,wsm
CPU,wsm_dp
#
PRESET,PAPI_TOT_CYC,NOT_DERIVED,UNHALTED_CORE_CYCLES
PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTRUCTION_RETIRED
PRESET,PAPI_L1_ICM,NOT_DERIVED,L1I:MISSES
PRESET,PAPI_L1_ICA,NOT_DERIVED,L1I:READS
PRESET,PAPI_L1_ICH,NOT_DERIVED,L1I:HITS
PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D:REPL
#PRESET,PAPI_L1_TCM,NOT_DERIVED,L2_RQSTS:SELF:MESI
#PRESET,PAPI_L1_LDM,NOT_DERIVED,L2_LD:SELF:ANY:MESI
#PRESET,PAPI_L1_STM,NOT_DERIVED,L2_ST:SELF:MESI
# OLD VALUE PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_RQSTS:MISS,L2_RQSTS:IFETCH_MISS
PRESET,PAPI_L2_DCM,DERIVED_ADD,L2_RQSTS:LD_MISS,L2_RQSTS:RFO_MISS
PRESET,PAPI_L2_ICM,NOT_DERIVED,L2_RQSTS:IFETCH_MISS
# OLD VALUE PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_RQSTS:MISS
PRESET,PAPI_L2_TCM,NOT_DERIVED,LAST_LEVEL_CACHE_REFERENCES
PRESET,PAPI_L2_LDM,NOT_DERIVED,L2_RQSTS:LD_MISS
#PRESET,PAPI_L2_STM,NOT_DERIVED,L2_M_LINES_IN:SELF
# OLD VALUE PRESET,PAPI_L2_DCA,NOT_DERIVED,L2_DATA_RQSTS:ANY
PRESET,PAPI_L2_DCA,NOT_DERIVED,L1D:REPL
# OLD VALUE PRESET,PAPI_L2_DCR,DERIVED_SUB,L2_RQSTS:LOADS,L2_RQSTS:IFETCHES
PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_RQSTS:LOADS
#PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_ST:SELF:MESI
PRESET,PAPI_L2_ICH,NOT_DERIVED,L2_RQSTS:IFETCH_HIT
PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_RQSTS:IFETCHES
PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:REFERENCES, L2_RQSTS:MISS
PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_RQSTS:REFERENCES
# OLD VALUE PRESET,PAPI_L2_TCR,NOT_DERIVED,L2_RQSTS:LOADS
PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_RQSTS:LOADS,L2_RQSTS:IFETCHES
#PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_ST:SELF:MESI
#
PRESET,PAPI_L1_ICR,NOT_DERIVED,L1I:READS
PRESET,PAPI_L1_LDM,NOT_DERIVED,L2_RQSTS:LOADS
PRESET,PAPI_L1_STM,NOT_DERIVED,L2_WRITE:RFO_MESI
PRESET,PAPI_L1_TCM,DERIVED_SUB,L2_RQSTS:REFERENCES,L2_RQSTS:PREFETCHES
PRESET,PAPI_L2_DCH,DERIVED_ADD,L2_RQSTS:LD_HIT,L2_RQSTS:RFO_HIT
PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_WRITE:RFO_MESI
PRESET,PAPI_L2_ICR,NOT_DERIVED,L2_RQSTS:IFETCHES
PRESET,PAPI_L2_STM,NOT_DERIVED,L2_RQSTS:RFO_MISS
PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_RQSTS:RFOS
PRESET,PAPI_L3_DCA,DERIVED_ADD,L2_RQSTS:LD_MISS,L2_RQSTS:RFO_MISS
PRESET,PAPI_L3_DCR,NOT_DERIVED,L2_RQSTS:LD_MISS
PRESET,PAPI_L3_DCW,NOT_DERIVED,L2_RQSTS:RFO_MISS
PRESET,PAPI_L3_ICA,NOT_DERIVED,L2_RQSTS:IFETCH_MISS
PRESET,PAPI_L3_ICR,NOT_DERIVED,L2_RQSTS:IFETCH_MISS
PRESET,PAPI_L3_LDM,NOT_DERIVED,MEM_LOAD_RETIRED:L3_MISS
PRESET,PAPI_L3_TCA,NOT_DERIVED,LAST_LEVEL_CACHE_REFERENCES
PRESET,PAPI_L3_TCM,NOT_DERIVED,LAST_LEVEL_CACHE_MISSES
PRESET,PAPI_L3_TCR,DERIVED_ADD,L2_RQSTS:LD_MISS,L2_RQSTS:IFETCH_MISS
PRESET,PAPI_L3_TCW,NOT_DERIVED,L2_RQSTS:RFO_MISS
PRESET,PAPI_LST_INS,DERIVED_ADD,MEM_INST_RETIRED:LOADS,MEM_INST_RETIRED:STORES
#
PRESET,PAPI_LD_INS,NOT_DERIVED,MEM_INST_RETIRED:LOADS
PRESET,PAPI_SR_INS,NOT_DERIVED,MEM_INST_RETIRED:STORES
#
#PRESET,PAPI_CA_SHR,NOT_DERIVED,L2_RQSTS:SELF:ANY:S_STATE
#PRESET,PAPI_CA_CLN,NOT_DERIVED,BUS_TRANS_RFO:SELF
#PRESET,PAPI_CA_ITV,NOT_DERIVED,BUS_TRANS_INVAL:SELF
#
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISSES:ANY
PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISSES:ANY
PRESET,PAPI_TLB_TL,DERIVED_ADD,ITLB_MISSES:ANY, DTLB_MISSES:ANY
#
PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_INST_EXEC:TAKEN
PRESET,PAPI_BR_NTK,DERIVED_SUB,BR_INST_EXEC:ANY, BR_INST_EXEC:TAKEN
PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_EXEC:ANY
PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISP_EXEC:ANY
PRESET,PAPI_BR_CN,NOT_DERIVED,BR_INST_EXEC:COND
PRESET,PAPI_BR_UCN,NOT_DERIVED,BR_INST_EXEC:DIRECT
PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_INST_EXEC:COND, BR_MISP_EXEC:COND
#
PRESET,PAPI_TOT_IIS,NOT_DERIVED,MACRO_INSTS:DECODED
PRESET,PAPI_RES_STL,NOT_DERIVED,RESOURCE_STALLS:ANY
#
PRESET,PAPI_FP_INS,NOT_DERIVED,FP_COMP_OPS_EXE:SSE_FP
# PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_COMP_OPS_EXE:SSE_FP
# PAPI_FP_OPS counts single and double precision SCALAR operations
# PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_COMP_OPS_EXE:SSE_SINGLE_PRECISION:SSE_DOUBLE_PRECISION
# According to Stephane (Jan 2010), it's not allowed to combine unit masks for FP_COMP_OPS_EXE;
# we have to use two counters instead
#PRESET,PAPI_FP_OPS,DERIVED_ADD,FP_COMP_OPS_EXE:SSE_SINGLE_PRECISION,FP_COMP_OPS_EXE:SSE_DOUBLE_PRECISION
PRESET,PAPI_FP_OPS,DERIVED_ADD,FP_COMP_OPS_EXE:SSE_FP,FP_COMP_OPS_EXE:X87
# PAPI_SP_OPS = single precision scalar ops + 3 * packed ops
PRESET,PAPI_SP_OPS,DERIVED_POSTFIX,N0|N1|3|*|+|,FP_COMP_OPS_EXE:SSE_SINGLE_PRECISION,FP_COMP_OPS_EXE:SSE_FP_PACKED
PRESET,PAPI_DP_OPS,DERIVED_ADD,FP_COMP_OPS_EXE:SSE_DOUBLE_PRECISION,FP_COMP_OPS_EXE:SSE_FP_PACKED
PRESET,PAPI_VEC_SP,NOT_DERIVED,FP_COMP_OPS_EXE:SSE_FP_PACKED
PRESET,PAPI_VEC_DP,NOT_DERIVED,FP_COMP_OPS_EXE:SSE_FP_PACKED
#PRESET,PAPI_FML_INS,NOT_DERIVED,MUL
#PRESET,PAPI_FDV_INS,NOT_DERIVED,DIV
#PRESET,PAPI_VEC_INS,NOT_DERIVED,SIMD_INST_RETIRED:VECTOR
#
# Not available on Westmere
#
CPU,Intel Nehalem
CPU,nhm
CPU,nhm_ex
#PRESET,PAPI_HW_INT,NOT_DERIVED,HW_INT:RCV
PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_ALL_REF:ANY
PRESET,PAPI_L1_DCH,DERIVED_SUB,L1D_ALL_REF:ANY,L1D:REPL
PRESET,PAPI_L1_TCA,DERIVED_ADD,L1D_ALL_REF:ANY,L1I:READS
#
PRESET,PAPI_L1_DCR,NOT_DERIVED,L1D_CACHE_LD:MESI
PRESET,PAPI_L1_DCW,NOT_DERIVED,L1D_CACHE_ST:MESI
PRESET,PAPI_L1_TCR,DERIVED_ADD,L1D_CACHE_LD:MESI,L1I:READS
PRESET,PAPI_L2_TCW,NOT_DERIVED,L1D_CACHE_ST:MESI
#
CPU,snb
CPU,snb_ep
#
PRESET,PAPI_TOT_CYC,NOT_DERIVED,UNHALTED_CORE_CYCLES
PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTRUCTION_RETIRED
#
PRESET,PAPI_L1_ICM,NOT_DERIVED,ICACHE:MISSES
PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D:REPLACEMENT
#
PRESET,PAPI_L2_TCH,NOT_DERIVED,L2_RQSTS:ALL_DEMAND_RD_HIT
#
PRESET,PAPI_BR_TKN,DERIVED_SUB,BR_INST_RETIRED:ALL_BRANCHES,BR_INST_RETIRED:NOT_TAKEN
PRESET,PAPI_BR_NTK,NOT_DERIVED,BR_INST_RETIRED:NOT_TAKEN
PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_RETIRED:ALL_BRANCHES
PRESET,PAPI_BR_CN,NOT_DERIVED,BR_INST_RETIRED:CONDITIONAL
PRESET,PAPI_BR_UCN,DERIVED_SUB,BR_INST_RETIRED:ALL_BRANCHES,BR_INST_RETIRED:CONDITIONAL
PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISP_RETIRED:ALL_BRANCHES
PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_INST_RETIRED:ALL_BRANCHES,BR_MISP_RETIRED:ALL_BRANCHES
#
PRESET,PAPI_TLB_DM,DERIVED_ADD,DTLB_LOAD_MISSES:CAUSES_A_WALK,DTLB_STORE_MISSES:CAUSES_A_WALK
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISSES:CAUSES_A_WALK
#
PRESET,PAPI_FDV_INS,NOT_DERIVED,ARITH:FPU_DIV
PRESET,PAPI_STL_ICY,NOT_DERIVED,ILD_STALL:IQ_FULL
#PRESET,PAPI_L3_TCA,NOT_DERIVED,LONGEST_LAT_CACHE:REFERENCE
#PRESET,PAPI_L3_TCM,NOT_DERIVED,LONGEST_LAT_CACHE:MISS
PRESET,PAPI_LD_INS,NOT_DERIVED,MEM_UOP_RETIRED:ANY_LOADS
PRESET,PAPI_SR_INS,NOT_DERIVED,MEM_UOP_RETIRED:ANY_STORES
PRESET,PAPI_FP_INS,DERIVED_ADD,FP_COMP_OPS_EXE:X87,FP_COMP_OPS_EXE:SSE_FP_PACKED_DOUBLE,FP_COMP_OPS_EXE:SSE_FP_SCALAR_SINGLE,FP_COMP_OPS_EXE:SSE_PACKED_SINGLE,FP_COMP_OPS_EXE:SSE_SCALAR_DOUBLE
PRESET,PAPI_FP_OPS,DERIVED_ADD,FP_COMP_OPS_EXE:X87,FP_COMP_OPS_EXE:SSE_FP_PACKED_DOUBLE,FP_COMP_OPS_EXE:SSE_FP_SCALAR_SINGLE,FP_COMP_OPS_EXE:SSE_PACKED_SINGLE,FP_COMP_OPS_EXE:SSE_SCALAR_DOUBLE
#
CPU,Intel Core2
CPU,Intel Core
CPU,core
#
PRESET,PAPI_TOT_CYC,NOT_DERIVED,UNHALTED_CORE_CYCLES
PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTRUCTIONS_RETIRED
PRESET,PAPI_L1_ICM,NOT_DERIVED,L1I_MISSES
PRESET,PAPI_L1_ICA,NOT_DERIVED,L1I_READS
PRESET,PAPI_L1_ICH,DERIVED_SUB,L1I_READS,L1I_MISSES
PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D_REPL
PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_ALL_REF
PRESET,PAPI_L1_DCH,DERIVED_SUB,L1D_ALL_REF,L1D_REPL
PRESET,PAPI_L1_TCM,NOT_DERIVED,LAST_LEVEL_CACHE_REFERENCES
PRESET,PAPI_L1_LDM,NOT_DERIVED,L2_LD:SELF:ANY:MESI
PRESET,PAPI_L1_STM,NOT_DERIVED,L2_ST:SELF:MESI
PRESET,PAPI_L1_TCA,DERIVED_ADD,L1D_ALL_REF,L1I_READS
PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_LINES_IN:SELF:ANY,BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_ICM,NOT_DERIVED,BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_LINES_IN:SELF:ANY
PRESET,PAPI_L2_LDM,DERIVED_SUB,L2_LINES_IN:SELF:ANY,L2_M_LINES_IN:SELF
PRESET,PAPI_L2_STM,NOT_DERIVED,L2_M_LINES_IN:SELF
PRESET,PAPI_L2_DCA,DERIVED_ADD,L2_LD:SELF:ANY:MESI,L2_ST:SELF:MESI
PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_LD:SELF:ANY:MESI
PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_ST:SELF:MESI
PRESET,PAPI_L2_ICH,DERIVED_SUB,L2_IFETCH:SELF:MESI,BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_IFETCH:SELF:MESI
PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:SELF:ANY:MESI,L2_LINES_IN:SELF:ANY
PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_RQSTS:SELF:ANY:MESI
PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_LD:SELF:ANY:MESI,L2_IFETCH:SELF:MESI
PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_ST:SELF:MESI
#
PRESET,PAPI_LD_INS,NOT_DERIVED,INST_RETIRED:LOADS
PRESET,PAPI_SR_INS,NOT_DERIVED,INST_RETIRED:STORES
#
PRESET,PAPI_CA_SHR,NOT_DERIVED,L2_RQSTS:SELF:ANY:S_STATE
PRESET,PAPI_CA_CLN,NOT_DERIVED,BUS_TRANS_RFO:SELF
PRESET,PAPI_CA_ITV,NOT_DERIVED,BUS_TRANS_INVAL:SELF
#
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB:MISSES
PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISSES:ANY
#
PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_INST_RETIRED:TAKEN
PRESET,PAPI_BR_NTK,NOT_DERIVED,BR_INST_RETIRED:PRED_NOT_TAKEN:MISPRED_NOT_TAKEN
PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_EXEC
PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISSP_EXEC
PRESET,PAPI_BR_CN,NOT_DERIVED,BR_CND_EXEC
PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_CND_EXEC,BR_CND_MISSP_EXEC
#
PRESET,PAPI_TOT_IIS,NOT_DERIVED,MACRO_INSTS:DECODED
PRESET,PAPI_HW_INT,NOT_DERIVED,HW_INT_RCV
PRESET,PAPI_RES_STL,NOT_DERIVED,RESOURCE_STALLS:ANY
#
PRESET,PAPI_FP_INS,NOT_DERIVED,FP_COMP_OPS_EXE
# This is an alternate definition of OPS that produces no error with calibrate
# the previous definition was identical to FP_INS
# PRESET,PAPI_FP_OPS,NOT_DERIVED,X87_OPS_RETIRED:ANY
# PRESET,PAPI_FP_OPS,DERIVED_ADD, FP_COMP_OPS_EXE, SIMD_COMP_INST_RETIRED:SCALAR_DOUBLE:PACKED_DOUBLE:SCALAR_SINGLE:PACKED_SINGLE
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_COMP_OPS_EXE
# PAPI_SP_OPS = FP_COMP_OPS_EXE + 3 * SIMD_COMP_INST_RETIRED:PACKED_SINGLE
PRESET,PAPI_SP_OPS,DERIVED_POSTFIX,N0|N1|3|*|+|,FP_COMP_OPS_EXE,SIMD_COMP_INST_RETIRED:PACKED_SINGLE
PRESET,PAPI_DP_OPS,DERIVED_ADD,FP_COMP_OPS_EXE,SIMD_COMP_INST_RETIRED:PACKED_DOUBLE
PRESET,PAPI_VEC_SP,NOT_DERIVED,SIMD_COMP_INST_RETIRED:PACKED_SINGLE
PRESET,PAPI_VEC_DP,NOT_DERIVED,SIMD_COMP_INST_RETIRED:PACKED_DOUBLE
#
PRESET,PAPI_FML_INS,NOT_DERIVED,MUL
PRESET,PAPI_FDV_INS,NOT_DERIVED,DIV
PRESET,PAPI_VEC_INS,NOT_DERIVED,SIMD_INST_RETIRED:VECTOR
#
CPU,Intel Core Duo/Solo
CPU,coreduo
#
PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTRUCTIONS_RETIRED
PRESET,PAPI_TOT_CYC,NOT_DERIVED,UNHALTED_CORE_CYCLES
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_INSTRUCTIONS_RETIRED
#PRESET,PAPI_BR_TKN,NOT_DERIVED,BRANCH_INSTRUCTIONS_RETIRED
PRESET,PAPI_BR_MSP,NOT_DERIVED,MISPREDICTED_BRANCH_RETIRED
PRESET,PAPI_L2_TCM,NOT_DERIVED,LAST_LEVEL_CACHE_MISSES
PRESET,PAPI_L2_TCA,NOT_DERIVED,LAST_LEVEL_CACHE_REFERENCES
PRESET,PAPI_FP_INS,NOT_DERIVED,FP_COMPS_OP_EXE
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_COMPS_OP_EXE
#
PRESET,PAPI_L1_DCM,NOT_DERIVED, DCACHE_REPL
PRESET,PAPI_L1_ICM,NOT_DERIVED, L2_IFETCH:SELF:MESI
PRESET,PAPI_L2_DCM,DERIVED_SUB, L2_LINES_IN:SELF:ANY, BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_ICM,NOT_DERIVED, BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L1_TCM,NOT_DERIVED, L2_RQSTS:SELF:MESI
#PRESET,PAPI_L2_TCM,NOT_DERIVED, L2_LINES_IN:SELF:ANY
PRESET,PAPI_CA_SHR,NOT_DERIVED, L2_RQSTS:SELF:ANY:S_STATE
PRESET,PAPI_CA_CLN,NOT_DERIVED, BUS_TRANS_RFO:SELF
PRESET,PAPI_CA_ITV,NOT_DERIVED, BUS_TRANS_INVAL:SELF
PRESET,PAPI_TLB_IM,NOT_DERIVED, ITLB_MISSES
PRESET,PAPI_TLB_DM,NOT_DERIVED, DTLB_MISS
PRESET,PAPI_L1_LDM,NOT_DERIVED, L2_LD:SELF:MESI
PRESET,PAPI_L1_STM,NOT_DERIVED, L2_ST:SELF:MESI
PRESET,PAPI_L2_LDM,DERIVED_SUB, L2_LINES_IN:SELF:ANY, L2_M_LINES_IN:SELF
PRESET,PAPI_L2_STM,NOT_DERIVED, L2_M_LINES_IN:SELF
PRESET,PAPI_BTAC_M,NOT_DERIVED, PREF_RQSTS_DN
PRESET,PAPI_HW_INT,NOT_DERIVED, HW_INT_RX
PRESET,PAPI_BR_CN,NOT_DERIVED, BR_CND_EXEC
PRESET,PAPI_BR_TKN,NOT_DERIVED, BR_TAKEN_RET
PRESET,PAPI_BR_NTK,DERIVED_SUB, BR_INSTR_RET,BR_TAKEN_RET
PRESET,PAPI_BR_MSP,NOT_DERIVED, BR_MISSP_EXEC
PRESET,PAPI_BR_PRC,DERIVED_SUB, BR_INSTR_RET,BR_MISPRED_RET
PRESET,PAPI_TOT_IIS,NOT_DERIVED, INSTR_DECODED
#PRESET,PAPI_TOT_INS,NOT_DERIVED, PNE_CORE_INSTR_RETIRED,
#PRESET,PAPI_FP_INS,NOT_DERIVED, PNE_CORE_FP_COMPS_OP_EXE,
#PRESET,PAPI_FP_OPS,NOT_DERIVED, PNE_CORE_FP_COMPS_OP_EXE,
#PRESET,PAPI_BR_INS,NOT_DERIVED, PNE_CORE_BR_RETIRED,
PRESET,PAPI_RES_STL,NOT_DERIVED, RESOURCE_STALL
#PRESET,PAPI_TOT_CYC,NOT_DERIVED, PNE_CORE_UNHLTCORE_CYCLES,
PRESET,PAPI_L1_DCH,DERIVED_SUB, DATA_MEM_REF, DCACHE_REPL
PRESET,PAPI_L1_DCA,NOT_DERIVED, DATA_MEM_REF
PRESET,PAPI_L2_DCA,DERIVED_ADD, L2_LD:SELF:MESI, L2_ST:SELF:MESI
PRESET,PAPI_L2_DCR,NOT_DERIVED, L2_LD:SELF:MESI
PRESET,PAPI_L2_DCW,NOT_DERIVED, L2_ST:SELF:MESI
PRESET,PAPI_L1_ICH,DERIVED_SUB, BUS_TRANS_IFETCH:SELF, L2_IFETCH:SELF:MESI
PRESET,PAPI_L2_ICH,DERIVED_SUB, L2_IFETCH:SELF:MESI, BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L1_ICA,NOT_DERIVED, BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_ICA,NOT_DERIVED, L2_IFETCH:SELF:MESI
PRESET,PAPI_L1_ICR,NOT_DERIVED, BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_ICR,NOT_DERIVED, L2_IFETCH:SELF:MESI
PRESET,PAPI_L2_TCH,DERIVED_SUB, L2_RQSTS:SELF:ANY:MESI, L2_LINES_IN:SELF:ANY
PRESET,PAPI_L1_TCA,DERIVED_ADD, DATA_MEM_REF, BUS_TRANS_IFETCH:SELF
PRESET,PAPI_L2_TCA,NOT_DERIVED, L2_RQSTS:SELF:ANY:MESI
PRESET,PAPI_L2_TCR,DERIVED_ADD, L2_LD:SELF:MESI, L2_IFETCH:SELF:MESI
PRESET,PAPI_L2_TCW,NOT_DERIVED, L2_ST:SELF:MESI
PRESET,PAPI_FML_INS,NOT_DERIVED, MUL
PRESET,PAPI_FDV_INS,NOT_DERIVED, DIV
#
CPU,Intel PentiumIII
CPU,Intel P6 Processor Family
CPU,p6
#
PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_LINES_IN,BUS_TRAN_IFETCH:SELF
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_LINES_IN
PRESET,PAPI_L2_LDM,DERIVED_SUB,L2_LINES_IN,L2_M_LINES_INM
PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:M:E:S:I,L2_LINES_IN
#
CPU,Intel PentiumM
CPU,Intel Pentium M
CPU,pm
#
PRESET,PAPI_L2_DCM,DERIVED_SUB,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH,BUS_TRAN_IFETCH:SELF
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH
PRESET,PAPI_L2_LDM,DERIVED_SUB,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH,L2_M_LINES_INM
PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_RQSTS:M:E:S:I,L2_LINES_IN:ONLY_HW_PREFETCH:NON_HW_PREFETCH
#
CPU,Intel P6
CPU,Intel PentiumIII
CPU,Intel PentiumM
CPU,Intel P6 Processor Family
CPU,Intel Pentium Pro
CPU,Intel Pentium II
CPU,Intel Pentium M
CPU,p6
CPU,ppro
CPU,pii
CPU,pm
#
PRESET,PAPI_TOT_INS,NOT_DERIVED,INST_RETIRED
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_CLK_UNHALTED
PRESET,PAPI_L1_DCM,NOT_DERIVED,DCU_LINES_IN
PRESET,PAPI_L1_ICM,NOT_DERIVED,L2_IFETCH:M:E:S:I
PRESET,PAPI_L1_TCM,NOT_DERIVED,L2_RQSTS:M:E:S:I
PRESET,PAPI_L1_LDM,NOT_DERIVED,L2_LD:M:E:S:I
PRESET,PAPI_L1_STM,NOT_DERIVED,L2_ST:M:E:S:I
PRESET,PAPI_L1_DCH,DERIVED_SUB,DATA_MEM_REFS,DCU_LINES_IN
PRESET,PAPI_L1_DCA,NOT_DERIVED,DATA_MEM_REFS
PRESET,PAPI_L1_ICH,DERIVED_SUB,IFU_IFETCH,L2_IFETCH:M:E:S:I
PRESET,PAPI_L1_ICA,NOT_DERIVED,IFU_IFETCH
PRESET,PAPI_L1_ICR,NOT_DERIVED,IFU_IFETCH
PRESET,PAPI_L1_TCA,DERIVED_ADD,DATA_MEM_REFS,IFU_IFETCH
#
PRESET,PAPI_L2_ICM,NOT_DERIVED,BUS_TRAN_IFETCH:SELF
PRESET,PAPI_L2_STM,NOT_DERIVED,L2_M_LINES_INM
PRESET,PAPI_L2_DCA,DERIVED_ADD,L2_LD:M:E:S:I,L2_ST:M:E:S:I
PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_LD:M:E:S:I
PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_ST:M:E:S:I
PRESET,PAPI_L2_ICH,DERIVED_SUB,L2_IFETCH:M:E:S:I,BUS_TRAN_IFETCH:SELF
PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_IFETCH:M:E:S:I
PRESET,PAPI_L2_ICR,NOT_DERIVED,L2_IFETCH:M:E:S:I
PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_RQSTS:M:E:S:I
PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_LD:M:E:S:I,L2_IFETCH:M:E:S:I
PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_ST:M:E:S:I
#
PRESET,PAPI_CA_SHR,NOT_DERIVED,L2_RQSTS:S
PRESET,PAPI_CA_CLN,NOT_DERIVED,BUS_TRANS_RFO:SELF
PRESET,PAPI_CA_ITV,NOT_DERIVED,BUS_TRAN_INVAL:SELF
#
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS
PRESET,PAPI_HW_INT,NOT_DERIVED,HW_INT_RX
PRESET,PAPI_TOT_IIS,NOT_DERIVED,INST_DECODED
PRESET,PAPI_RES_STL,NOT_DERIVED,RESOURCE_STALLS
#
PRESET,PAPI_BTAC_M,NOT_DERIVED,BTB_MISSES
PRESET,PAPI_BR_CN,NOT_DERIVED,BR_INST_RETIRED
PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_TAKEN_RETIRED
PRESET,PAPI_BR_NTK,DERIVED_SUB,BR_INST_RETIRED,BR_TAKEN_RETIRED
PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISS_PRED_RETIRED
PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_INST_RETIRED,BR_MISS_PRED_RETIRED
PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_RETIRED
#
PRESET,PAPI_FP_INS,NOT_DERIVED,FLOPS
PRESET,PAPI_FP_OPS,NOT_DERIVED,FLOPS
PRESET,PAPI_FML_INS,NOT_DERIVED,MUL
PRESET,PAPI_FDV_INS,NOT_DERIVED,DIV
#
# This is an example of multiple processor names matching the same table
CPU,Intel Pentium4
CPU,Intel Pentium4 L3
CPU,Pentium4/Xeon/EM64T
CPU,netburst
#
PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTR_RETIRED:NBOGUSNTAG
PRESET,PAPI_TOT_CYC,NOT_DERIVED,GLOBAL_POWER_EVENTS:RUNNING
PRESET,PAPI_RES_STL, NOT_DERIVED, resource_stall:SBFULL
PRESET,PAPI_BR_INS, NOT_DERIVED, branch_retired:MMNP:MMNM:MMTP:MMTM
PRESET,PAPI_BR_TKN, NOT_DERIVED, branch_retired:MMTP:MMTM
PRESET,PAPI_BR_NTK, NOT_DERIVED, branch_retired:MMNP:MMNM
PRESET,PAPI_BR_MSP, NOT_DERIVED, branch_retired:MMNM:MMTM
PRESET,PAPI_BR_PRC, NOT_DERIVED, branch_retired:MMNP:MMTP
PRESET,PAPI_TLB_DM, NOT_DERIVED, page_walk_type:DTMISS
PRESET,PAPI_TLB_IM, NOT_DERIVED, page_walk_type:ITMISS
PRESET,PAPI_TLB_TL, NOT_DERIVED, page_walk_type:DTMISS:ITMISS
PRESET,PAPI_LD_INS, DERIVED_CMPD, front_end_event:NBOGUS, uops_type:TAGLOADS
PRESET,PAPI_SR_INS, DERIVED_CMPD, front_end_event:NBOGUS, uops_type:TAGSTORES
PRESET,PAPI_LST_INS, DERIVED_CMPD, front_end_event:NBOGUS, uops_type:TAGLOADS:TAGSTORES
PRESET,PAPI_FP_INS, DERIVED_CMPD, execution_event:NBOGUS0, x87_FP_uop:ALL:TAG0,NOTE,"PAPI_FP_INS counts only retired x87 uops tagged with 0. If you add other native events tagged with 0, their counts will be included in PAPI_FP_INS"
PRESET,PAPI_TOT_IIS, NOT_DERIVED, instr_retired:NBOGUSNTAG:NBOGUSTAG:BOGUSNTAG:BOGUSTAG, NOTE, "Only on model 2 and above"
PRESET,PAPI_L1_ICM, NOT_DERIVED, BPU_fetch_request:TCMISS
PRESET,PAPI_L1_ICA, NOT_DERIVED, uop_queue_writes:FROM_TC_BUILD:FROM_TC_DELIVER
PRESET,PAPI_L1_LDM, NOT_DERIVED, replay_event:NBOGUS:L1_LD_MISS
PRESET,PAPI_L2_LDM, NOT_DERIVED, replay_event:NBOGUS:L2_LD_MISS
PRESET,PAPI_L2_TCH, NOT_DERIVED, BSQ_cache_reference:RD_2ndL_HITS:RD_2ndL_HITE:RD_2ndL_HITM
PRESET,PAPI_L2_TCM, NOT_DERIVED, BSQ_cache_reference:RD_2ndL_MISS
PRESET,PAPI_L2_TCA, NOT_DERIVED, BSQ_cache_reference:RD_2ndL_MISS:RD_2ndL_HITS:RD_2ndL_HITE:RD_2ndL_HITM
#
CPU,Intel Pentium4 L3
PRESET,PAPI_L3_TCH, NOT_DERIVED, BSQ_cache_reference:RD_3rdL_HITS:RD_3rdL_HITE:RD_3rdL_HITM
PRESET,PAPI_L3_TCM, NOT_DERIVED, BSQ_cache_reference:RD_3rdL_MISS
PRESET,PAPI_L3_TCA, NOT_DERIVED, BSQ_cache_reference:RD_3rdL_MISS:RD_3rdL_HITS:RD_3rdL_HITE:RD_3rdL_HITM
#
CPU,Intel Pentium4 FPU X87
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, x87_FP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired x87 uops tagged with 1."
#
CPU,Intel Pentium4 FPU SSE_SP
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_SP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired scalar_SP SSE uops tagged with 1."
#
CPU,Intel Pentium4 FPU SSE_DP
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_DP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired scalar_DP SSE uops tagged with 1."
#
CPU,Intel Pentium4 FPU X87 SSE_SP
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_SP_uop:ALL:TAG1, x87_FP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired x87 and scalar_SP SSE uops tagged with 1."
#
CPU,Intel Pentium4 FPU X87 SSE_DP
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_DP_uop:ALL:TAG1, x87_FP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired x87 and scalar_DP SSE uops tagged with 1."
#
CPU,Intel Pentium4 FPU SSE_SP SSE_DP
PRESET,PAPI_FP_OPS, DERIVED_CMPD, execution_event:NBOGUS1, scalar_SP_uop:ALL:TAG1, scalar_DP_uop:ALL:TAG1,NOTE,"PAPI_FP_OPS counts retired scalar_SP and scalar_DP SSE uops tagged with 1."
#
CPU,Intel Pentium4 VEC MMX
PRESET,PAPI_VEC_INS, DERIVED_CMPD, execution_event:NBOGUS2, 64bit_MMX_uop:ALL:TAG2, 128bit_MMX_uop:ALL:TAG2,NOTE,"PAPI_VEC_INS counts retired 64bit and 128bit MMX uops tagged with 2."
#
CPU,Intel Pentium4 VEC SSE
PRESET,PAPI_VEC_INS, DERIVED_CMPD, execution_event:NBOGUS2, packed_SP_uop:ALL:TAG2, packed_DP_uop:ALL:TAG2,NOTE,"PAPI_VEC_INS counts retired packed single and double precision SSE uops tagged with 2.
#
CPU,IA-64
#
CPU,dual-core Itanium 2
#
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED
PRESET,PAPI_STL_ICY,NOT_DERIVED,DISP_STALLED
PRESET,PAPI_STL_CCY,NOT_DERIVED,BACK_END_BUBBLE_ALL
PRESET,PAPI_TOT_IIS,NOT_DERIVED,INST_DISPERSED
PRESET,PAPI_RES_STL,NOT_DERIVED,BE_EXE_BUBBLE_ALL
PRESET,PAPI_FP_STAL,NOT_DERIVED,BE_EXE_BUBBLE_FRALL
PRESET,PAPI_L1_ICM,NOT_DERIVED,L2I_READS_ALL_DMND
PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D_READ_MISSES_ALL
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2I_READS_MISS_ALL
PRESET,PAPI_L2_ICM,NOT_DERIVED,L2I_READS_MISS_ALL
PRESET,PAPI_L3_TCM,NOT_DERIVED,L3_MISSES
PRESET,PAPI_L3_ICM,NOT_DERIVED,L3_READS_INST_FETCH_MISS:M:E:S:I
PRESET,PAPI_L3_LDM,NOT_DERIVED,L3_READS_ALL_MISS:M:E:S:I
PRESET,PAPI_L3_STM,NOT_DERIVED,L3_WRITES_DATA_WRITE_MISS:M:E:S:I
PRESET,PAPI_L1_LDM,NOT_DERIVED,L1D_READ_MISSES_ALL
PRESET,PAPI_L2_LDM,NOT_DERIVED,L3_READS_ALL_ALL:M:E:S:I
PRESET,PAPI_L2_STM,NOT_DERIVED,L3_WRITES_ALL_ALL:M:E:S:I
PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_READS_SET1
PRESET,PAPI_L2_DCA,NOT_DERIVED,L2D_REFERENCES_ALL
PRESET,PAPI_L3_DCA,NOT_DERIVED,L3_REFERENCES
PRESET,PAPI_L1_DCR,NOT_DERIVED,L1D_READS_SET1
PRESET,PAPI_L2_DCR,NOT_DERIVED,L2D_REFERENCES_READS
PRESET,PAPI_L3_DCR,NOT_DERIVED,L3_READS_DATA_READ_ALL:M:E:S:I
PRESET,PAPI_L2_DCW,NOT_DERIVED,L2D_REFERENCES_WRITES
PRESET,PAPI_L3_DCW,NOT_DERIVED,L3_WRITES_DATA_WRITE_ALL:M:E:S:I
PRESET,PAPI_L3_ICH,NOT_DERIVED,L3_READS_DINST_FETCH_HIT:M:E:S:I
PRESET,PAPI_L3_ICR,NOT_DERIVED,L3_READS_INST_FETCH_ALL:M:E:S:I
PRESET,PAPI_L3_TCA,NOT_DERIVED,L3_REFERENCES
PRESET,PAPI_L3_TCR,NOT_DERIVED,L3_READS_ALL_ALL:M:E:S:I
PRESET,PAPI_L3_TCW,NOT_DERIVED,L3_WRITES_ALL_ALL:M:E:S:I
PRESET,PAPI_TLB_DM,NOT_DERIVED,L2DTLB_MISSES
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISSES_FETCH_L2ITLB
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_EVENT
PRESET,PAPI_BR_PRC,NOT_DERIVED,BR_MISPRED_DETAIL_ALL_CORRECT_PRED
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_OP_CYCLES_ALL
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED
PRESET,PAPI_TOT_INS,NOT_DERIVED,IA64_INST_RETIRED
PRESET,PAPI_LD_INS,NOT_DERIVED,LOADS_RETIRED
PRESET,PAPI_SR_INS,NOT_DERIVED,STORES_RETIRED
PRESET,PAPI_L2_ICA,NOT_DERIVED,L2I_DEMAND_READS
PRESET,PAPI_L3_ICA,NOT_DERIVED,L3_READS_INST_FETCH_ALL:M:E:S:I
PRESET,PAPI_L1_TCR,NOT_DERIVED,L2I_READS_ALL_ALL
PRESET,PAPI_L2_TCW,NOT_DERIVED,L2D_REFERENCES_WRITES
#
CPU,itanium2
#
PRESET,PAPI_CA_SNP,NOT_DERIVED,BUS_SNOOPS_SELF
PRESET,PAPI_CA_INV,DERIVED_ADD,BUS_MEM_READ_BRIL_SELF,BUS_MEM_READ_BIL_SELF
PRESET,PAPI_TLB_TL,DERIVED_ADD,ITLB_MISSES_FETCH_L2ITLB,L2DTLB_MISSES
PRESET,PAPI_STL_ICY,NOT_DERIVED,DISP_STALLED
PRESET,PAPI_STL_CCY,NOT_DERIVED,BACK_END_BUBBLE_ALL
PRESET,PAPI_TOT_IIS,NOT_DERIVED,INST_DISPERSED
PRESET,PAPI_RES_STL,NOT_DERIVED,BE_EXE_BUBBLE_ALL
PRESET,PAPI_FP_STAL,NOT_DERIVED,BE_EXE_BUBBLE_FRALL
PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_DATA_REFERENCES_L2_DATA_READS,L2_INST_DEMAND_READS,L2_INST_PREFETCHES
PRESET,PAPI_L1_TCM,DERIVED_ADD,L2_INST_DEMAND_READS,L1D_READ_MISSES_ALL
PRESET,PAPI_L1_ICM,NOT_DERIVED,L2_INST_DEMAND_READS
PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D_READ_MISSES_ALL
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_MISSES
PRESET,PAPI_L2_DCM, DERIVED_SUB,L2_MISSES,L3_READS_INST_FETCH_ALL
PRESET,PAPI_L2_ICM,NOT_DERIVED,L3_READS_INST_FETCH_ALL
PRESET,PAPI_L3_TCM,NOT_DERIVED,L3_MISSES
PRESET,PAPI_L3_ICM,NOT_DERIVED,L3_READS_INST_FETCH_MISS
PRESET,PAPI_L3_DCM, DERIVED_ADD,L3_READS_DATA_READ_MISS,L3_WRITES_DATA_WRITE_MISS
PRESET,PAPI_L3_LDM,NOT_DERIVED,L3_READS_ALL_MISS
PRESET,PAPI_L3_STM,NOT_DERIVED,L3_WRITES_DATA_WRITE_MISS
PRESET,PAPI_L1_LDM,DERIVED_ADD,L1D_READ_MISSES_ALL,L2_INST_DEMAND_READS
PRESET,PAPI_L2_LDM,NOT_DERIVED,L3_READS_ALL_ALL
PRESET,PAPI_L2_STM,NOT_DERIVED,L3_WRITES_ALL_ALL
PRESET,PAPI_L1_DCH,DERIVED_SUB,L1D_READS_SET1,L1D_READ_MISSES_ALL
PRESET,PAPI_L2_DCH,DERIVED_SUB,L2_DATA_REFERENCES_L2_ALL,L2_MISSES
PRESET,PAPI_L3_DCH,DERIVED_ADD,L3_READS_DATA_READ_HIT,L3_WRITES_DATA_WRITE_HIT
PRESET,PAPI_L1_DCA,NOT_DERIVED,L1D_READS_SET1
PRESET,PAPI_L2_DCA,NOT_DERIVED,L2_DATA_REFERENCES_L2_ALL
PRESET,PAPI_L3_DCA,DERIVED_ADD,L3_READS_DATA_READ_ALL,L3_WRITES_DATA_WRITE_ALL
PRESET,PAPI_L1_DCR,NOT_DERIVED,L1D_READS_SET1
PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_DATA_REFERENCES_L2_DATA_READS
PRESET,PAPI_L3_DCR,NOT_DERIVED,L3_READS_DATA_READ_ALL
PRESET,PAPI_L2_DCW,NOT_DERIVED,L2_DATA_REFERENCES_L2_DATA_WRITES
PRESET,PAPI_L3_DCW,NOT_DERIVED,L3_WRITES_DATA_WRITE_ALL
PRESET,PAPI_L3_ICH,NOT_DERIVED,L3_READS_DINST_FETCH_HIT
PRESET,PAPI_L1_ICR,DERIVED_ADD,L1I_PREFETCHES,L1I_READS
PRESET,PAPI_L2_ICR,DERIVED_ADD,L2_INST_DEMAND_READS,L2_INST_PREFETCHES
PRESET,PAPI_L3_ICR,NOT_DERIVED,L3_READS_INST_FETCH_ALL
PRESET,PAPI_L1_ICA,DERIVED_ADD,L1I_PREFETCHES,L1I_READS
PRESET,PAPI_L2_TCH,DERIVED_SUB,L2_REFERENCES,L2_MISSES
PRESET,PAPI_L3_TCH,DERIVED_SUB,L3_REFERENCES,L3_MISSES
PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_REFERENCES
PRESET,PAPI_L3_TCA,NOT_DERIVED,L3_REFERENCES
PRESET,PAPI_L3_TCR,NOT_DERIVED,L3_READS_ALL_ALL
PRESET,PAPI_L3_TCW,NOT_DERIVED,L3_WRITES_ALL_ALL
PRESET,PAPI_TLB_DM,NOT_DERIVED,L2DTLB_MISSES
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISSES_FETCH_L2ITLB
PRESET,PAPI_BR_INS,NOT_DERIVED,BRANCH_EVENT
PRESET,PAPI_BR_PRC,NOT_DERIVED,BR_MISPRED_DETAIL_ALL_CORRECT_PRED
PRESET,PAPI_BR_MSP,DERIVED_ADD,BR_MISPRED_DETAIL_ALL_WRONG_PATH,BR_MISPRED_DETAIL_ALL_WRONG_TARGET
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_CYCLES
PRESET,PAPI_FP_OPS,NOT_DERIVED,FP_OPS_RETIRED
PRESET,PAPI_TOT_INS,DERIVED_ADD,IA64_INST_RETIRED,IA32_INST_RETIRED
PRESET,PAPI_LD_INS,NOT_DERIVED,LOADS_RETIRED
PRESET,PAPI_SR_INS,NOT_DERIVED,STORES_RETIRED
PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_INST_DEMAND_READS
PRESET,PAPI_L3_ICA,NOT_DERIVED,L3_READS_INST_FETCH_ALL
PRESET,PAPI_L1_TCR,DERIVED_ADD,L1D_READS_SET0,L1I_READS 
PRESET,PAPI_L1_TCA,DERIVED_ADD,L1D_READS_SET0,L1I_READS 
PRESET,PAPI_L2_TCW,NOT_DERIVED,L2_DATA_REFERENCES_L2_DATA_WRITES
#
CPU,itanium
#
CPU,PPC970
#
PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_MEM
PRESET,PAPI_L2_DCR,DERIVED_ADD,PM_DATA_FROM_L2,PM_DATA_FROM_L25_MOD,PM_DATA_FROM_L25_SHR,PM_DATA_FROM_MEM
PRESET,PAPI_L2_DCH,DERIVED_ADD,PM_DATA_FROM_L2,PM_DATA_FROM_L25_MOD,PM_DATA_FROM_L25_SHR
PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_DATA_FROM_MEM
PRESET,PAPI_L1_ICM,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_SHR,PM_INST_FROM_L25_MOD,PM_INST_FROM_MEM
PRESET,PAPI_L2_ICA,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_SHR,PM_INST_FROM_L25_MOD,PM_INST_FROM_MEM
PRESET,PAPI_L2_ICH,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_SHR,PM_INST_FROM_L25_MOD
PRESET,PAPI_L2_ICM,NOT_DERIVED,PM_INST_FROM_MEM
PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1
PRESET,PAPI_L1_DCA,DERIVED_ADD,PM_LD_REF_L1,PM_ST_REF_L1
PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE
PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1
PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1
PRESET,PAPI_L1_DCW,NOT_DERIVED,PM_ST_REF_L1
PRESET,PAPI_L1_DCR,NOT_DERIVED,PM_LD_REF_L1
PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_FPU_FMA
PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP
PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL
PRESET,PAPI_INT_INS,NOT_DERIVED,PM_FXU_FIN
PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|N1|+|N2|+|N3|-|,PM_FPU0_FIN,PM_FPU1_FIN,PM_FPU_FMA,PM_FPU_STF
PRESET,PAPI_FP_INS,NOT_DERIVED,PM_FPU_FIN
PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_CYC
PRESET,PAPI_FDV_INS,NOT_DERIVED,PM_FPU_FDIV
PRESET,PAPI_FSQ_INS,NOT_DERIVED,PM_FPU_FSQRT
PRESET,PAPI_TLB_DM,NOT_DERIVED,PM_DTLB_MISS
PRESET,PAPI_TLB_IM,NOT_DERIVED,PM_ITLB_MISS
PRESET,PAPI_TLB_TL,DERIVED_ADD,PM_DTLB_MISS,PM_ITLB_MISS
PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT
PRESET,PAPI_STL_ICY,NOT_DERIVED,PM_0INST_FETCH
PRESET,PAPI_LD_INS,NOT_DERIVED,PM_LD_REF_L1
PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_REF_L1
PRESET,PAPI_LST_INS,DERIVED_ADD,PM_ST_REF_L1,PM_LD_REF_L1
PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BR_ISSUED
PRESET,PAPI_BR_MSP,DERIVED_ADD,PM_BR_MPRED_CR,PM_BR_MPRED_TA
PRESET,PAPI_L1_DCH,DERIVED_POSTFIX,N0|N1|-|N2|+|N3|-|,PM_LD_REF_L1,PM_LD_MISS_L1,PM_ST_REF_L1,PM_ST_MISS_L1
PRESET,PAPI_L3_DCM,NOT_DERIVED,PM_DATA_FROM_MEM
PRESET,PAPI_L3_LDM,NOT_DERIVED,PM_DATA_FROM_MEM
PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1
PRESET,PAPI_L3_ICM,NOT_DERIVED,PM_INST_FROM_MEM
#
CPU,PPC970MP
#
PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_MEM
PRESET,PAPI_L2_DCR,DERIVED_ADD,PM_DATA_FROM_L2,PM_DATA_FROM_L25_MOD,PM_DATA_FROM_L25_SHR,PM_DATA_FROM_MEM
PRESET,PAPI_L2_DCH,DERIVED_ADD,PM_DATA_FROM_L2,PM_DATA_FROM_L25_MOD,PM_DATA_FROM_L25_SHR PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_DATA_FROM_MEM
#PRESET,PAPI_L1_ICM,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_SHR,PM_INST_FROM_L25_MOD,PM_INST_FROM_MEM
#PRESET,PAPI_L2_ICA,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_SHR,PM_INST_FROM_L25_MOD,PM_INST_FROM_MEM
#PRESET,PAPI_L2_ICH,DERIVED_ADD,PM_INST_FROM_L2,PM_INST_FROM_L25_SHR,PM_INST_FROM_L25_MOD PRESET,PAPI_L2_ICM,NOT_DERIVED,PM_INST_FROM_MEM
PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1
PRESET,PAPI_L1_DCA,DERIVED_ADD,PM_LD_REF_L1,PM_ST_REF_L1
PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE
PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1
PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1
PRESET,PAPI_L1_DCW,NOT_DERIVED,PM_ST_REF_L1
PRESET,PAPI_L1_DCR,NOT_DERIVED,PM_LD_REF_L1
PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_FPU_FMA
PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP
PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL
PRESET,PAPI_INT_INS,NOT_DERIVED,PM_FXU_FIN
PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|N1|+|N2|+|N3|-|,PM_FPU0_FIN,PM_FPU1_FIN,PM_FPU_FMA,PM_FPU_STF 
PRESET,PAPI_FP_INS,NOT_DERIVED,PM_FPU_FIN
PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_CYC
PRESET,PAPI_FDV_INS,NOT_DERIVED,PM_FPU_FDIV
PRESET,PAPI_FSQ_INS,NOT_DERIVED,PM_FPU_FSQRT
PRESET,PAPI_TLB_DM,NOT_DERIVED,PM_DTLB_MISS
PRESET,PAPI_TLB_IM,NOT_DERIVED,PM_ITLB_MISS
PRESET,PAPI_TLB_TL,DERIVED_ADD,PM_DTLB_MISS,PM_ITLB_MISS
PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT
PRESET,PAPI_STL_ICY,NOT_DERIVED,PM_0INST_FETCH
PRESET,PAPI_LD_INS,NOT_DERIVED,PM_LD_REF_L1
PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_REF_L1
PRESET,PAPI_LST_INS,DERIVED_ADD,PM_ST_REF_L1,PM_LD_REF_L1
PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BR_ISSUED
PRESET,PAPI_BR_MSP,DERIVED_ADD,PM_BR_MPRED_CR,PM_BR_MPRED_TA
PRESET,PAPI_L1_DCH,DERIVED_POSTFIX,N0|N1|-|N2|+|N3|-|,PM_LD_REF_L1,PM_LD_MISS_L1,PM_ST_REF_L1,PM_ST_MISS_L1
PRESET,PAPI_L3_DCM,NOT_DERIVED,PM_DATA_FROM_MEM
PRESET,PAPI_L3_LDM,NOT_DERIVED,PM_DATA_FROM_MEM
PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1
PRESET,PAPI_L3_ICM,NOT_DERIVED,PM_INST_FROM_MEM
#
CPU,POWER5
#
PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1
PRESET,PAPI_L1_DCA,DERIVED_ADD,PM_LD_REF_L1,PM_ST_REF_L1
PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1
PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1
PRESET,PAPI_L1_DCW,NOT_DERIVED,PM_ST_REF_L1
PRESET,PAPI_L1_DCR,NOT_DERIVED,PM_LD_REF_L1
PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_L2MISS
PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_DATA_FROM_L2MISS
PRESET,PAPI_L3_DCR,NOT_DERIVED,PM_DATA_FROM_L2MISS
PRESET,PAPI_L3_DCM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM
PRESET,PAPI_L3_LDM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM
PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1
PRESET,PAPI_L2_ICM,NOT_DERIVED,PM_INST_FROM_L2MISS
PRESET,PAPI_L2_ICH,NOT_DERIVED,PM_INST_FROM_L2
PRESET,PAPI_L3_ICA,NOT_DERIVED,PM_INST_FROM_L2MISS
PRESET,PAPI_L3_ICH,NOT_DERIVED,PM_INST_FROM_L3
PRESET,PAPI_L3_ICM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM
PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_FPU_FMA
PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP
PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL
PRESET,PAPI_INT_INS,NOT_DERIVED,PM_FXU_FIN
PRESET,PAPI_FP_OPS,DERIVED_ADD,PM_FPU_1FLOP,PM_FPU_FMA,PM_FPU_FMA
PRESET,PAPI_FP_INS,NOT_DERIVED,PM_FPU_FIN
PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_RUN_CYC
PRESET,PAPI_FDV_INS,NOT_DERIVED,PM_FPU_FDIV
PRESET,PAPI_FSQ_INS,NOT_DERIVED,PM_FPU_FSQRT
PRESET,PAPI_TLB_DM,NOT_DERIVED,PM_DTLB_MISS
PRESET,PAPI_TLB_IM,NOT_DERIVED,PM_ITLB_MISS
PRESET,PAPI_TLB_TL,DERIVED_ADD,PM_DTLB_MISS,PM_ITLB_MISS
PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT
PRESET,PAPI_STL_ICY,NOT_DERIVED,PM_0INST_FETCH
PRESET,PAPI_LD_INS,NOT_DERIVED,PM_LD_REF_L1
PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_REF_L1
PRESET,PAPI_LST_INS,DERIVED_ADD,PM_ST_REF_L1,PM_LD_REF_L1
PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BR_ISSUED
PRESET,PAPI_BR_MSP,DERIVED_ADD,PM_BR_MPRED_CR,PM_BR_MPRED_TA
PRESET,PAPI_BR_PRC,NOT_DERIVED,PM_BR_PRED_CR_TA
PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE
#
CPU,POWER5+
#
PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1
PRESET,PAPI_L1_DCA,DERIVED_ADD,PM_LD_REF_L1,PM_ST_REF_L1
PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1
PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1
PRESET,PAPI_L1_DCW,NOT_DERIVED,PM_ST_REF_L1
PRESET,PAPI_L1_DCR,NOT_DERIVED,PM_LD_REF_L1
PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_L2MISS
PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_DATA_FROM_L2MISS
PRESET,PAPI_L3_DCR,NOT_DERIVED,PM_DATA_FROM_L2MISS
PRESET,PAPI_L3_DCM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM
PRESET,PAPI_L3_LDM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM
PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1
PRESET,PAPI_L2_ICM,NOT_DERIVED,PM_INST_FROM_L2MISS
PRESET,PAPI_L2_ICH,NOT_DERIVED,PM_INST_FROM_L2
PRESET,PAPI_L3_ICA,NOT_DERIVED,PM_INST_FROM_L2MISS
PRESET,PAPI_L3_ICH,NOT_DERIVED,PM_INST_FROM_L3
PRESET,PAPI_L3_ICM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM
PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_FPU_FMA
PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP
PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL
PRESET,PAPI_INT_INS,NOT_DERIVED,PM_FXU_FIN
PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|N1|2|*|+|N2|N3|+|4|*|+|,PM_FPU_1FLOP,PM_FPU_FMA,PM_FPU_FSQRT,PM_FPU_FDIV
PRESET,PAPI_FP_INS,NOT_DERIVED,PM_FPU_FIN
PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_RUN_CYC
PRESET,PAPI_FDV_INS,NOT_DERIVED,PM_FPU_FDIV
PRESET,PAPI_FSQ_INS,NOT_DERIVED,PM_FPU_FSQRT
PRESET,PAPI_TLB_DM,NOT_DERIVED,PM_DTLB_MISS
PRESET,PAPI_TLB_IM,NOT_DERIVED,PM_ITLB_MISS
PRESET,PAPI_TLB_TL,DERIVED_ADD,PM_DTLB_MISS,PM_ITLB_MISS
PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT
PRESET,PAPI_STL_ICY,NOT_DERIVED,PM_0INST_FETCH
PRESET,PAPI_LD_INS,NOT_DERIVED,PM_LD_REF_L1
PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_REF_L1
PRESET,PAPI_LST_INS,DERIVED_ADD,PM_ST_REF_L1,PM_LD_REF_L1
PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BR_ISSUED
PRESET,PAPI_BR_MSP,DERIVED_ADD,PM_BR_MPRED_CR,PM_BR_MPRED_TA
PRESET,PAPI_BR_PRC,NOT_DERIVED,PM_BR_PRED_CR_TA
PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE
#
CPU,POWER6
CPU,power6
#
PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1
PRESET,PAPI_L1_DCA,DERIVED_ADD,PM_LD_REF_L1,PM_ST_REF_L1
PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1
PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1
PRESET,PAPI_L1_DCW,NOT_DERIVED,PM_ST_REF_L1
PRESET,PAPI_L1_DCR,NOT_DERIVED,PM_LD_REF_L1
PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_L2MISS
PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_DATA_FROM_L2MISS
PRESET,PAPI_L3_DCR,NOT_DERIVED,PM_DATA_FROM_L2MISS
PRESET,PAPI_L3_DCM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM
PRESET,PAPI_L3_LDM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM
PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1
PRESET,PAPI_L1_ICM,NOT_DERIVED,PM_L1_ICACHE_MISS
PRESET,PAPI_L2_ICM,NOT_DERIVED,PM_INST_FROM_L2MISS
PRESET,PAPI_L2_ICH,NOT_DERIVED,PM_INST_FROM_L2
PRESET,PAPI_L3_ICA,NOT_DERIVED,PM_INST_FROM_L2MISS
PRESET,PAPI_L3_ICH,NOT_DERIVED,PM_INST_FROM_L3
PRESET,PAPI_L3_ICM,NOT_DERIVED,PM_INST_FROM_L3MISS
PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_FPU_FMA
PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP
PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL
PRESET,PAPI_INT_INS,DERIVED_ADD,PM_FXU0_FIN,PM_FXU1_FIN
# This definition comes from the (unreleased) IBM PM documentation
PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|3|*|N1|N2|+|+|,PM_FPU_FSQRT_FDIV,PM_FPU_FLOP,PM_FPU_FMA
# The following counts SQRT and DIV as one FP event instead of 4
#PRESET,PAPI_FP_OPS,DERIVED_ADD,PM_FPU_FLOP,PM_FPU_FMA
PRESET,PAPI_FP_INS,NOT_DERIVED,PM_FPU_FIN
# It appears PM_CYC is not widely available
#PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_CYC
# PM_RUN_CYC is in every group; but it doesn't overflow :(
PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_RUN_CYC
PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT
PRESET,PAPI_STL_ICY,NOT_DERIVED,PM_0INST_FETCH
PRESET,PAPI_LD_INS,NOT_DERIVED,PM_LD_REF_L1
PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_REF_L1
PRESET,PAPI_LST_INS,DERIVED_ADD,PM_ST_REF_L1,PM_LD_REF_L1
PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BRU_FIN
PRESET,PAPI_BR_MSP,NOT_DERIVED,PM_BR_MPRED
PRESET,PAPI_BR_PRC,NOT_DERIVED,PM_BR_PRED
PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE
#
CPU,POWER7
CPU,power7
#
PRESET,PAPI_L1_DCM,DERIVED_ADD,PM_LD_MISS_L1,PM_ST_MISS_L1
PRESET,PAPI_L1_LDM,NOT_DERIVED,PM_LD_MISS_L1
PRESET,PAPI_L1_STM,NOT_DERIVED,PM_ST_MISS_L1
PRESET,PAPI_L1_DCW,DERIVED_POSTFIX,N0|N1|-|,PM_ST_FIN,PM_ST_MISS_L1
PRESET,PAPI_L1_DCA,DERIVED_POSTFIX,N0|N1|-|N2|+|,PM_ST_FIN,PM_ST_MISS_L1,PM_LD_REF_L1
PRESET,PAPI_L1_DCR,DERIVED_ADD,PM_LD_REF_L1_LSU0,PM_LD_REF_L1_LSU1
PRESET,PAPI_L2_DCM,NOT_DERIVED,PM_DATA_FROM_L2MISS
PRESET,PAPI_L2_LDM,NOT_DERIVED,PM_L2_LD_MISS
PRESET,PAPI_L2_STM,NOT_DERIVED,PM_L2_ST_MISS
PRESET,PAPI_L3_DCR,NOT_DERIVED,PM_DATA_FROM_L2MISS
PRESET,PAPI_L3_DCM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM
PRESET,PAPI_L3_LDM,DERIVED_ADD,PM_DATA_FROM_LMEM,PM_DATA_FROM_RMEM
PRESET,PAPI_L1_ICH,NOT_DERIVED,PM_INST_FROM_L1
PRESET,PAPI_L1_ICM,NOT_DERIVED,PM_L1_ICACHE_MISS
PRESET,PAPI_L2_ICM,NOT_DERIVED,PM_L2_INST_MISS
PRESET,PAPI_L2_ICH,NOT_DERIVED,PM_INST_FROM_L2
PRESET,PAPI_L3_ICA,NOT_DERIVED,PM_INST_FROM_L2MISS
PRESET,PAPI_L3_ICH,NOT_DERIVED,PM_INST_FROM_L3
PRESET,PAPI_L3_ICM,NOT_DERIVED,PM_INST_FROM_L3MISS
PRESET,PAPI_FMA_INS,NOT_DERIVED,PM_VSU_FMA
PRESET,PAPI_TOT_IIS,NOT_DERIVED,PM_INST_DISP
PRESET,PAPI_TOT_INS,NOT_DERIVED,PM_INST_CMPL
PRESET,PAPI_INT_INS,DERIVED_ADD,PM_FXU0_FIN,PM_FXU1_FIN
#
# We'd like to do a 1FLOP + 2*2FLOP + 4*4FLOP + 8*8FLOP + 16*16FLOP, but
# we run out of counters (we have 4, but need 5).  So for now, just assume
# that the vast majority of users won't be using the single precision
# vector FDIV and FSQRT instructions that would tick PM_VSU0_16FLOP.
#
#PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|N1|2|*|+|N2|4|*|+|N3|8|*|+|N4|16|*|+|,PM_VSU_1FLOP,PM_VSU_2FLOP,PM_VSU_4FLOP,PM_VSU_8FLOP,PM_VSU0_16FLOP
#
PRESET,PAPI_FP_OPS,DERIVED_POSTFIX,N0|N1|2|*|+|N2|4|*|+|N3|8|*|+|,PM_VSU_1FLOP,PM_VSU_2FLOP,PM_VSU_4FLOP,PM_VSU_8FLOP
PRESET,PAPI_FP_INS,NOT_DERIVED,PM_VSU_FIN
PRESET,PAPI_TOT_CYC,NOT_DERIVED,PM_RUN_CYC
PRESET,PAPI_HW_INT,NOT_DERIVED,PM_EXT_INT
PRESET,PAPI_STL_ICY,DERIVED_POSTFIX,N0|N1|-|,PM_RUN_CYC,PM_1PLUS_PPC_DISP
PRESET,PAPI_SR_INS,NOT_DERIVED,PM_ST_FIN
PRESET,PAPI_LD_INS,DERIVED_ADD,PM_LD_REF_L1,PM_LD_MISS_L1
PRESET,PAPI_LST_INS,DERIVED_ADD,PM_LD_REF_L1,PM_LD_MISS_L1,PM_ST_FIN
PRESET,PAPI_BR_INS,NOT_DERIVED,PM_BRU_FIN
PRESET,PAPI_BR_MSP,NOT_DERIVED,PM_BR_MPRED
PRESET,PAPI_BR_PRC,NOT_DERIVED,PM_BR_PRED
PRESET,PAPI_FXU_IDL,NOT_DERIVED,PM_FXU_IDLE
#
CPU,ultra12
#
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CYCLE_CNT
PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTR_CNT
PRESET,PAPI_L1_ICM,NOT_DERIVED,DISPATCH0_IC_MISS
PRESET,PAPI_L1_ICA,NOT_DERIVED,IC_REF
PRESET,PAPI_L1_DCR,NOT_DERIVED,DC_RD
PRESET,PAPI_L1_DCW,NOT_DERIVED,DC_WR
PRESET,PAPI_MEM_RCY,NOT_DERIVED,LOAD_USE
PRESET,PAPI_L2_TCA,NOT_DERIVED,EC_REF
PRESET,PAPI_BR_MSP,NOT_DERIVED,DISPATCH0_MISPRED
PRESET,PAPI_L1_ICH,NOT_DERIVED,IC_HIT
PRESET,PAPI_L2_TCH,NOT_DERIVED,EC_HIT
PRESET,PAPI_L2_TCM,DERIVED_SUB,EC_REF,EC_HIT
#
CPU,ultra3
CPU,ultra3i
CPU,ultra3+
#
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CYCLE_CNT
PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTR_CNT
PRESET,PAPI_L1_ICM,NOT_DERIVED,DISPATCH0_IC_MISS
PRESET,PAPI_L1_ICA,NOT_DERIVED,IC_REF
PRESET,PAPI_L1_DCR,NOT_DERIVED,DC_RD
PRESET,PAPI_L1_DCW,NOT_DERIVED,DC_WR
PRESET,PAPI_L2_TCA,NOT_DERIVED,EC_REF
PRESET,PAPI_BR_TKN,NOT_DERIVED,IU_STAT_BR_COUNT_TAKEN
PRESET,PAPI_BR_NTK,NOT_DERIVED,IU_STAT_BR_COUNT_UNTAKEN
PRESET,PAPI_BR_MSP,DERIVED_ADD,IU_STAT_BR_MISS_TAKEN,IU_STAT_BR_MISS_UNTAKEN
PRESET,PAPI_BR_INS,DERIVED_ADD,IU_STAT_BR_COUNT_TAKEN,IU_STAT_BR_COUNT_UNTAKEN
PRESET,PAPI_L2_TCM,NOT_DERIVED,EC_MISSES
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS
PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISS
#
CPU,ultra4+
#
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CYCLE_CNT
PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTR_CNT
PRESET,PAPI_L1_ICM,NOT_DERIVED,DISPATCH0_IC_MISS
PRESET,PAPI_L1_ICA,NOT_DERIVED,IC_REF
PRESET,PAPI_L1_DCR,NOT_DERIVED,DC_RD
PRESET,PAPI_L1_DCW,NOT_DERIVED,DC_WR
PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_REF
PRESET,PAPI_BR_TKN,NOT_DERIVED,IU_STAT_BR_COUNT_TAKEN
PRESET,PAPI_BR_NTK,NOT_DERIVED,IU_STAT_BR_COUNT_UNTAKEN
PRESET,PAPI_BR_MSP,DERIVED_ADD,IU_STAT_BR_MISS_TAKEN,IU_STAT_BR_MISS_UNTAKEN
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS
PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISS
PRESET,PAPI_L3_TCM,NOT_DERIVED,L3_MISS
#
CPU,niagara
#
PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTR_CNT
PRESET,PAPI_FP_INS,NOT_DERIVED,FP_INSTR_CNT
PRESET,PAPI_L1_ICM,NOT_DERIVED,IC_MISS
PRESET,PAPI_L1_DCM,NOT_DERIVED,DC_MISS
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS
PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_MISS
#
CPU,niagara2
#
CPU,Cell
#
PRESET,PAPI_TOT_INS,DERIVED_POSTFIX,N0|N1|+|2|*|,PPC_INST_COMMIT_TH0,PPC_INST_COMMIT_TH1
#PRESET,PAPI_L1_DCM,DERIVED_ADD,L1_DCACHE_MISS_TH0,L1_DCACHE_MISS_TH1 where's TH1??
PRESET,PAPI_L1_DCM,NOT_DERIVED,L1_DCACHE_MISS_TH0
PRESET,PAPI_L2_TCH,NOT_DERIVED,L2_CACHE_HIT
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_CACHE_MISS
PRESET,PAPI_L2_LDM,NOT_DERIVED,L2_LD_MISS
PRESET,PAPI_L2_STM,NOT_DERIVED,L2_ST_MISS
PRESET,PAPI_BR_MSP,DERIVED_ADD,BRANCH_FLUSH_TH0,BRANCH_FLUSH_TH1
PRESET,PAPI_BR_INS,DERIVED_ADD,BRANCH_COMMIT_TH0,BRANCH_COMMIT_TH1
#

CPU,arm_ac8
PRESET,PAPI_TOT_INS,NOT_DERIVED,INSTR_EXECUTED
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_CYCLES
PRESET,PAPI_BR_INS,NOT_DERIVED,PC_WRITE
PRESET,PAPI_BR_MSP,NOT_DERIVED,PC_BRANCH_MIS_PRED
PRESET,PAPI_LD_INS,NOT_DERIVED,DREAD
PRESET,PAPI_SR_INS,NOT_DERIVED,DWRITE
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS
PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_REFILL
PRESET,PAPI_L1_DCA,NOT_DERIVED,DCACHE_ACCESS
PRESET,PAPI_L1_DCM,NOT_DERIVED,DCACHE_REFILL
PRESET,PAPI_L1_ICA,NOT_DERIVED,L1_INST
PRESET,PAPI_L1_ICM,NOT_DERIVED,IFETCH_MISS
PRESET,PAPI_L2_TCA,NOT_DERIVED,L2_ACCESS
PRESET,PAPI_L2_TCM,NOT_DERIVED,L2_CACHE_MISS
PRESET,PAPI_BR_TKN,NOT_DERIVED,PC_BRANCH_EXECUTED
PRESET,PAPI_STL_ICY,NOT_DERIVED,CYCLES_INST_STALL

CPU,arm_ac9
PRESET,PAPI_TOT_INS,NOT_DERIVED,INST_OUT_OF_RENAME_STAGE
PRESET,PAPI_TOT_IIS,NOT_DERIVED,MAIN_UNIT_EXECUTED_INST
PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_CYCLES
PRESET,PAPI_HW_INT,NOT_DERIVED,EXT_INTERRUPTS
PRESET,PAPI_FP_INS,NOT_DERIVED,FP_EXECUTED_INST
PRESET,PAPI_VEC_INS,NOT_DERIVED,NEON_EXECUTED_INST
PRESET,PAPI_BR_INS,NOT_DERIVED,PC_WRITE
PRESET,PAPI_BR_MSP,NOT_DERIVED,PC_BRANCH_MIS_PRED
PRESET,PAPI_LD_INS,NOT_DERIVED,DREAD
PRESET,PAPI_SR_INS,NOT_DERIVED,DWRITE
PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISS
PRESET,PAPI_TLB_DM,NOT_DERIVED,DTLB_REFILL
PRESET,PAPI_L1_DCA,NOT_DERIVED,DCACHE_ACCESS
PRESET,PAPI_L1_DCM,NOT_DERIVED,DCACHE_REFILL
PRESET,PAPI_L1_ICM,NOT_DERIVED,IFETCH_MISS
