
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/perlbench_135B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2501133 heartbeat IPC: 3.99819 cumulative IPC: 3.99819 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2501134 (Simulation time: 0 hr 0 min 30 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 16329531 heartbeat IPC: 0.72315 cumulative IPC: 0.72315 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 29145389 heartbeat IPC: 0.780283 cumulative IPC: 0.750631 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 40604867 heartbeat IPC: 0.87264 cumulative IPC: 0.787324 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 53232400 heartbeat IPC: 0.79192 cumulative IPC: 0.788468 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 64802281 heartbeat IPC: 0.864313 cumulative IPC: 0.802553 (Simulation time: 0 hr 3 min 41 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 77774855 heartbeat IPC: 0.770857 cumulative IPC: 0.797091 (Simulation time: 0 hr 4 min 21 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 88791805 heartbeat IPC: 0.907692 cumulative IPC: 0.811212 (Simulation time: 0 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 99709998 heartbeat IPC: 0.915903 cumulative IPC: 0.82297 (Simulation time: 0 hr 5 min 30 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 113214418 heartbeat IPC: 0.740498 cumulative IPC: 0.812911 (Simulation time: 0 hr 6 min 10 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 126522868 heartbeat IPC: 0.751402 cumulative IPC: 0.80631 (Simulation time: 0 hr 6 min 50 sec) 
Finished CPU 0 instructions: 100000000 cycles: 124021736 cumulative IPC: 0.80631 (Simulation time: 0 hr 6 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.80631 instructions: 100000000 cycles: 124021736
cpu0_DTLB TOTAL     ACCESS:   24833862  HIT:   24177115  MISS:     656747
cpu0_DTLB LOAD      ACCESS:   16163248  HIT:   15591807  MISS:     571441
cpu0_DTLB RFO       ACCESS:    8670614  HIT:    8585308  MISS:      85306
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.3086 cycles
cpu0_ITLB TOTAL     ACCESS:    8520337  HIT:    8442173  MISS:      78164
cpu0_ITLB LOAD      ACCESS:    8520337  HIT:    8442173  MISS:      78164
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11647 cycles
cpu0_L1I TOTAL     ACCESS:    9976928  HIT:    9296612  MISS:     680316
cpu0_L1I LOAD      ACCESS:    9976928  HIT:    9296612  MISS:     680316
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.2557 cycles
cpu0_STLB TOTAL     ACCESS:     734911  HIT:     726458  MISS:       8453
cpu0_STLB LOAD      ACCESS:     649605  HIT:     642240  MISS:       7365
cpu0_STLB RFO       ACCESS:      85306  HIT:      84218  MISS:       1088
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 24.5676 cycles
cpu0_L1D TOTAL     ACCESS:   32037599  HIT:   31084807  MISS:     952792
cpu0_L1D LOAD      ACCESS:   16946829  HIT:   16082379  MISS:     864450
cpu0_L1D RFO       ACCESS:   15082354  HIT:   14995574  MISS:      86780
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       8416  HIT:       6854  MISS:       1562
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.9378 cycles
cpu0_L2C TOTAL     ACCESS:    1889420  HIT:    1714340  MISS:     175080
cpu0_L2C LOAD      ACCESS:    1544751  HIT:    1392626  MISS:     152125
cpu0_L2C RFO       ACCESS:      86773  HIT:      64518  MISS:      22255
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     256334  HIT:     255864  MISS:        470
cpu0_L2C TRANSLATION ACCESS:       1562  HIT:       1332  MISS:        230
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 42.4822 cycles
LLC TOTAL     ACCESS:     226407  HIT:     199568  MISS:      26839
LLC LOAD      ACCESS:     152125  HIT:     132017  MISS:      20108
LLC RFO       ACCESS:      22255  HIT:      16802  MISS:       5453
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      51797  HIT:      50532  MISS:       1265
LLC TRANSLATION ACCESS:        230  HIT:        217  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 140.502 cycles
Insertion Distribution: 
	LOAD 6296 0 0 0 0 0 33706 794 
	RFO 446 0 0 0 0 0 6383 602 
	PREF 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 1269 
	 2 0 0 0 0 0 35 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4976  ROW_BUFFER_MISS:      20598
 DBUS AVG_CONGESTED_CYCLE:    3.83049
 WQ ROW_BUFFER_HIT:       1249  ROW_BUFFER_MISS:       4282  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.5426% MPKI: 12.0745 Average ROB Occupancy at Mispredict: 40.9016
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00217
BRANCH_INDIRECT: 0.80239
BRANCH_CONDITIONAL: 9.8183
BRANCH_DIRECT_CALL: 0.00216
BRANCH_INDIRECT_CALL: 1.42497
BRANCH_RETURN: 0.02455

