From 407be523f6f8b9fcfea3ec2bc4e0e2b15159ff6d Mon Sep 17 00:00:00 2001
From: Alex Dorchak <halfdome@fluke.com>
Date: Mon, 24 Oct 2016 14:34:47 -0700
Subject: [PATCH 12/12] Add Device Tree Overlay for Richmod_005

---
 arch/arm/boot/dts/Richmond_005_overlay.dts | 155 +++++++++++++++++++++++++++++
 1 file changed, 155 insertions(+)
 create mode 100644 arch/arm/boot/dts/Richmond_005_overlay.dts

diff --git a/arch/arm/boot/dts/Richmond_005_overlay.dts b/arch/arm/boot/dts/Richmond_005_overlay.dts
new file mode 100644
index 0000000..d34fead
--- /dev/null
+++ b/arch/arm/boot/dts/Richmond_005_overlay.dts
@@ -0,0 +1,155 @@
+ /* This program is free software; you can redistribute it and/or modify
+ * it under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License along with
+ * this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+ /dts-v1/ /plugin/;
+/ {
+
+	fragment@0 {
+		target-path = "/soc/base-fpga-region";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges = <0 0xff200000 0x00200000>;
+			fpga-bridges = <&fpga_bridge0>;
+	
+			external-fpga-config;			
+			
+			jtag_uart: serial@0x00020000 {
+				compatible = "altr,juart-14.0", "altr,juart-1.0";
+				reg = < 0x00020000 0x00000008 >;
+				interrupt-parent = < &intc >;
+				interrupts = < 0 42 4 >;
+				clocks = < &clk_0 >;
+			}; //end serial@0x100020000 (jtag_uart)
+
+			Richmond_FPGA_IO_alt_vip_vfr_0: vip@0x100044000 {
+				compatible = "ALTR,vip-frame-reader-14.0", "ALTR,vip-frame-reader-9.1";
+				reg = < 0x00044000 0x00000080 >;
+				interrupt-parent = < &intc >;
+				interrupts = < 0 43 4 >;
+				clocks = < &Richmond_FPGA_IO_HPS_CLK &Richmond_FPGA_IO_HPS_CLK >;
+				clock-names = "clock_reset", "clock_master";
+				max-width = < 640 >;	/* MAX_IMAGE_WIDTH type NUMBER */
+				max-height = < 480 >;	/* MAX_IMAGE_HEIGHT type NUMBER */
+				bits-per-color = < 8 >;	/* BITS_PER_PIXEL_PER_COLOR_PLANE type NUMBER */
+				colors-per-beat = < 4 >;	/* NUMBER_OF_CHANNELS_IN_PARALLEL type NUMBER */
+				beats-per-pixel = < 1 >;	/* NUMBER_OF_CHANNELS_IN_SEQUENCE type NUMBER */
+				mem-word-width = < 128 >;	/* MEM_PORT_WIDTH type NUMBER */
+			}; //end vip@0x100044000 (Richmond_FPGA_IO_alt_vip_vfr_0)
+
+			Richmond_FPGA_IO_sysid: sysid@0x100049540 {
+				compatible = "altr,sysid-14.0", "altr,sysid-1.0";
+				reg = < 0x00049540 0x00000008 >;
+				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
+				id = < 1936891906 >;	/* embeddedsw.dts.params.id type NUMBER */
+				timestamp = < 1432857971 >;	/* embeddedsw.dts.params.timestamp type NUMBER */
+			}; //end sysid@0x100049540 (Richmond_FPGA_IO_sysid)
+
+			Richmond_FPGA_IO_fgpib_0: fgpib@0x100049800 {
+				compatible = "flk,fgpib-4.0";
+				reg = < 0x00049800 0x00000020 
+					0x00000001 0x00049840 0x00000004 
+					0x00000001 0x00049880 0x00000004 >;
+				reg-names = "s0", "s1", "s2";
+				interrupt-parent = < &intc >;
+				interrupts = < 0 57 4 >;
+				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
+			}; //end fgpib@0x100049800 (Richmond_FPGA_IO_fgpib_0)
+
+			Richmond_FPGA_IO_Port_A: gpio@0x100049A00 {
+				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
+				reg = < 0x00049A00 0x00000020 >;
+				interrupt-parent = < &intc >;
+				interrupts = < 0 59 1 >;
+				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
+				flk,gpio-bank-width = < 7 >;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
+				flk,interrupt_type = < 1 >;	/* embeddedsw.dts.params.altr,interrupt_type type NUMBER */
+				edge_type = < 0 >;	/* embeddedsw.dts.params.edge_type type NUMBER */
+				level_trigger = < 0 >;	/* embeddedsw.dts.params.level_trigger type NUMBER */
+				resetvalue = < 66 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
+				#gpio-cells = < 2 >;
+				gpio-controller;
+			}; //end gpio@0x100049A00 (Richmond_FPGA_IO_Port_A)
+
+			Richmond_FPGA_IO_led_pio: gpio@0x100049180 {
+				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
+				reg = < 0x00049180 0x00000020 >;
+				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
+				flk,gpio-bank-width = < 1 >;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
+				resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
+				#gpio-cells = < 2 >;
+				gpio-controller;
+			}; //end gpio@0x100049180 (Richmond_FPGA_IO_led_pio)
+
+			Richmond_FPGA_IO_gpib_disable: gpio@0x10004A440 {
+				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
+				reg = < 0x0004A440 0x00000020 >;
+				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
+				flk,gpio-bank-width = < 1 >;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
+				resetvalue = < 1 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
+				#gpio-cells = < 2 >;
+				gpio-controller;
+			}; //end gpio@0x10004A440 (Richmond_FPGA_IO_gpib_disable)
+
+			Richmond_FPGA_IO_spi_0: spi@0x100049200 {
+				compatible = "altr,spi-14.0", "altr,spi-1.0";
+				reg = < 0x00049200 0x00000020 >;
+				interrupt-parent = < &intc >;
+				interrupts = < 0 64 4 >;
+				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
+			}; //end spi@0x100049200 (Richmond_FPGA_IO_spi_0)
+
+			Richmond_FPGA_IO_sol_drv: gpio@0x10004A540 {
+				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
+				reg = < 0x0004A540 0x00000010 >;
+				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
+				flk,gpio-bank-width = < 5 >;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
+				resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
+				#gpio-cells = < 2 >;
+				gpio-controller;
+			}; //end gpio@0x10004A540 (Richmond_FPGA_IO_sol_drv)
+
+			Richmond_FPGA_IO_pr_switch_input: gpio@0x10004A580 {
+				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
+				reg = < 0x0004A580 0x00000010 >;
+				interrupt-parent = < &intc >;
+				interrupts = < 0 65 4 >;
+				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
+				flk,gpio-bank-width = < 1 >;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
+				flk,interrupt_type = < 4 >;	/* embeddedsw.dts.params.altr,interrupt_type type NUMBER */
+				level_trigger = < 1 >;	/* embeddedsw.dts.params.level_trigger type NUMBER */
+				resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
+				#gpio-cells = < 2 >;
+				gpio-controller;
+			}; //end gpio@0x10004A580 (Richmond_FPGA_IO_pr_switch_input)
+
+			Richmond_FPGA_IO_debug_io: gpio@0x10004A5C0 {
+				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
+				reg = < 0x0004A5C0 0x00000020 >;
+				interrupt-parent = < &intc >;
+				interrupts = < 0 66 4 >;
+				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
+				flk,gpio-bank-width = < 8 >;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
+				flk,interrupt_type = < 4 >;	/* embeddedsw.dts.params.altr,interrupt_type type NUMBER */
+				level_trigger = < 1 >;	/* embeddedsw.dts.params.level_trigger type NUMBER */
+				resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
+				#gpio-cells = < 2 >;
+				gpio-controller;
+			}; //end gpio@0x10004A5C0 (Richmond_FPGA_IO_debug_io)
+		};
+
+	};
+};
-- 
1.8.4.5

