Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 80513771a00d4a14be5547f0dbae2794 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot textbench_behav xil_defaultlib.textbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'i_clk_mode' [C:/Users/Shinelon/Desktop/UART_Demo_1/UART_Demo/UART_Demo.srcs/sources_1/new/Driver_UART.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Driver_PWM
Compiling module xil_defaultlib.Driver_PWM_0
Compiling module xil_defaultlib.clk_division
Compiling module xil_defaultlib.UART_Rx
Compiling module xil_defaultlib.UART_Tx
Compiling module xil_defaultlib.Driver_UART
Compiling module xil_defaultlib.UART_Package
Compiling module xil_defaultlib.UART_Ctrl
Compiling module xil_defaultlib.UART_Demo
Compiling module xil_defaultlib.textbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot textbench_behav
