Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/test_isim_beh.exe -prj D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/Mux4_1.vhd" into library work
Parsing VHDL file "D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/FullAdder.vhd" into library work
Parsing VHDL file "D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/OneStageLogicCircuit.vhd" into library work
WARNING:HDLCompiler:946 - "D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/OneStageLogicCircuit.vhd" Line 19: Actual for formal port x is neither a static name nor a globally static expression
Parsing VHDL file "D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/OneStageArithmeticCircuit.vhd" into library work
WARNING:HDLCompiler:946 - "D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/OneStageArithmeticCircuit.vhd" Line 28: Actual for formal port y is neither a static name nor a globally static expression
Parsing VHDL file "D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/FourBitLogicCircuit.vhd" into library work
Parsing VHDL file "D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/FourBitArithmeticCircuit.vhd" into library work
Parsing VHDL file "D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/FourBitALU.vhd" into library work
Parsing VHDL file "D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/ALUTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Mux4_1 [mux4_1_default]
Compiling architecture behavioral of entity OneStageLogicCircuit [onestagelogiccircuit_default]
Compiling architecture behavioral of entity FourBitLogicCircuit [fourbitlogiccircuit_default]
Compiling architecture behavioral of entity FullAdder [fulladder_default]
Compiling architecture behavioral of entity OneStageArithmeticCircuit [onestagearithmeticcircuit_defaul...]
Compiling architecture behavioral of entity FourBitArithmeticCircuit [fourbitarithmeticcircuit_default]
Compiling architecture behavioral of entity FourBitALU [fourbitalu_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable D:/CD 2024/Computer Architecture/xilinx projects/FourBitALU/test_isim_beh.exe
Fuse Memory Usage: 36532 KB
Fuse CPU Usage: 421 ms
