
#include "cap_pxc_csr.h"
#include "LogMsg.h"        
using namespace std;
        
cap_pxc_csr_int_c_ecc_int_enable_clear_t::cap_pxc_csr_int_c_ecc_int_enable_clear_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_int_c_ecc_int_enable_clear_t::~cap_pxc_csr_int_c_ecc_int_enable_clear_t() { }

cap_pxc_csr_int_c_ecc_int_test_set_t::cap_pxc_csr_int_c_ecc_int_test_set_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_int_c_ecc_int_test_set_t::~cap_pxc_csr_int_c_ecc_int_test_set_t() { }

cap_pxc_csr_int_c_ecc_t::cap_pxc_csr_int_c_ecc_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_int_c_ecc_t::~cap_pxc_csr_int_c_ecc_t() { }

cap_pxc_csr_int_c_mac_int_enable_clear_t::cap_pxc_csr_int_c_mac_int_enable_clear_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_int_c_mac_int_enable_clear_t::~cap_pxc_csr_int_c_mac_int_enable_clear_t() { }

cap_pxc_csr_int_c_mac_intreg_t::cap_pxc_csr_int_c_mac_intreg_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_int_c_mac_intreg_t::~cap_pxc_csr_int_c_mac_intreg_t() { }

cap_pxc_csr_int_c_mac_t::cap_pxc_csr_int_c_mac_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_int_c_mac_t::~cap_pxc_csr_int_c_mac_t() { }

cap_pxc_csr_intreg_status_t::cap_pxc_csr_intreg_status_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_intreg_status_t::~cap_pxc_csr_intreg_status_t() { }

cap_pxc_csr_int_groups_int_enable_rw_reg_t::cap_pxc_csr_int_groups_int_enable_rw_reg_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_int_groups_int_enable_rw_reg_t::~cap_pxc_csr_int_groups_int_enable_rw_reg_t() { }

cap_pxc_csr_intgrp_status_t::cap_pxc_csr_intgrp_status_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_intgrp_status_t::~cap_pxc_csr_intgrp_status_t() { }

cap_pxc_csr_dhs_c_mac_apb_entry_t::cap_pxc_csr_dhs_c_mac_apb_entry_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_dhs_c_mac_apb_entry_t::~cap_pxc_csr_dhs_c_mac_apb_entry_t() { }

cap_pxc_csr_dhs_c_mac_apb_t::cap_pxc_csr_dhs_c_mac_apb_t(string name, cap_csr_base * parent): 
    cap_memory_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_dhs_c_mac_apb_t::~cap_pxc_csr_dhs_c_mac_apb_t() { }

cap_pxc_csr_cfg_c_spare_t::cap_pxc_csr_cfg_c_spare_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_spare_t::~cap_pxc_csr_cfg_c_spare_t() { }

cap_pxc_csr_csr_intr_t::cap_pxc_csr_csr_intr_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_csr_intr_t::~cap_pxc_csr_csr_intr_t() { }

cap_pxc_csr_sta_c_port_phystatus_t::cap_pxc_csr_sta_c_port_phystatus_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_port_phystatus_t::~cap_pxc_csr_sta_c_port_phystatus_t() { }

cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::~cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t() { }

cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::~cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t() { }

cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::~cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t() { }

cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::cap_pxc_csr_sat_c_port_cnt_rx_nullify_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::~cap_pxc_csr_sat_c_port_cnt_rx_nullify_t() { }

cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::~cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t() { }

cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::~cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t() { }

cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::~cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t() { }

cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::~cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t() { }

cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::~cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t() { }

cap_pxc_csr_sat_c_port_cnt_tx_drop_t::cap_pxc_csr_sat_c_port_cnt_tx_drop_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sat_c_port_cnt_tx_drop_t::~cap_pxc_csr_sat_c_port_cnt_tx_drop_t() { }

cap_pxc_csr_sta_c_ecc_rxbuf_3_t::cap_pxc_csr_sta_c_ecc_rxbuf_3_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_ecc_rxbuf_3_t::~cap_pxc_csr_sta_c_ecc_rxbuf_3_t() { }

cap_pxc_csr_sta_c_ecc_rxbuf_2_t::cap_pxc_csr_sta_c_ecc_rxbuf_2_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_ecc_rxbuf_2_t::~cap_pxc_csr_sta_c_ecc_rxbuf_2_t() { }

cap_pxc_csr_sta_c_ecc_rxbuf_1_t::cap_pxc_csr_sta_c_ecc_rxbuf_1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_ecc_rxbuf_1_t::~cap_pxc_csr_sta_c_ecc_rxbuf_1_t() { }

cap_pxc_csr_sta_c_ecc_rxbuf_0_t::cap_pxc_csr_sta_c_ecc_rxbuf_0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_ecc_rxbuf_0_t::~cap_pxc_csr_sta_c_ecc_rxbuf_0_t() { }

cap_pxc_csr_sta_c_tx_fc_credits_t::cap_pxc_csr_sta_c_tx_fc_credits_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_tx_fc_credits_t::~cap_pxc_csr_sta_c_tx_fc_credits_t() { }

cap_pxc_csr_cfg_c_mac_ssvid_cap_t::cap_pxc_csr_cfg_c_mac_ssvid_cap_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_ssvid_cap_t::~cap_pxc_csr_cfg_c_mac_ssvid_cap_t() { }

cap_pxc_csr_cfg_c_mac_test_in_t::cap_pxc_csr_cfg_c_mac_test_in_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_test_in_t::~cap_pxc_csr_cfg_c_mac_test_in_t() { }

cap_pxc_csr_sta_c_brsw_t::cap_pxc_csr_sta_c_brsw_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_brsw_t::~cap_pxc_csr_sta_c_brsw_t() { }

cap_pxc_csr_cfg_c_brsw_t::cap_pxc_csr_cfg_c_brsw_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_brsw_t::~cap_pxc_csr_cfg_c_brsw_t() { }

cap_pxc_csr_cfg_c_ecc_disable_t::cap_pxc_csr_cfg_c_ecc_disable_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_ecc_disable_t::~cap_pxc_csr_cfg_c_ecc_disable_t() { }

cap_pxc_csr_cfg_c_tl_report_t::cap_pxc_csr_cfg_c_tl_report_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_tl_report_t::~cap_pxc_csr_cfg_c_tl_report_t() { }

cap_pxc_csr_cfg_c_autonomous_linkwidth_t::cap_pxc_csr_cfg_c_autonomous_linkwidth_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_autonomous_linkwidth_t::~cap_pxc_csr_cfg_c_autonomous_linkwidth_t() { }

cap_pxc_csr_cfg_c_ltr_latency_t::cap_pxc_csr_cfg_c_ltr_latency_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_ltr_latency_t::~cap_pxc_csr_cfg_c_ltr_latency_t() { }

cap_pxc_csr_cfg_c_portgate_close_t::cap_pxc_csr_cfg_c_portgate_close_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_portgate_close_t::~cap_pxc_csr_cfg_c_portgate_close_t() { }

cap_pxc_csr_cfg_c_portgate_open_t::cap_pxc_csr_cfg_c_portgate_open_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_portgate_open_t::~cap_pxc_csr_cfg_c_portgate_open_t() { }

cap_pxc_csr_sta_c_port_rst_t::cap_pxc_csr_sta_c_port_rst_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_port_rst_t::~cap_pxc_csr_sta_c_port_rst_t() { }

cap_pxc_csr_sta_c_port_mac_t::cap_pxc_csr_sta_c_port_mac_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_sta_c_port_mac_t::~cap_pxc_csr_sta_c_port_mac_t() { }

cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::cap_pxc_csr_cnt_c_port_rx_cfg0_req_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::~cap_pxc_csr_cnt_c_port_rx_cfg0_req_t() { }

cap_pxc_csr_cnt_c_tl_tx_cpl_t::cap_pxc_csr_cnt_c_tl_tx_cpl_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cnt_c_tl_tx_cpl_t::~cap_pxc_csr_cnt_c_tl_tx_cpl_t() { }

cap_pxc_csr_cnt_c_tl_tx_req_t::cap_pxc_csr_cnt_c_tl_tx_req_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cnt_c_tl_tx_req_t::~cap_pxc_csr_cnt_c_tl_tx_req_t() { }

cap_pxc_csr_cnt_c_tl_rx_cpl_t::cap_pxc_csr_cnt_c_tl_rx_cpl_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cnt_c_tl_rx_cpl_t::~cap_pxc_csr_cnt_c_tl_rx_cpl_t() { }

cap_pxc_csr_cnt_c_tl_rx_req_t::cap_pxc_csr_cnt_c_tl_rx_req_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cnt_c_tl_rx_req_t::~cap_pxc_csr_cnt_c_tl_rx_req_t() { }

cap_pxc_csr_cfg_c_port_mac_t::cap_pxc_csr_cfg_c_port_mac_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_port_mac_t::~cap_pxc_csr_cfg_c_port_mac_t() { }

cap_pxc_csr_cfg_c_mac_k_bar0windows_t::cap_pxc_csr_cfg_c_mac_k_bar0windows_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_bar0windows_t::~cap_pxc_csr_cfg_c_mac_k_bar0windows_t() { }

cap_pxc_csr_cfg_c_mac_k_equpreset16_t::cap_pxc_csr_cfg_c_mac_k_equpreset16_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_equpreset16_t::~cap_pxc_csr_cfg_c_mac_k_equpreset16_t() { }

cap_pxc_csr_cfg_c_mac_k_equpreset_t::cap_pxc_csr_cfg_c_mac_k_equpreset_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_equpreset_t::~cap_pxc_csr_cfg_c_mac_k_equpreset_t() { }

cap_pxc_csr_cfg_c_mac_k_pciconf_t::cap_pxc_csr_cfg_c_mac_k_pciconf_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_pciconf_t::~cap_pxc_csr_cfg_c_mac_k_pciconf_t() { }

cap_pxc_csr_cfg_c_mac_k_pexconf_t::cap_pxc_csr_cfg_c_mac_k_pexconf_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_pexconf_t::~cap_pxc_csr_cfg_c_mac_k_pexconf_t() { }

cap_pxc_csr_cfg_c_mac_k_lmr_t::cap_pxc_csr_cfg_c_mac_k_lmr_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_lmr_t::~cap_pxc_csr_cfg_c_mac_k_lmr_t() { }

cap_pxc_csr_cfg_c_mac_k_rx_cred_t::cap_pxc_csr_cfg_c_mac_k_rx_cred_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_rx_cred_t::~cap_pxc_csr_cfg_c_mac_k_rx_cred_t() { }

cap_pxc_csr_cfg_c_mac_k_gen_t::cap_pxc_csr_cfg_c_mac_k_gen_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_pxc_csr_cfg_c_mac_k_gen_t::~cap_pxc_csr_cfg_c_mac_k_gen_t() { }

cap_pxc_csr_t::cap_pxc_csr_t(string name, cap_csr_base * parent): 
    cap_block_base(name, parent)  { 
        set_byte_size(8192);
        set_attributes(0,get_name(), 0);
        }
cap_pxc_csr_t::~cap_pxc_csr_t() { }

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_int_c_ecc_int_enable_clear_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_0_uncorrectable_enable: 0x" << int_var__rxbuf_0_uncorrectable_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_1_uncorrectable_enable: 0x" << int_var__rxbuf_1_uncorrectable_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_2_uncorrectable_enable: 0x" << int_var__rxbuf_2_uncorrectable_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_3_uncorrectable_enable: 0x" << int_var__rxbuf_3_uncorrectable_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_0_correctable_enable: 0x" << int_var__rxbuf_0_correctable_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_1_correctable_enable: 0x" << int_var__rxbuf_1_correctable_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_2_correctable_enable: 0x" << int_var__rxbuf_2_correctable_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_3_correctable_enable: 0x" << int_var__rxbuf_3_correctable_enable << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_int_c_ecc_int_test_set_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_0_uncorrectable_interrupt: 0x" << int_var__rxbuf_0_uncorrectable_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_1_uncorrectable_interrupt: 0x" << int_var__rxbuf_1_uncorrectable_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_2_uncorrectable_interrupt: 0x" << int_var__rxbuf_2_uncorrectable_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_3_uncorrectable_interrupt: 0x" << int_var__rxbuf_3_uncorrectable_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_0_correctable_interrupt: 0x" << int_var__rxbuf_0_correctable_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_1_correctable_interrupt: 0x" << int_var__rxbuf_1_correctable_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_2_correctable_interrupt: 0x" << int_var__rxbuf_2_correctable_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_3_correctable_interrupt: 0x" << int_var__rxbuf_3_correctable_interrupt << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_int_c_ecc_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    intreg.show();
    int_test_set.show();
    int_enable_set.show();
    int_enable_clear.show();
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_int_c_mac_int_enable_clear_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".link_dn2up_enable: 0x" << int_var__link_dn2up_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".link_up2dn_enable: 0x" << int_var__link_up2dn_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".sec_bus_rst_enable: 0x" << int_var__sec_bus_rst_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rst_up2dn_enable: 0x" << int_var__rst_up2dn_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rst_dn2up_enable: 0x" << int_var__rst_dn2up_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".portgate_open2close_enable: 0x" << int_var__portgate_open2close_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".ltssm_st_changed_enable: 0x" << int_var__ltssm_st_changed_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".sec_busnum_changed_enable: 0x" << int_var__sec_busnum_changed_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_pme_enable: 0x" << int_var__rc_pme_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_aerr_enable: 0x" << int_var__rc_aerr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_serr_enable: 0x" << int_var__rc_serr_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_hpe_enable: 0x" << int_var__rc_hpe_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_eq_req_enable: 0x" << int_var__rc_eq_req_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_dpc_enable: 0x" << int_var__rc_dpc_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_turnoff_enable: 0x" << int_var__pm_turnoff_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".txbfr_overflow_enable: 0x" << int_var__txbfr_overflow_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxtlp_err_enable: 0x" << int_var__rxtlp_err_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tl_flr_req_enable: 0x" << int_var__tl_flr_req_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_legacy_intpin_changed_enable: 0x" << int_var__rc_legacy_intpin_changed_enable << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_int_c_mac_intreg_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".link_dn2up_interrupt: 0x" << int_var__link_dn2up_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".link_up2dn_interrupt: 0x" << int_var__link_up2dn_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".sec_bus_rst_interrupt: 0x" << int_var__sec_bus_rst_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rst_up2dn_interrupt: 0x" << int_var__rst_up2dn_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rst_dn2up_interrupt: 0x" << int_var__rst_dn2up_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".portgate_open2close_interrupt: 0x" << int_var__portgate_open2close_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".ltssm_st_changed_interrupt: 0x" << int_var__ltssm_st_changed_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".sec_busnum_changed_interrupt: 0x" << int_var__sec_busnum_changed_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_pme_interrupt: 0x" << int_var__rc_pme_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_aerr_interrupt: 0x" << int_var__rc_aerr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_serr_interrupt: 0x" << int_var__rc_serr_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_hpe_interrupt: 0x" << int_var__rc_hpe_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_eq_req_interrupt: 0x" << int_var__rc_eq_req_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_dpc_interrupt: 0x" << int_var__rc_dpc_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_turnoff_interrupt: 0x" << int_var__pm_turnoff_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".txbfr_overflow_interrupt: 0x" << int_var__txbfr_overflow_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxtlp_err_interrupt: 0x" << int_var__rxtlp_err_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tl_flr_req_interrupt: 0x" << int_var__tl_flr_req_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_legacy_intpin_changed_interrupt: 0x" << int_var__rc_legacy_intpin_changed_interrupt << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_int_c_mac_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    intreg.show();
    int_test_set.show();
    int_enable_set.show();
    int_enable_clear.show();
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_intreg_status_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".int_c_mac_interrupt: 0x" << int_var__int_c_mac_interrupt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".int_c_ecc_interrupt: 0x" << int_var__int_c_ecc_interrupt << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_int_groups_int_enable_rw_reg_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".int_c_mac_enable: 0x" << int_var__int_c_mac_enable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".int_c_ecc_enable: 0x" << int_var__int_c_ecc_enable << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_intgrp_status_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    intreg.show();
    int_enable_rw_reg.show();
    int_rw_reg.show();
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_dhs_c_mac_apb_entry_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".cfg_data: 0x" << int_var__cfg_data << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_dhs_c_mac_apb_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    #if 1024 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    entry.show(); // large_array
    #else
    for(int ii = 0; ii < 1024; ii++) {
        entry[ii].show();
    }
    #endif
    
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_spare_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".data: 0x" << int_var__data << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_csr_intr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".dowstream: 0x" << int_var__dowstream << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".dowstream_enable: 0x" << int_var__dowstream_enable << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sta_c_port_phystatus_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".per_lane: 0x" << int_var__per_lane << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".event: 0x" << int_var__event << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".event: 0x" << int_var__event << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".event: 0x" << int_var__event << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".event: 0x" << int_var__event << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".event: 0x" << int_var__event << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".event: 0x" << int_var__event << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".event: 0x" << int_var__event << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".event: 0x" << int_var__event << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".event: 0x" << int_var__event << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sat_c_port_cnt_tx_drop_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".nullified: 0x" << int_var__nullified << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".portgate: 0x" << int_var__portgate << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".uncorrectable: 0x" << int_var__uncorrectable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".correctable: 0x" << int_var__correctable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".syndrome: 0x" << int_var__syndrome << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".addr: 0x" << int_var__addr << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".uncorrectable: 0x" << int_var__uncorrectable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".correctable: 0x" << int_var__correctable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".syndrome: 0x" << int_var__syndrome << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".addr: 0x" << int_var__addr << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".uncorrectable: 0x" << int_var__uncorrectable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".correctable: 0x" << int_var__correctable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".syndrome: 0x" << int_var__syndrome << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".addr: 0x" << int_var__addr << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".uncorrectable: 0x" << int_var__uncorrectable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".correctable: 0x" << int_var__correctable << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".syndrome: 0x" << int_var__syndrome << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".addr: 0x" << int_var__addr << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sta_c_tx_fc_credits_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".posted: 0x" << int_var__posted << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".non_posted: 0x" << int_var__non_posted << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_mac_ssvid_cap_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".ssvid: 0x" << int_var__ssvid << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".ssid: 0x" << int_var__ssid << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_mac_test_in_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".dw0: 0x" << int_var__dw0 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sta_c_brsw_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".tl_brsw_out: 0x" << int_var__tl_brsw_out << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_brsw_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".tl_brsw_in: 0x" << int_var__tl_brsw_in << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_ecc_disable_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_cor: 0x" << int_var__rxbuf_cor << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxbuf_det: 0x" << int_var__rxbuf_det << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_tl_report_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".flr_ack: 0x" << int_var__flr_ack << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".cpl_timeout: 0x" << int_var__cpl_timeout << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".cpl_unexp: 0x" << int_var__cpl_unexp << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".cpl_malform: 0x" << int_var__cpl_malform << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".cpl_ca: 0x" << int_var__cpl_ca << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".cpl_ur: 0x" << int_var__cpl_ur << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".dropped_posted: 0x" << int_var__dropped_posted << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".atomic_egress_blocked: 0x" << int_var__atomic_egress_blocked << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tlp_prefix_blocked: 0x" << int_var__tlp_prefix_blocked << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".unc_err: 0x" << int_var__unc_err << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".cor_err: 0x" << int_var__cor_err << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_autonomous_linkwidth_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".pm_bwchange: 0x" << int_var__pm_bwchange << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_ltr_latency_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".data: 0x" << int_var__data << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_portgate_close_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".data: 0x" << int_var__data << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_portgate_open_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".data: 0x" << int_var__data << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sta_c_port_rst_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".mac_ltssm: 0x" << int_var__mac_ltssm << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".mac_dl_up: 0x" << int_var__mac_dl_up << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".sec_bus_rst: 0x" << int_var__sec_bus_rst << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".perstn: 0x" << int_var__perstn << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pl_rstn: 0x" << int_var__pl_rstn << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pl_npor: 0x" << int_var__pl_npor << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".phystatus_or: 0x" << int_var__phystatus_or << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tl_npor: 0x" << int_var__tl_npor << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tl_rstn: 0x" << int_var__tl_rstn << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tl_crstn: 0x" << int_var__tl_crstn << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".app_hperst: 0x" << int_var__app_hperst << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".app_sperst: 0x" << int_var__app_sperst << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".app_xperst: 0x" << int_var__app_xperst << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".app_xrst: 0x" << int_var__app_xrst << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".srst: 0x" << int_var__srst << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".hrst: 0x" << int_var__hrst << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_sta_c_port_mac_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".ltssm: 0x" << int_var__ltssm << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".dl_up: 0x" << int_var__dl_up << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".portgate_open: 0x" << int_var__portgate_open << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lp_state: 0x" << int_var__lp_state << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".trn2ltssm_l0s: 0x" << int_var__trn2ltssm_l0s << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".trn2ltssm_l1: 0x" << int_var__trn2ltssm_l1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".trn2ltssm_l2: 0x" << int_var__trn2ltssm_l2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".dpc_active: 0x" << int_var__dpc_active << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_int_pinstate: 0x" << int_var__rc_int_pinstate << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_turnoffstatus: 0x" << int_var__pm_turnoffstatus << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_clkstatus: 0x" << int_var__pm_clkstatus << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tlp_tx_inhibited: 0x" << int_var__tlp_tx_inhibited << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".dllp_tx_inhibited: 0x" << int_var__dllp_tx_inhibited << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".tlp: 0x" << int_var__tlp << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cnt_c_tl_tx_cpl_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".tlp: 0x" << int_var__tlp << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cnt_c_tl_tx_req_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".tlp: 0x" << int_var__tlp << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cnt_c_tl_rx_cpl_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".tlp: 0x" << int_var__tlp << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cnt_c_tl_rx_req_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".tlp: 0x" << int_var__tlp << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_port_mac_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".reset: 0x" << int_var__reset << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".ltssm_en: 0x" << int_var__ltssm_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".ltssm_en_portgate_qual: 0x" << int_var__ltssm_en_portgate_qual << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".cfg_retry_en: 0x" << int_var__cfg_retry_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tl_clock_freq: 0x" << int_var__tl_clock_freq << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".port_type: 0x" << int_var__port_type << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".flush_marker_en: 0x" << int_var__flush_marker_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tx_stream: 0x" << int_var__tx_stream << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pl_exit_en: 0x" << int_var__pl_exit_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_auxpwr: 0x" << int_var__pm_auxpwr << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_event: 0x" << int_var__pm_event << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_data: 0x" << int_var__pm_data << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_turnoffcontrol: 0x" << int_var__pm_turnoffcontrol << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pm_clkcontrol: 0x" << int_var__pm_clkcontrol << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".inject_lcrc: 0x" << int_var__inject_lcrc << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".inject_ecrc: 0x" << int_var__inject_ecrc << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".auto_retry_en: 0x" << int_var__auto_retry_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".margining_ready: 0x" << int_var__margining_ready << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".margining_sw_ready: 0x" << int_var__margining_sw_ready << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".aer_common_en: 0x" << int_var__aer_common_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rc_legacy_axi_en: 0x" << int_var__rc_legacy_axi_en << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_mac_k_bar0windows_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".bits227_224: 0x" << int_var__bits227_224 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".lane0: 0x" << int_var__lane0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane1: 0x" << int_var__lane1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane2: 0x" << int_var__lane2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane3: 0x" << int_var__lane3 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane4: 0x" << int_var__lane4 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane5: 0x" << int_var__lane5 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane6: 0x" << int_var__lane6 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane7: 0x" << int_var__lane7 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".lane0: 0x" << int_var__lane0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane1: 0x" << int_var__lane1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane2: 0x" << int_var__lane2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane3: 0x" << int_var__lane3 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane4: 0x" << int_var__lane4 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane5: 0x" << int_var__lane5 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane6: 0x" << int_var__lane6 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane7: 0x" << int_var__lane7 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane8: 0x" << int_var__lane8 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane9: 0x" << int_var__lane9 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane10: 0x" << int_var__lane10 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane11: 0x" << int_var__lane11 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane12: 0x" << int_var__lane12 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane13: 0x" << int_var__lane13 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane14: 0x" << int_var__lane14 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane15: 0x" << int_var__lane15 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".word0: 0x" << int_var__word0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word1: 0x" << int_var__word1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word2: 0x" << int_var__word2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word3: 0x" << int_var__word3 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word4: 0x" << int_var__word4 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word5: 0x" << int_var__word5 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word6: 0x" << int_var__word6 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word7: 0x" << int_var__word7 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word8: 0x" << int_var__word8 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".word0: 0x" << int_var__word0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word1: 0x" << int_var__word1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word2: 0x" << int_var__word2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word3: 0x" << int_var__word3 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word4: 0x" << int_var__word4 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word5: 0x" << int_var__word5 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word6: 0x" << int_var__word6 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word7: 0x" << int_var__word7 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word8: 0x" << int_var__word8 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word9: 0x" << int_var__word9 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word10: 0x" << int_var__word10 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word11: 0x" << int_var__word11 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_mac_k_lmr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".word0: 0x" << int_var__word0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word1: 0x" << int_var__word1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word3: 0x" << int_var__word3 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".word0: 0x" << int_var__word0 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word1: 0x" << int_var__word1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".word3: 0x" << int_var__word3 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_cfg_c_mac_k_gen_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    PLOG_MSG(hex << string(get_hier_path()) << ".spec_version: 0x" << int_var__spec_version << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".port_type: 0x" << int_var__port_type << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".sris_mode: 0x" << int_var__sris_mode << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".gen1_supported: 0x" << int_var__gen1_supported << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".gen2_supported: 0x" << int_var__gen2_supported << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".gen3_supported: 0x" << int_var__gen3_supported << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".gen4_supported: 0x" << int_var__gen4_supported << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".reserved1: 0x" << int_var__reserved1 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".bfm_mode: 0x" << int_var__bfm_mode << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".lane_reverse_en: 0x" << int_var__lane_reverse_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".reserved2: 0x" << int_var__reserved2 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rx_cutthru_en: 0x" << int_var__rx_cutthru_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tx_cutthru_en: 0x" << int_var__tx_cutthru_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".eq_ph23_en: 0x" << int_var__eq_ph23_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".disable_lanes: 0x" << int_var__disable_lanes << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxelecidle_cfg: 0x" << int_var__rxelecidle_cfg << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".reserved3: 0x" << int_var__reserved3 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".reverved4: 0x" << int_var__reverved4 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".ecrc_gen_mode: 0x" << int_var__ecrc_gen_mode << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".pf_intr_tx_mode: 0x" << int_var__pf_intr_tx_mode << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".tx_err_mgmt: 0x" << int_var__tx_err_mgmt << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rx_wdog_en: 0x" << int_var__rx_wdog_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".upcfg_en: 0x" << int_var__upcfg_en << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rxvalid_filter: 0x" << int_var__rxvalid_filter << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".vf_intr_tx_mode: 0x" << int_var__vf_intr_tx_mode << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".reserved5: 0x" << int_var__reserved5 << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rx_wdog_thres_low: 0x" << int_var__rx_wdog_thres_low << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".rx_wdog_thres_high: 0x" << int_var__rx_wdog_thres_high << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".limit_tx_bfr_size: 0x" << int_var__limit_tx_bfr_size << dec << endl);
    PLOG_MSG(hex << string(get_hier_path()) << ".reserved4: 0x" << int_var__reserved4 << dec << endl);
}
#endif // CSR_NO_SHOW_IMPL

#ifndef CSR_NO_SHOW_IMPL 
void cap_pxc_csr_t::show() {
    PLOG_MSG(get_hier_path() << "(all) : 0x" << hex << all() << dec << endl);
    if(all() == 0) return;

    cfg_c_mac_k_gen.show();
    cfg_c_mac_k_rx_cred.show();
    cfg_c_mac_k_lmr.show();
    cfg_c_mac_k_pexconf.show();
    cfg_c_mac_k_pciconf.show();
    cfg_c_mac_k_equpreset.show();
    cfg_c_mac_k_equpreset16.show();
    cfg_c_mac_k_bar0windows.show();
    cfg_c_port_mac.show();
    cnt_c_tl_rx_req.show();
    cnt_c_tl_rx_cpl.show();
    cnt_c_tl_tx_req.show();
    cnt_c_tl_tx_cpl.show();
    cnt_c_port_rx_cfg0_req.show();
    sta_c_port_mac.show();
    sta_c_port_rst.show();
    cfg_c_portgate_open.show();
    cfg_c_portgate_close.show();
    cfg_c_ltr_latency.show();
    cfg_c_autonomous_linkwidth.show();
    cfg_c_tl_report.show();
    cfg_c_ecc_disable.show();
    cfg_c_brsw.show();
    sta_c_brsw.show();
    cfg_c_mac_test_in.show();
    cfg_c_mac_ssvid_cap.show();
    sta_c_tx_fc_credits.show();
    sta_c_ecc_rxbuf_0.show();
    sta_c_ecc_rxbuf_1.show();
    sta_c_ecc_rxbuf_2.show();
    sta_c_ecc_rxbuf_3.show();
    sat_c_port_cnt_tx_drop.show();
    sat_c_port_cnt_rc_legacy_int_rx.show();
    sat_c_port_cnt_rx_malform_tlp.show();
    sat_c_port_cnt_rx_framing_err.show();
    sat_c_port_cnt_rx_ecrc_err.show();
    sat_c_port_cnt_rxbuf_ecc_err.show();
    sat_c_port_cnt_rx_nullify.show();
    sat_c_port_cnt_rx_watchdog_nullify.show();
    sat_c_port_cnt_rx_unsupp.show();
    sat_c_port_cnt_txbfr_overflow.show();
    sta_c_port_phystatus.show();
    csr_intr.show();
    cfg_c_spare.show();
    dhs_c_mac_apb.show();
    int_groups.show();
    int_c_mac.show();
    int_c_ecc.show();
}
#endif // CSR_NO_SHOW_IMPL

int cap_pxc_csr_int_c_ecc_int_enable_clear_t::get_width() const {
    return cap_pxc_csr_int_c_ecc_int_enable_clear_t::s_get_width();

}

int cap_pxc_csr_int_c_ecc_int_test_set_t::get_width() const {
    return cap_pxc_csr_int_c_ecc_int_test_set_t::s_get_width();

}

int cap_pxc_csr_int_c_ecc_t::get_width() const {
    return cap_pxc_csr_int_c_ecc_t::s_get_width();

}

int cap_pxc_csr_int_c_mac_int_enable_clear_t::get_width() const {
    return cap_pxc_csr_int_c_mac_int_enable_clear_t::s_get_width();

}

int cap_pxc_csr_int_c_mac_intreg_t::get_width() const {
    return cap_pxc_csr_int_c_mac_intreg_t::s_get_width();

}

int cap_pxc_csr_int_c_mac_t::get_width() const {
    return cap_pxc_csr_int_c_mac_t::s_get_width();

}

int cap_pxc_csr_intreg_status_t::get_width() const {
    return cap_pxc_csr_intreg_status_t::s_get_width();

}

int cap_pxc_csr_int_groups_int_enable_rw_reg_t::get_width() const {
    return cap_pxc_csr_int_groups_int_enable_rw_reg_t::s_get_width();

}

int cap_pxc_csr_intgrp_status_t::get_width() const {
    return cap_pxc_csr_intgrp_status_t::s_get_width();

}

int cap_pxc_csr_dhs_c_mac_apb_entry_t::get_width() const {
    return cap_pxc_csr_dhs_c_mac_apb_entry_t::s_get_width();

}

int cap_pxc_csr_dhs_c_mac_apb_t::get_width() const {
    return cap_pxc_csr_dhs_c_mac_apb_t::s_get_width();

}

int cap_pxc_csr_cfg_c_spare_t::get_width() const {
    return cap_pxc_csr_cfg_c_spare_t::s_get_width();

}

int cap_pxc_csr_csr_intr_t::get_width() const {
    return cap_pxc_csr_csr_intr_t::s_get_width();

}

int cap_pxc_csr_sta_c_port_phystatus_t::get_width() const {
    return cap_pxc_csr_sta_c_port_phystatus_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::s_get_width();

}

int cap_pxc_csr_sat_c_port_cnt_tx_drop_t::get_width() const {
    return cap_pxc_csr_sat_c_port_cnt_tx_drop_t::s_get_width();

}

int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::get_width() const {
    return cap_pxc_csr_sta_c_ecc_rxbuf_3_t::s_get_width();

}

int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::get_width() const {
    return cap_pxc_csr_sta_c_ecc_rxbuf_2_t::s_get_width();

}

int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::get_width() const {
    return cap_pxc_csr_sta_c_ecc_rxbuf_1_t::s_get_width();

}

int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::get_width() const {
    return cap_pxc_csr_sta_c_ecc_rxbuf_0_t::s_get_width();

}

int cap_pxc_csr_sta_c_tx_fc_credits_t::get_width() const {
    return cap_pxc_csr_sta_c_tx_fc_credits_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_ssvid_cap_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_ssvid_cap_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_test_in_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_test_in_t::s_get_width();

}

int cap_pxc_csr_sta_c_brsw_t::get_width() const {
    return cap_pxc_csr_sta_c_brsw_t::s_get_width();

}

int cap_pxc_csr_cfg_c_brsw_t::get_width() const {
    return cap_pxc_csr_cfg_c_brsw_t::s_get_width();

}

int cap_pxc_csr_cfg_c_ecc_disable_t::get_width() const {
    return cap_pxc_csr_cfg_c_ecc_disable_t::s_get_width();

}

int cap_pxc_csr_cfg_c_tl_report_t::get_width() const {
    return cap_pxc_csr_cfg_c_tl_report_t::s_get_width();

}

int cap_pxc_csr_cfg_c_autonomous_linkwidth_t::get_width() const {
    return cap_pxc_csr_cfg_c_autonomous_linkwidth_t::s_get_width();

}

int cap_pxc_csr_cfg_c_ltr_latency_t::get_width() const {
    return cap_pxc_csr_cfg_c_ltr_latency_t::s_get_width();

}

int cap_pxc_csr_cfg_c_portgate_close_t::get_width() const {
    return cap_pxc_csr_cfg_c_portgate_close_t::s_get_width();

}

int cap_pxc_csr_cfg_c_portgate_open_t::get_width() const {
    return cap_pxc_csr_cfg_c_portgate_open_t::s_get_width();

}

int cap_pxc_csr_sta_c_port_rst_t::get_width() const {
    return cap_pxc_csr_sta_c_port_rst_t::s_get_width();

}

int cap_pxc_csr_sta_c_port_mac_t::get_width() const {
    return cap_pxc_csr_sta_c_port_mac_t::s_get_width();

}

int cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::get_width() const {
    return cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::s_get_width();

}

int cap_pxc_csr_cnt_c_tl_tx_cpl_t::get_width() const {
    return cap_pxc_csr_cnt_c_tl_tx_cpl_t::s_get_width();

}

int cap_pxc_csr_cnt_c_tl_tx_req_t::get_width() const {
    return cap_pxc_csr_cnt_c_tl_tx_req_t::s_get_width();

}

int cap_pxc_csr_cnt_c_tl_rx_cpl_t::get_width() const {
    return cap_pxc_csr_cnt_c_tl_rx_cpl_t::s_get_width();

}

int cap_pxc_csr_cnt_c_tl_rx_req_t::get_width() const {
    return cap_pxc_csr_cnt_c_tl_rx_req_t::s_get_width();

}

int cap_pxc_csr_cfg_c_port_mac_t::get_width() const {
    return cap_pxc_csr_cfg_c_port_mac_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_bar0windows_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_bar0windows_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_equpreset16_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_equpreset_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_equpreset_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_pciconf_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_pciconf_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_pexconf_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_pexconf_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_lmr_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_lmr_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_rx_cred_t::s_get_width();

}

int cap_pxc_csr_cfg_c_mac_k_gen_t::get_width() const {
    return cap_pxc_csr_cfg_c_mac_k_gen_t::s_get_width();

}

int cap_pxc_csr_t::get_width() const {
    return cap_pxc_csr_t::s_get_width();

}

int cap_pxc_csr_int_c_ecc_int_enable_clear_t::s_get_width() {
    int _count = 0;

    _count += 1; // rxbuf_0_uncorrectable_enable
    _count += 1; // rxbuf_1_uncorrectable_enable
    _count += 1; // rxbuf_2_uncorrectable_enable
    _count += 1; // rxbuf_3_uncorrectable_enable
    _count += 1; // rxbuf_0_correctable_enable
    _count += 1; // rxbuf_1_correctable_enable
    _count += 1; // rxbuf_2_correctable_enable
    _count += 1; // rxbuf_3_correctable_enable
    return _count;
}

int cap_pxc_csr_int_c_ecc_int_test_set_t::s_get_width() {
    int _count = 0;

    _count += 1; // rxbuf_0_uncorrectable_interrupt
    _count += 1; // rxbuf_1_uncorrectable_interrupt
    _count += 1; // rxbuf_2_uncorrectable_interrupt
    _count += 1; // rxbuf_3_uncorrectable_interrupt
    _count += 1; // rxbuf_0_correctable_interrupt
    _count += 1; // rxbuf_1_correctable_interrupt
    _count += 1; // rxbuf_2_correctable_interrupt
    _count += 1; // rxbuf_3_correctable_interrupt
    return _count;
}

int cap_pxc_csr_int_c_ecc_t::s_get_width() {
    int _count = 0;

    _count += cap_pxc_csr_int_c_ecc_int_test_set_t::s_get_width(); // intreg
    _count += cap_pxc_csr_int_c_ecc_int_test_set_t::s_get_width(); // int_test_set
    _count += cap_pxc_csr_int_c_ecc_int_enable_clear_t::s_get_width(); // int_enable_set
    _count += cap_pxc_csr_int_c_ecc_int_enable_clear_t::s_get_width(); // int_enable_clear
    return _count;
}

int cap_pxc_csr_int_c_mac_int_enable_clear_t::s_get_width() {
    int _count = 0;

    _count += 1; // link_dn2up_enable
    _count += 1; // link_up2dn_enable
    _count += 1; // sec_bus_rst_enable
    _count += 1; // rst_up2dn_enable
    _count += 1; // rst_dn2up_enable
    _count += 1; // portgate_open2close_enable
    _count += 1; // ltssm_st_changed_enable
    _count += 1; // sec_busnum_changed_enable
    _count += 1; // rc_pme_enable
    _count += 1; // rc_aerr_enable
    _count += 1; // rc_serr_enable
    _count += 1; // rc_hpe_enable
    _count += 1; // rc_eq_req_enable
    _count += 1; // rc_dpc_enable
    _count += 1; // pm_turnoff_enable
    _count += 1; // txbfr_overflow_enable
    _count += 1; // rxtlp_err_enable
    _count += 1; // tl_flr_req_enable
    _count += 1; // rc_legacy_intpin_changed_enable
    return _count;
}

int cap_pxc_csr_int_c_mac_intreg_t::s_get_width() {
    int _count = 0;

    _count += 1; // link_dn2up_interrupt
    _count += 1; // link_up2dn_interrupt
    _count += 1; // sec_bus_rst_interrupt
    _count += 1; // rst_up2dn_interrupt
    _count += 1; // rst_dn2up_interrupt
    _count += 1; // portgate_open2close_interrupt
    _count += 1; // ltssm_st_changed_interrupt
    _count += 1; // sec_busnum_changed_interrupt
    _count += 1; // rc_pme_interrupt
    _count += 1; // rc_aerr_interrupt
    _count += 1; // rc_serr_interrupt
    _count += 1; // rc_hpe_interrupt
    _count += 1; // rc_eq_req_interrupt
    _count += 1; // rc_dpc_interrupt
    _count += 1; // pm_turnoff_interrupt
    _count += 1; // txbfr_overflow_interrupt
    _count += 1; // rxtlp_err_interrupt
    _count += 1; // tl_flr_req_interrupt
    _count += 1; // rc_legacy_intpin_changed_interrupt
    return _count;
}

int cap_pxc_csr_int_c_mac_t::s_get_width() {
    int _count = 0;

    _count += cap_pxc_csr_int_c_mac_intreg_t::s_get_width(); // intreg
    _count += cap_pxc_csr_int_c_mac_intreg_t::s_get_width(); // int_test_set
    _count += cap_pxc_csr_int_c_mac_int_enable_clear_t::s_get_width(); // int_enable_set
    _count += cap_pxc_csr_int_c_mac_int_enable_clear_t::s_get_width(); // int_enable_clear
    return _count;
}

int cap_pxc_csr_intreg_status_t::s_get_width() {
    int _count = 0;

    _count += 1; // int_c_mac_interrupt
    _count += 1; // int_c_ecc_interrupt
    return _count;
}

int cap_pxc_csr_int_groups_int_enable_rw_reg_t::s_get_width() {
    int _count = 0;

    _count += 1; // int_c_mac_enable
    _count += 1; // int_c_ecc_enable
    return _count;
}

int cap_pxc_csr_intgrp_status_t::s_get_width() {
    int _count = 0;

    _count += cap_pxc_csr_intreg_status_t::s_get_width(); // intreg
    _count += cap_pxc_csr_int_groups_int_enable_rw_reg_t::s_get_width(); // int_enable_rw_reg
    _count += cap_pxc_csr_intreg_status_t::s_get_width(); // int_rw_reg
    return _count;
}

int cap_pxc_csr_dhs_c_mac_apb_entry_t::s_get_width() {
    int _count = 0;

    _count += 32; // cfg_data
    return _count;
}

int cap_pxc_csr_dhs_c_mac_apb_t::s_get_width() {
    int _count = 0;

    _count += (cap_pxc_csr_dhs_c_mac_apb_entry_t::s_get_width() * 1024); // entry
    return _count;
}

int cap_pxc_csr_cfg_c_spare_t::s_get_width() {
    int _count = 0;

    _count += 32; // data
    return _count;
}

int cap_pxc_csr_csr_intr_t::s_get_width() {
    int _count = 0;

    _count += 1; // dowstream
    _count += 1; // dowstream_enable
    return _count;
}

int cap_pxc_csr_sta_c_port_phystatus_t::s_get_width() {
    int _count = 0;

    _count += 16; // per_lane
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::s_get_width() {
    int _count = 0;

    _count += 8; // event
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::s_get_width() {
    int _count = 0;

    _count += 8; // event
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::s_get_width() {
    int _count = 0;

    _count += 8; // event
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::s_get_width() {
    int _count = 0;

    _count += 8; // event
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::s_get_width() {
    int _count = 0;

    _count += 8; // event
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::s_get_width() {
    int _count = 0;

    _count += 8; // event
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::s_get_width() {
    int _count = 0;

    _count += 8; // event
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::s_get_width() {
    int _count = 0;

    _count += 8; // event
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::s_get_width() {
    int _count = 0;

    _count += 16; // event
    return _count;
}

int cap_pxc_csr_sat_c_port_cnt_tx_drop_t::s_get_width() {
    int _count = 0;

    _count += 8; // nullified
    _count += 8; // portgate
    return _count;
}

int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::s_get_width() {
    int _count = 0;

    _count += 1; // uncorrectable
    _count += 1; // correctable
    _count += 8; // syndrome
    _count += 8; // addr
    return _count;
}

int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::s_get_width() {
    int _count = 0;

    _count += 1; // uncorrectable
    _count += 1; // correctable
    _count += 8; // syndrome
    _count += 8; // addr
    return _count;
}

int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::s_get_width() {
    int _count = 0;

    _count += 1; // uncorrectable
    _count += 1; // correctable
    _count += 8; // syndrome
    _count += 8; // addr
    return _count;
}

int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::s_get_width() {
    int _count = 0;

    _count += 1; // uncorrectable
    _count += 1; // correctable
    _count += 8; // syndrome
    _count += 8; // addr
    return _count;
}

int cap_pxc_csr_sta_c_tx_fc_credits_t::s_get_width() {
    int _count = 0;

    _count += 32; // posted
    _count += 32; // non_posted
    return _count;
}

int cap_pxc_csr_cfg_c_mac_ssvid_cap_t::s_get_width() {
    int _count = 0;

    _count += 16; // ssvid
    _count += 16; // ssid
    return _count;
}

int cap_pxc_csr_cfg_c_mac_test_in_t::s_get_width() {
    int _count = 0;

    _count += 32; // dw0
    return _count;
}

int cap_pxc_csr_sta_c_brsw_t::s_get_width() {
    int _count = 0;

    _count += 8; // tl_brsw_out
    return _count;
}

int cap_pxc_csr_cfg_c_brsw_t::s_get_width() {
    int _count = 0;

    _count += 8; // tl_brsw_in
    return _count;
}

int cap_pxc_csr_cfg_c_ecc_disable_t::s_get_width() {
    int _count = 0;

    _count += 1; // rxbuf_cor
    _count += 1; // rxbuf_det
    return _count;
}

int cap_pxc_csr_cfg_c_tl_report_t::s_get_width() {
    int _count = 0;

    _count += 1; // flr_ack
    _count += 1; // cpl_timeout
    _count += 1; // cpl_unexp
    _count += 1; // cpl_malform
    _count += 1; // cpl_ca
    _count += 1; // cpl_ur
    _count += 1; // dropped_posted
    _count += 1; // atomic_egress_blocked
    _count += 1; // tlp_prefix_blocked
    _count += 1; // unc_err
    _count += 1; // cor_err
    return _count;
}

int cap_pxc_csr_cfg_c_autonomous_linkwidth_t::s_get_width() {
    int _count = 0;

    _count += 4; // pm_bwchange
    return _count;
}

int cap_pxc_csr_cfg_c_ltr_latency_t::s_get_width() {
    int _count = 0;

    _count += 32; // data
    return _count;
}

int cap_pxc_csr_cfg_c_portgate_close_t::s_get_width() {
    int _count = 0;

    _count += 1; // data
    return _count;
}

int cap_pxc_csr_cfg_c_portgate_open_t::s_get_width() {
    int _count = 0;

    _count += 1; // data
    return _count;
}

int cap_pxc_csr_sta_c_port_rst_t::s_get_width() {
    int _count = 0;

    _count += 5; // mac_ltssm
    _count += 1; // mac_dl_up
    _count += 1; // sec_bus_rst
    _count += 1; // perstn
    _count += 1; // pl_rstn
    _count += 1; // pl_npor
    _count += 1; // phystatus_or
    _count += 1; // tl_npor
    _count += 1; // tl_rstn
    _count += 1; // tl_crstn
    _count += 1; // app_hperst
    _count += 1; // app_sperst
    _count += 1; // app_xperst
    _count += 1; // app_xrst
    _count += 1; // srst
    _count += 1; // hrst
    return _count;
}

int cap_pxc_csr_sta_c_port_mac_t::s_get_width() {
    int _count = 0;

    _count += 5; // ltssm
    _count += 1; // dl_up
    _count += 1; // portgate_open
    _count += 4; // lp_state
    _count += 1; // trn2ltssm_l0s
    _count += 1; // trn2ltssm_l1
    _count += 1; // trn2ltssm_l2
    _count += 1; // dpc_active
    _count += 4; // rc_int_pinstate
    _count += 1; // pm_turnoffstatus
    _count += 4; // pm_clkstatus
    _count += 1; // tlp_tx_inhibited
    _count += 1; // dllp_tx_inhibited
    return _count;
}

int cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::s_get_width() {
    int _count = 0;

    _count += 16; // tlp
    return _count;
}

int cap_pxc_csr_cnt_c_tl_tx_cpl_t::s_get_width() {
    int _count = 0;

    _count += 40; // tlp
    return _count;
}

int cap_pxc_csr_cnt_c_tl_tx_req_t::s_get_width() {
    int _count = 0;

    _count += 40; // tlp
    return _count;
}

int cap_pxc_csr_cnt_c_tl_rx_cpl_t::s_get_width() {
    int _count = 0;

    _count += 40; // tlp
    return _count;
}

int cap_pxc_csr_cnt_c_tl_rx_req_t::s_get_width() {
    int _count = 0;

    _count += 40; // tlp
    return _count;
}

int cap_pxc_csr_cfg_c_port_mac_t::s_get_width() {
    int _count = 0;

    _count += 1; // reset
    _count += 1; // ltssm_en
    _count += 1; // ltssm_en_portgate_qual
    _count += 1; // cfg_retry_en
    _count += 22; // tl_clock_freq
    _count += 1; // port_type
    _count += 1; // flush_marker_en
    _count += 1; // tx_stream
    _count += 3; // pl_exit_en
    _count += 1; // pm_auxpwr
    _count += 1; // pm_event
    _count += 10; // pm_data
    _count += 1; // pm_turnoffcontrol
    _count += 1; // pm_clkcontrol
    _count += 1; // inject_lcrc
    _count += 1; // inject_ecrc
    _count += 1; // auto_retry_en
    _count += 1; // margining_ready
    _count += 1; // margining_sw_ready
    _count += 1; // aer_common_en
    _count += 1; // rc_legacy_axi_en
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_bar0windows_t::s_get_width() {
    int _count = 0;

    _count += 4; // bits227_224
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::s_get_width() {
    int _count = 0;

    _count += 16; // lane0
    _count += 16; // lane1
    _count += 16; // lane2
    _count += 16; // lane3
    _count += 16; // lane4
    _count += 16; // lane5
    _count += 16; // lane6
    _count += 16; // lane7
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_equpreset_t::s_get_width() {
    int _count = 0;

    _count += 16; // lane0
    _count += 16; // lane1
    _count += 16; // lane2
    _count += 16; // lane3
    _count += 16; // lane4
    _count += 16; // lane5
    _count += 16; // lane6
    _count += 16; // lane7
    _count += 16; // lane8
    _count += 16; // lane9
    _count += 16; // lane10
    _count += 16; // lane11
    _count += 16; // lane12
    _count += 16; // lane13
    _count += 16; // lane14
    _count += 16; // lane15
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_pciconf_t::s_get_width() {
    int _count = 0;

    _count += 32; // word0
    _count += 32; // word1
    _count += 32; // word2
    _count += 32; // word3
    _count += 32; // word4
    _count += 32; // word5
    _count += 32; // word6
    _count += 32; // word7
    _count += 32; // word8
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_pexconf_t::s_get_width() {
    int _count = 0;

    _count += 32; // word0
    _count += 32; // word1
    _count += 32; // word2
    _count += 32; // word3
    _count += 32; // word4
    _count += 32; // word5
    _count += 32; // word6
    _count += 32; // word7
    _count += 32; // word8
    _count += 32; // word9
    _count += 32; // word10
    _count += 32; // word11
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_lmr_t::s_get_width() {
    int _count = 0;

    _count += 32; // word0
    _count += 32; // word1
    _count += 32; // word3
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::s_get_width() {
    int _count = 0;

    _count += 32; // word0
    _count += 32; // word1
    _count += 32; // word3
    return _count;
}

int cap_pxc_csr_cfg_c_mac_k_gen_t::s_get_width() {
    int _count = 0;

    _count += 4; // spec_version
    _count += 4; // port_type
    _count += 1; // sris_mode
    _count += 1; // gen1_supported
    _count += 1; // gen2_supported
    _count += 1; // gen3_supported
    _count += 1; // gen4_supported
    _count += 3; // reserved1
    _count += 1; // bfm_mode
    _count += 1; // lane_reverse_en
    _count += 3; // reserved2
    _count += 1; // rx_cutthru_en
    _count += 1; // tx_cutthru_en
    _count += 1; // eq_ph23_en
    _count += 4; // disable_lanes
    _count += 1; // rxelecidle_cfg
    _count += 1; // reserved3
    _count += 1; // reverved4
    _count += 1; // ecrc_gen_mode
    _count += 1; // pf_intr_tx_mode
    _count += 2; // tx_err_mgmt
    _count += 1; // rx_wdog_en
    _count += 1; // upcfg_en
    _count += 1; // rxvalid_filter
    _count += 1; // vf_intr_tx_mode
    _count += 9; // reserved5
    _count += 4; // rx_wdog_thres_low
    _count += 4; // rx_wdog_thres_high
    _count += 4; // limit_tx_bfr_size
    _count += 4; // reserved4
    return _count;
}

int cap_pxc_csr_t::s_get_width() {
    int _count = 0;

    _count += cap_pxc_csr_cfg_c_mac_k_gen_t::s_get_width(); // cfg_c_mac_k_gen
    _count += cap_pxc_csr_cfg_c_mac_k_rx_cred_t::s_get_width(); // cfg_c_mac_k_rx_cred
    _count += cap_pxc_csr_cfg_c_mac_k_lmr_t::s_get_width(); // cfg_c_mac_k_lmr
    _count += cap_pxc_csr_cfg_c_mac_k_pexconf_t::s_get_width(); // cfg_c_mac_k_pexconf
    _count += cap_pxc_csr_cfg_c_mac_k_pciconf_t::s_get_width(); // cfg_c_mac_k_pciconf
    _count += cap_pxc_csr_cfg_c_mac_k_equpreset_t::s_get_width(); // cfg_c_mac_k_equpreset
    _count += cap_pxc_csr_cfg_c_mac_k_equpreset16_t::s_get_width(); // cfg_c_mac_k_equpreset16
    _count += cap_pxc_csr_cfg_c_mac_k_bar0windows_t::s_get_width(); // cfg_c_mac_k_bar0windows
    _count += cap_pxc_csr_cfg_c_port_mac_t::s_get_width(); // cfg_c_port_mac
    _count += cap_pxc_csr_cnt_c_tl_rx_req_t::s_get_width(); // cnt_c_tl_rx_req
    _count += cap_pxc_csr_cnt_c_tl_rx_cpl_t::s_get_width(); // cnt_c_tl_rx_cpl
    _count += cap_pxc_csr_cnt_c_tl_tx_req_t::s_get_width(); // cnt_c_tl_tx_req
    _count += cap_pxc_csr_cnt_c_tl_tx_cpl_t::s_get_width(); // cnt_c_tl_tx_cpl
    _count += cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::s_get_width(); // cnt_c_port_rx_cfg0_req
    _count += cap_pxc_csr_sta_c_port_mac_t::s_get_width(); // sta_c_port_mac
    _count += cap_pxc_csr_sta_c_port_rst_t::s_get_width(); // sta_c_port_rst
    _count += cap_pxc_csr_cfg_c_portgate_open_t::s_get_width(); // cfg_c_portgate_open
    _count += cap_pxc_csr_cfg_c_portgate_close_t::s_get_width(); // cfg_c_portgate_close
    _count += cap_pxc_csr_cfg_c_ltr_latency_t::s_get_width(); // cfg_c_ltr_latency
    _count += cap_pxc_csr_cfg_c_autonomous_linkwidth_t::s_get_width(); // cfg_c_autonomous_linkwidth
    _count += cap_pxc_csr_cfg_c_tl_report_t::s_get_width(); // cfg_c_tl_report
    _count += cap_pxc_csr_cfg_c_ecc_disable_t::s_get_width(); // cfg_c_ecc_disable
    _count += cap_pxc_csr_cfg_c_brsw_t::s_get_width(); // cfg_c_brsw
    _count += cap_pxc_csr_sta_c_brsw_t::s_get_width(); // sta_c_brsw
    _count += cap_pxc_csr_cfg_c_mac_test_in_t::s_get_width(); // cfg_c_mac_test_in
    _count += cap_pxc_csr_cfg_c_mac_ssvid_cap_t::s_get_width(); // cfg_c_mac_ssvid_cap
    _count += cap_pxc_csr_sta_c_tx_fc_credits_t::s_get_width(); // sta_c_tx_fc_credits
    _count += cap_pxc_csr_sta_c_ecc_rxbuf_0_t::s_get_width(); // sta_c_ecc_rxbuf_0
    _count += cap_pxc_csr_sta_c_ecc_rxbuf_1_t::s_get_width(); // sta_c_ecc_rxbuf_1
    _count += cap_pxc_csr_sta_c_ecc_rxbuf_2_t::s_get_width(); // sta_c_ecc_rxbuf_2
    _count += cap_pxc_csr_sta_c_ecc_rxbuf_3_t::s_get_width(); // sta_c_ecc_rxbuf_3
    _count += cap_pxc_csr_sat_c_port_cnt_tx_drop_t::s_get_width(); // sat_c_port_cnt_tx_drop
    _count += cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::s_get_width(); // sat_c_port_cnt_rc_legacy_int_rx
    _count += cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::s_get_width(); // sat_c_port_cnt_rx_malform_tlp
    _count += cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::s_get_width(); // sat_c_port_cnt_rx_framing_err
    _count += cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::s_get_width(); // sat_c_port_cnt_rx_ecrc_err
    _count += cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::s_get_width(); // sat_c_port_cnt_rxbuf_ecc_err
    _count += cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::s_get_width(); // sat_c_port_cnt_rx_nullify
    _count += cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::s_get_width(); // sat_c_port_cnt_rx_watchdog_nullify
    _count += cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::s_get_width(); // sat_c_port_cnt_rx_unsupp
    _count += cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::s_get_width(); // sat_c_port_cnt_txbfr_overflow
    _count += cap_pxc_csr_sta_c_port_phystatus_t::s_get_width(); // sta_c_port_phystatus
    _count += cap_pxc_csr_csr_intr_t::s_get_width(); // csr_intr
    _count += cap_pxc_csr_cfg_c_spare_t::s_get_width(); // cfg_c_spare
    _count += cap_pxc_csr_dhs_c_mac_apb_t::s_get_width(); // dhs_c_mac_apb
    _count += cap_pxc_csr_intgrp_status_t::s_get_width(); // int_groups
    _count += cap_pxc_csr_int_c_mac_t::s_get_width(); // int_c_mac
    _count += cap_pxc_csr_int_c_ecc_t::s_get_width(); // int_c_ecc
    return _count;
}

void cap_pxc_csr_int_c_ecc_int_enable_clear_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__rxbuf_0_uncorrectable_enable = _val.convert_to< rxbuf_0_uncorrectable_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_1_uncorrectable_enable = _val.convert_to< rxbuf_1_uncorrectable_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_2_uncorrectable_enable = _val.convert_to< rxbuf_2_uncorrectable_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_3_uncorrectable_enable = _val.convert_to< rxbuf_3_uncorrectable_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_0_correctable_enable = _val.convert_to< rxbuf_0_correctable_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_1_correctable_enable = _val.convert_to< rxbuf_1_correctable_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_2_correctable_enable = _val.convert_to< rxbuf_2_correctable_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_3_correctable_enable = _val.convert_to< rxbuf_3_correctable_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_int_c_ecc_int_test_set_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__rxbuf_0_uncorrectable_interrupt = _val.convert_to< rxbuf_0_uncorrectable_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_1_uncorrectable_interrupt = _val.convert_to< rxbuf_1_uncorrectable_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_2_uncorrectable_interrupt = _val.convert_to< rxbuf_2_uncorrectable_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_3_uncorrectable_interrupt = _val.convert_to< rxbuf_3_uncorrectable_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_0_correctable_interrupt = _val.convert_to< rxbuf_0_correctable_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_1_correctable_interrupt = _val.convert_to< rxbuf_1_correctable_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_2_correctable_interrupt = _val.convert_to< rxbuf_2_correctable_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_3_correctable_interrupt = _val.convert_to< rxbuf_3_correctable_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_int_c_ecc_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    intreg.all( _val);
    _val = _val >> intreg.get_width(); 
    int_test_set.all( _val);
    _val = _val >> int_test_set.get_width(); 
    int_enable_set.all( _val);
    _val = _val >> int_enable_set.get_width(); 
    int_enable_clear.all( _val);
    _val = _val >> int_enable_clear.get_width(); 
}

void cap_pxc_csr_int_c_mac_int_enable_clear_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__link_dn2up_enable = _val.convert_to< link_dn2up_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__link_up2dn_enable = _val.convert_to< link_up2dn_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__sec_bus_rst_enable = _val.convert_to< sec_bus_rst_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rst_up2dn_enable = _val.convert_to< rst_up2dn_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rst_dn2up_enable = _val.convert_to< rst_dn2up_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__portgate_open2close_enable = _val.convert_to< portgate_open2close_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__ltssm_st_changed_enable = _val.convert_to< ltssm_st_changed_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__sec_busnum_changed_enable = _val.convert_to< sec_busnum_changed_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_pme_enable = _val.convert_to< rc_pme_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_aerr_enable = _val.convert_to< rc_aerr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_serr_enable = _val.convert_to< rc_serr_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_hpe_enable = _val.convert_to< rc_hpe_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_eq_req_enable = _val.convert_to< rc_eq_req_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_dpc_enable = _val.convert_to< rc_dpc_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__pm_turnoff_enable = _val.convert_to< pm_turnoff_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__txbfr_overflow_enable = _val.convert_to< txbfr_overflow_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxtlp_err_enable = _val.convert_to< rxtlp_err_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__tl_flr_req_enable = _val.convert_to< tl_flr_req_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_legacy_intpin_changed_enable = _val.convert_to< rc_legacy_intpin_changed_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_int_c_mac_intreg_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__link_dn2up_interrupt = _val.convert_to< link_dn2up_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__link_up2dn_interrupt = _val.convert_to< link_up2dn_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__sec_bus_rst_interrupt = _val.convert_to< sec_bus_rst_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rst_up2dn_interrupt = _val.convert_to< rst_up2dn_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rst_dn2up_interrupt = _val.convert_to< rst_dn2up_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__portgate_open2close_interrupt = _val.convert_to< portgate_open2close_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__ltssm_st_changed_interrupt = _val.convert_to< ltssm_st_changed_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__sec_busnum_changed_interrupt = _val.convert_to< sec_busnum_changed_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_pme_interrupt = _val.convert_to< rc_pme_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_aerr_interrupt = _val.convert_to< rc_aerr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_serr_interrupt = _val.convert_to< rc_serr_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_hpe_interrupt = _val.convert_to< rc_hpe_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_eq_req_interrupt = _val.convert_to< rc_eq_req_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_dpc_interrupt = _val.convert_to< rc_dpc_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__pm_turnoff_interrupt = _val.convert_to< pm_turnoff_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__txbfr_overflow_interrupt = _val.convert_to< txbfr_overflow_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxtlp_err_interrupt = _val.convert_to< rxtlp_err_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__tl_flr_req_interrupt = _val.convert_to< tl_flr_req_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_legacy_intpin_changed_interrupt = _val.convert_to< rc_legacy_intpin_changed_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_int_c_mac_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    intreg.all( _val);
    _val = _val >> intreg.get_width(); 
    int_test_set.all( _val);
    _val = _val >> int_test_set.get_width(); 
    int_enable_set.all( _val);
    _val = _val >> int_enable_set.get_width(); 
    int_enable_clear.all( _val);
    _val = _val >> int_enable_clear.get_width(); 
}

void cap_pxc_csr_intreg_status_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__int_c_mac_interrupt = _val.convert_to< int_c_mac_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__int_c_ecc_interrupt = _val.convert_to< int_c_ecc_interrupt_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_int_groups_int_enable_rw_reg_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__int_c_mac_enable = _val.convert_to< int_c_mac_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__int_c_ecc_enable = _val.convert_to< int_c_ecc_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_intgrp_status_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    intreg.all( _val);
    _val = _val >> intreg.get_width(); 
    int_enable_rw_reg.all( _val);
    _val = _val >> int_enable_rw_reg.get_width(); 
    int_rw_reg.all( _val);
    _val = _val >> int_rw_reg.get_width(); 
}

void cap_pxc_csr_dhs_c_mac_apb_entry_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__cfg_data = _val.convert_to< cfg_data_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pxc_csr_dhs_c_mac_apb_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    #if 1024 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // entry
    for(int ii = 0; ii < 1024; ii++) {
        entry[ii].all(_val);
        _val = _val >> entry[ii].get_width();
    }
    #endif
    
}

void cap_pxc_csr_cfg_c_spare_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__data = _val.convert_to< data_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pxc_csr_csr_intr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__dowstream = _val.convert_to< dowstream_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__dowstream_enable = _val.convert_to< dowstream_enable_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_sta_c_port_phystatus_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__per_lane = _val.convert_to< per_lane_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__event = _val.convert_to< event_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__event = _val.convert_to< event_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__event = _val.convert_to< event_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__event = _val.convert_to< event_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__event = _val.convert_to< event_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__event = _val.convert_to< event_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__event = _val.convert_to< event_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__event = _val.convert_to< event_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__event = _val.convert_to< event_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pxc_csr_sat_c_port_cnt_tx_drop_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__nullified = _val.convert_to< nullified_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__portgate = _val.convert_to< portgate_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__addr = _val.convert_to< addr_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__addr = _val.convert_to< addr_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__addr = _val.convert_to< addr_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >()  ;
    _val = _val >> 8;
    
    int_var__addr = _val.convert_to< addr_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_sta_c_tx_fc_credits_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__posted = _val.convert_to< posted_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__non_posted = _val.convert_to< non_posted_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pxc_csr_cfg_c_mac_ssvid_cap_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__ssvid = _val.convert_to< ssvid_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__ssid = _val.convert_to< ssid_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pxc_csr_cfg_c_mac_test_in_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__dw0 = _val.convert_to< dw0_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pxc_csr_sta_c_brsw_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__tl_brsw_out = _val.convert_to< tl_brsw_out_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_cfg_c_brsw_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__tl_brsw_in = _val.convert_to< tl_brsw_in_cpp_int_t >()  ;
    _val = _val >> 8;
    
}

void cap_pxc_csr_cfg_c_ecc_disable_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__rxbuf_cor = _val.convert_to< rxbuf_cor_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxbuf_det = _val.convert_to< rxbuf_det_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_cfg_c_tl_report_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__flr_ack = _val.convert_to< flr_ack_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__cpl_timeout = _val.convert_to< cpl_timeout_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__cpl_unexp = _val.convert_to< cpl_unexp_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__cpl_malform = _val.convert_to< cpl_malform_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__cpl_ca = _val.convert_to< cpl_ca_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__cpl_ur = _val.convert_to< cpl_ur_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__dropped_posted = _val.convert_to< dropped_posted_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__atomic_egress_blocked = _val.convert_to< atomic_egress_blocked_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__tlp_prefix_blocked = _val.convert_to< tlp_prefix_blocked_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__unc_err = _val.convert_to< unc_err_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__cor_err = _val.convert_to< cor_err_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_cfg_c_autonomous_linkwidth_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__pm_bwchange = _val.convert_to< pm_bwchange_cpp_int_t >()  ;
    _val = _val >> 4;
    
}

void cap_pxc_csr_cfg_c_ltr_latency_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__data = _val.convert_to< data_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pxc_csr_cfg_c_portgate_close_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__data = _val.convert_to< data_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_cfg_c_portgate_open_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__data = _val.convert_to< data_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_sta_c_port_rst_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__mac_ltssm = _val.convert_to< mac_ltssm_cpp_int_t >()  ;
    _val = _val >> 5;
    
    int_var__mac_dl_up = _val.convert_to< mac_dl_up_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__sec_bus_rst = _val.convert_to< sec_bus_rst_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__perstn = _val.convert_to< perstn_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__pl_rstn = _val.convert_to< pl_rstn_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__pl_npor = _val.convert_to< pl_npor_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__phystatus_or = _val.convert_to< phystatus_or_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__tl_npor = _val.convert_to< tl_npor_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__tl_rstn = _val.convert_to< tl_rstn_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__tl_crstn = _val.convert_to< tl_crstn_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__app_hperst = _val.convert_to< app_hperst_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__app_sperst = _val.convert_to< app_sperst_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__app_xperst = _val.convert_to< app_xperst_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__app_xrst = _val.convert_to< app_xrst_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__srst = _val.convert_to< srst_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__hrst = _val.convert_to< hrst_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_sta_c_port_mac_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__ltssm = _val.convert_to< ltssm_cpp_int_t >()  ;
    _val = _val >> 5;
    
    int_var__dl_up = _val.convert_to< dl_up_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__portgate_open = _val.convert_to< portgate_open_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__lp_state = _val.convert_to< lp_state_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__trn2ltssm_l0s = _val.convert_to< trn2ltssm_l0s_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__trn2ltssm_l1 = _val.convert_to< trn2ltssm_l1_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__trn2ltssm_l2 = _val.convert_to< trn2ltssm_l2_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__dpc_active = _val.convert_to< dpc_active_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_int_pinstate = _val.convert_to< rc_int_pinstate_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__pm_turnoffstatus = _val.convert_to< pm_turnoffstatus_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__pm_clkstatus = _val.convert_to< pm_clkstatus_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__tlp_tx_inhibited = _val.convert_to< tlp_tx_inhibited_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__dllp_tx_inhibited = _val.convert_to< dllp_tx_inhibited_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__tlp = _val.convert_to< tlp_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pxc_csr_cnt_c_tl_tx_cpl_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__tlp = _val.convert_to< tlp_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pxc_csr_cnt_c_tl_tx_req_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__tlp = _val.convert_to< tlp_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pxc_csr_cnt_c_tl_rx_cpl_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__tlp = _val.convert_to< tlp_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pxc_csr_cnt_c_tl_rx_req_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__tlp = _val.convert_to< tlp_cpp_int_t >()  ;
    _val = _val >> 40;
    
}

void cap_pxc_csr_cfg_c_port_mac_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__reset = _val.convert_to< reset_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__ltssm_en = _val.convert_to< ltssm_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__ltssm_en_portgate_qual = _val.convert_to< ltssm_en_portgate_qual_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__cfg_retry_en = _val.convert_to< cfg_retry_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__tl_clock_freq = _val.convert_to< tl_clock_freq_cpp_int_t >()  ;
    _val = _val >> 22;
    
    int_var__port_type = _val.convert_to< port_type_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__flush_marker_en = _val.convert_to< flush_marker_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__tx_stream = _val.convert_to< tx_stream_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__pl_exit_en = _val.convert_to< pl_exit_en_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__pm_auxpwr = _val.convert_to< pm_auxpwr_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__pm_event = _val.convert_to< pm_event_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__pm_data = _val.convert_to< pm_data_cpp_int_t >()  ;
    _val = _val >> 10;
    
    int_var__pm_turnoffcontrol = _val.convert_to< pm_turnoffcontrol_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__pm_clkcontrol = _val.convert_to< pm_clkcontrol_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__inject_lcrc = _val.convert_to< inject_lcrc_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__inject_ecrc = _val.convert_to< inject_ecrc_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__auto_retry_en = _val.convert_to< auto_retry_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__margining_ready = _val.convert_to< margining_ready_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__margining_sw_ready = _val.convert_to< margining_sw_ready_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__aer_common_en = _val.convert_to< aer_common_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rc_legacy_axi_en = _val.convert_to< rc_legacy_axi_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
}

void cap_pxc_csr_cfg_c_mac_k_bar0windows_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__bits227_224 = _val.convert_to< bits227_224_cpp_int_t >()  ;
    _val = _val >> 4;
    
}

void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__lane0 = _val.convert_to< lane0_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane1 = _val.convert_to< lane1_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane2 = _val.convert_to< lane2_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane3 = _val.convert_to< lane3_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane4 = _val.convert_to< lane4_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane5 = _val.convert_to< lane5_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane6 = _val.convert_to< lane6_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane7 = _val.convert_to< lane7_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pxc_csr_cfg_c_mac_k_equpreset_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__lane0 = _val.convert_to< lane0_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane1 = _val.convert_to< lane1_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane2 = _val.convert_to< lane2_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane3 = _val.convert_to< lane3_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane4 = _val.convert_to< lane4_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane5 = _val.convert_to< lane5_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane6 = _val.convert_to< lane6_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane7 = _val.convert_to< lane7_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane8 = _val.convert_to< lane8_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane9 = _val.convert_to< lane9_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane10 = _val.convert_to< lane10_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane11 = _val.convert_to< lane11_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane12 = _val.convert_to< lane12_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane13 = _val.convert_to< lane13_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane14 = _val.convert_to< lane14_cpp_int_t >()  ;
    _val = _val >> 16;
    
    int_var__lane15 = _val.convert_to< lane15_cpp_int_t >()  ;
    _val = _val >> 16;
    
}

void cap_pxc_csr_cfg_c_mac_k_pciconf_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__word0 = _val.convert_to< word0_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word1 = _val.convert_to< word1_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word2 = _val.convert_to< word2_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word3 = _val.convert_to< word3_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word4 = _val.convert_to< word4_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word5 = _val.convert_to< word5_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word6 = _val.convert_to< word6_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word7 = _val.convert_to< word7_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word8 = _val.convert_to< word8_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pxc_csr_cfg_c_mac_k_pexconf_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__word0 = _val.convert_to< word0_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word1 = _val.convert_to< word1_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word2 = _val.convert_to< word2_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word3 = _val.convert_to< word3_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word4 = _val.convert_to< word4_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word5 = _val.convert_to< word5_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word6 = _val.convert_to< word6_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word7 = _val.convert_to< word7_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word8 = _val.convert_to< word8_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word9 = _val.convert_to< word9_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word10 = _val.convert_to< word10_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word11 = _val.convert_to< word11_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pxc_csr_cfg_c_mac_k_lmr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__word0 = _val.convert_to< word0_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word1 = _val.convert_to< word1_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word3 = _val.convert_to< word3_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__word0 = _val.convert_to< word0_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word1 = _val.convert_to< word1_cpp_int_t >()  ;
    _val = _val >> 32;
    
    int_var__word3 = _val.convert_to< word3_cpp_int_t >()  ;
    _val = _val >> 32;
    
}

void cap_pxc_csr_cfg_c_mac_k_gen_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    int_var__spec_version = _val.convert_to< spec_version_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__port_type = _val.convert_to< port_type_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__sris_mode = _val.convert_to< sris_mode_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__gen1_supported = _val.convert_to< gen1_supported_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__gen2_supported = _val.convert_to< gen2_supported_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__gen3_supported = _val.convert_to< gen3_supported_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__gen4_supported = _val.convert_to< gen4_supported_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__reserved1 = _val.convert_to< reserved1_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__bfm_mode = _val.convert_to< bfm_mode_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__lane_reverse_en = _val.convert_to< lane_reverse_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__reserved2 = _val.convert_to< reserved2_cpp_int_t >()  ;
    _val = _val >> 3;
    
    int_var__rx_cutthru_en = _val.convert_to< rx_cutthru_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__tx_cutthru_en = _val.convert_to< tx_cutthru_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__eq_ph23_en = _val.convert_to< eq_ph23_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__disable_lanes = _val.convert_to< disable_lanes_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__rxelecidle_cfg = _val.convert_to< rxelecidle_cfg_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__reserved3 = _val.convert_to< reserved3_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__reverved4 = _val.convert_to< reverved4_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__ecrc_gen_mode = _val.convert_to< ecrc_gen_mode_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__pf_intr_tx_mode = _val.convert_to< pf_intr_tx_mode_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__tx_err_mgmt = _val.convert_to< tx_err_mgmt_cpp_int_t >()  ;
    _val = _val >> 2;
    
    int_var__rx_wdog_en = _val.convert_to< rx_wdog_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__upcfg_en = _val.convert_to< upcfg_en_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__rxvalid_filter = _val.convert_to< rxvalid_filter_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__vf_intr_tx_mode = _val.convert_to< vf_intr_tx_mode_cpp_int_t >()  ;
    _val = _val >> 1;
    
    int_var__reserved5 = _val.convert_to< reserved5_cpp_int_t >()  ;
    _val = _val >> 9;
    
    int_var__rx_wdog_thres_low = _val.convert_to< rx_wdog_thres_low_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__rx_wdog_thres_high = _val.convert_to< rx_wdog_thres_high_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__limit_tx_bfr_size = _val.convert_to< limit_tx_bfr_size_cpp_int_t >()  ;
    _val = _val >> 4;
    
    int_var__reserved4 = _val.convert_to< reserved4_cpp_int_t >()  ;
    _val = _val >> 4;
    
}

void cap_pxc_csr_t::all(const cpp_int & in_val) {
    cpp_int _val = in_val;

    cfg_c_mac_k_gen.all( _val);
    _val = _val >> cfg_c_mac_k_gen.get_width(); 
    cfg_c_mac_k_rx_cred.all( _val);
    _val = _val >> cfg_c_mac_k_rx_cred.get_width(); 
    cfg_c_mac_k_lmr.all( _val);
    _val = _val >> cfg_c_mac_k_lmr.get_width(); 
    cfg_c_mac_k_pexconf.all( _val);
    _val = _val >> cfg_c_mac_k_pexconf.get_width(); 
    cfg_c_mac_k_pciconf.all( _val);
    _val = _val >> cfg_c_mac_k_pciconf.get_width(); 
    cfg_c_mac_k_equpreset.all( _val);
    _val = _val >> cfg_c_mac_k_equpreset.get_width(); 
    cfg_c_mac_k_equpreset16.all( _val);
    _val = _val >> cfg_c_mac_k_equpreset16.get_width(); 
    cfg_c_mac_k_bar0windows.all( _val);
    _val = _val >> cfg_c_mac_k_bar0windows.get_width(); 
    cfg_c_port_mac.all( _val);
    _val = _val >> cfg_c_port_mac.get_width(); 
    cnt_c_tl_rx_req.all( _val);
    _val = _val >> cnt_c_tl_rx_req.get_width(); 
    cnt_c_tl_rx_cpl.all( _val);
    _val = _val >> cnt_c_tl_rx_cpl.get_width(); 
    cnt_c_tl_tx_req.all( _val);
    _val = _val >> cnt_c_tl_tx_req.get_width(); 
    cnt_c_tl_tx_cpl.all( _val);
    _val = _val >> cnt_c_tl_tx_cpl.get_width(); 
    cnt_c_port_rx_cfg0_req.all( _val);
    _val = _val >> cnt_c_port_rx_cfg0_req.get_width(); 
    sta_c_port_mac.all( _val);
    _val = _val >> sta_c_port_mac.get_width(); 
    sta_c_port_rst.all( _val);
    _val = _val >> sta_c_port_rst.get_width(); 
    cfg_c_portgate_open.all( _val);
    _val = _val >> cfg_c_portgate_open.get_width(); 
    cfg_c_portgate_close.all( _val);
    _val = _val >> cfg_c_portgate_close.get_width(); 
    cfg_c_ltr_latency.all( _val);
    _val = _val >> cfg_c_ltr_latency.get_width(); 
    cfg_c_autonomous_linkwidth.all( _val);
    _val = _val >> cfg_c_autonomous_linkwidth.get_width(); 
    cfg_c_tl_report.all( _val);
    _val = _val >> cfg_c_tl_report.get_width(); 
    cfg_c_ecc_disable.all( _val);
    _val = _val >> cfg_c_ecc_disable.get_width(); 
    cfg_c_brsw.all( _val);
    _val = _val >> cfg_c_brsw.get_width(); 
    sta_c_brsw.all( _val);
    _val = _val >> sta_c_brsw.get_width(); 
    cfg_c_mac_test_in.all( _val);
    _val = _val >> cfg_c_mac_test_in.get_width(); 
    cfg_c_mac_ssvid_cap.all( _val);
    _val = _val >> cfg_c_mac_ssvid_cap.get_width(); 
    sta_c_tx_fc_credits.all( _val);
    _val = _val >> sta_c_tx_fc_credits.get_width(); 
    sta_c_ecc_rxbuf_0.all( _val);
    _val = _val >> sta_c_ecc_rxbuf_0.get_width(); 
    sta_c_ecc_rxbuf_1.all( _val);
    _val = _val >> sta_c_ecc_rxbuf_1.get_width(); 
    sta_c_ecc_rxbuf_2.all( _val);
    _val = _val >> sta_c_ecc_rxbuf_2.get_width(); 
    sta_c_ecc_rxbuf_3.all( _val);
    _val = _val >> sta_c_ecc_rxbuf_3.get_width(); 
    sat_c_port_cnt_tx_drop.all( _val);
    _val = _val >> sat_c_port_cnt_tx_drop.get_width(); 
    sat_c_port_cnt_rc_legacy_int_rx.all( _val);
    _val = _val >> sat_c_port_cnt_rc_legacy_int_rx.get_width(); 
    sat_c_port_cnt_rx_malform_tlp.all( _val);
    _val = _val >> sat_c_port_cnt_rx_malform_tlp.get_width(); 
    sat_c_port_cnt_rx_framing_err.all( _val);
    _val = _val >> sat_c_port_cnt_rx_framing_err.get_width(); 
    sat_c_port_cnt_rx_ecrc_err.all( _val);
    _val = _val >> sat_c_port_cnt_rx_ecrc_err.get_width(); 
    sat_c_port_cnt_rxbuf_ecc_err.all( _val);
    _val = _val >> sat_c_port_cnt_rxbuf_ecc_err.get_width(); 
    sat_c_port_cnt_rx_nullify.all( _val);
    _val = _val >> sat_c_port_cnt_rx_nullify.get_width(); 
    sat_c_port_cnt_rx_watchdog_nullify.all( _val);
    _val = _val >> sat_c_port_cnt_rx_watchdog_nullify.get_width(); 
    sat_c_port_cnt_rx_unsupp.all( _val);
    _val = _val >> sat_c_port_cnt_rx_unsupp.get_width(); 
    sat_c_port_cnt_txbfr_overflow.all( _val);
    _val = _val >> sat_c_port_cnt_txbfr_overflow.get_width(); 
    sta_c_port_phystatus.all( _val);
    _val = _val >> sta_c_port_phystatus.get_width(); 
    csr_intr.all( _val);
    _val = _val >> csr_intr.get_width(); 
    cfg_c_spare.all( _val);
    _val = _val >> cfg_c_spare.get_width(); 
    dhs_c_mac_apb.all( _val);
    _val = _val >> dhs_c_mac_apb.get_width(); 
    int_groups.all( _val);
    _val = _val >> int_groups.get_width(); 
    int_c_mac.all( _val);
    _val = _val >> int_c_mac.get_width(); 
    int_c_ecc.all( _val);
    _val = _val >> int_c_ecc.get_width(); 
}

cpp_int cap_pxc_csr_t::all() const {
    cpp_int ret_val;

    ret_val = ret_val << int_c_ecc.get_width(); ret_val = ret_val  | int_c_ecc.all(); 
    ret_val = ret_val << int_c_mac.get_width(); ret_val = ret_val  | int_c_mac.all(); 
    ret_val = ret_val << int_groups.get_width(); ret_val = ret_val  | int_groups.all(); 
    ret_val = ret_val << dhs_c_mac_apb.get_width(); ret_val = ret_val  | dhs_c_mac_apb.all(); 
    ret_val = ret_val << cfg_c_spare.get_width(); ret_val = ret_val  | cfg_c_spare.all(); 
    ret_val = ret_val << csr_intr.get_width(); ret_val = ret_val  | csr_intr.all(); 
    ret_val = ret_val << sta_c_port_phystatus.get_width(); ret_val = ret_val  | sta_c_port_phystatus.all(); 
    ret_val = ret_val << sat_c_port_cnt_txbfr_overflow.get_width(); ret_val = ret_val  | sat_c_port_cnt_txbfr_overflow.all(); 
    ret_val = ret_val << sat_c_port_cnt_rx_unsupp.get_width(); ret_val = ret_val  | sat_c_port_cnt_rx_unsupp.all(); 
    ret_val = ret_val << sat_c_port_cnt_rx_watchdog_nullify.get_width(); ret_val = ret_val  | sat_c_port_cnt_rx_watchdog_nullify.all(); 
    ret_val = ret_val << sat_c_port_cnt_rx_nullify.get_width(); ret_val = ret_val  | sat_c_port_cnt_rx_nullify.all(); 
    ret_val = ret_val << sat_c_port_cnt_rxbuf_ecc_err.get_width(); ret_val = ret_val  | sat_c_port_cnt_rxbuf_ecc_err.all(); 
    ret_val = ret_val << sat_c_port_cnt_rx_ecrc_err.get_width(); ret_val = ret_val  | sat_c_port_cnt_rx_ecrc_err.all(); 
    ret_val = ret_val << sat_c_port_cnt_rx_framing_err.get_width(); ret_val = ret_val  | sat_c_port_cnt_rx_framing_err.all(); 
    ret_val = ret_val << sat_c_port_cnt_rx_malform_tlp.get_width(); ret_val = ret_val  | sat_c_port_cnt_rx_malform_tlp.all(); 
    ret_val = ret_val << sat_c_port_cnt_rc_legacy_int_rx.get_width(); ret_val = ret_val  | sat_c_port_cnt_rc_legacy_int_rx.all(); 
    ret_val = ret_val << sat_c_port_cnt_tx_drop.get_width(); ret_val = ret_val  | sat_c_port_cnt_tx_drop.all(); 
    ret_val = ret_val << sta_c_ecc_rxbuf_3.get_width(); ret_val = ret_val  | sta_c_ecc_rxbuf_3.all(); 
    ret_val = ret_val << sta_c_ecc_rxbuf_2.get_width(); ret_val = ret_val  | sta_c_ecc_rxbuf_2.all(); 
    ret_val = ret_val << sta_c_ecc_rxbuf_1.get_width(); ret_val = ret_val  | sta_c_ecc_rxbuf_1.all(); 
    ret_val = ret_val << sta_c_ecc_rxbuf_0.get_width(); ret_val = ret_val  | sta_c_ecc_rxbuf_0.all(); 
    ret_val = ret_val << sta_c_tx_fc_credits.get_width(); ret_val = ret_val  | sta_c_tx_fc_credits.all(); 
    ret_val = ret_val << cfg_c_mac_ssvid_cap.get_width(); ret_val = ret_val  | cfg_c_mac_ssvid_cap.all(); 
    ret_val = ret_val << cfg_c_mac_test_in.get_width(); ret_val = ret_val  | cfg_c_mac_test_in.all(); 
    ret_val = ret_val << sta_c_brsw.get_width(); ret_val = ret_val  | sta_c_brsw.all(); 
    ret_val = ret_val << cfg_c_brsw.get_width(); ret_val = ret_val  | cfg_c_brsw.all(); 
    ret_val = ret_val << cfg_c_ecc_disable.get_width(); ret_val = ret_val  | cfg_c_ecc_disable.all(); 
    ret_val = ret_val << cfg_c_tl_report.get_width(); ret_val = ret_val  | cfg_c_tl_report.all(); 
    ret_val = ret_val << cfg_c_autonomous_linkwidth.get_width(); ret_val = ret_val  | cfg_c_autonomous_linkwidth.all(); 
    ret_val = ret_val << cfg_c_ltr_latency.get_width(); ret_val = ret_val  | cfg_c_ltr_latency.all(); 
    ret_val = ret_val << cfg_c_portgate_close.get_width(); ret_val = ret_val  | cfg_c_portgate_close.all(); 
    ret_val = ret_val << cfg_c_portgate_open.get_width(); ret_val = ret_val  | cfg_c_portgate_open.all(); 
    ret_val = ret_val << sta_c_port_rst.get_width(); ret_val = ret_val  | sta_c_port_rst.all(); 
    ret_val = ret_val << sta_c_port_mac.get_width(); ret_val = ret_val  | sta_c_port_mac.all(); 
    ret_val = ret_val << cnt_c_port_rx_cfg0_req.get_width(); ret_val = ret_val  | cnt_c_port_rx_cfg0_req.all(); 
    ret_val = ret_val << cnt_c_tl_tx_cpl.get_width(); ret_val = ret_val  | cnt_c_tl_tx_cpl.all(); 
    ret_val = ret_val << cnt_c_tl_tx_req.get_width(); ret_val = ret_val  | cnt_c_tl_tx_req.all(); 
    ret_val = ret_val << cnt_c_tl_rx_cpl.get_width(); ret_val = ret_val  | cnt_c_tl_rx_cpl.all(); 
    ret_val = ret_val << cnt_c_tl_rx_req.get_width(); ret_val = ret_val  | cnt_c_tl_rx_req.all(); 
    ret_val = ret_val << cfg_c_port_mac.get_width(); ret_val = ret_val  | cfg_c_port_mac.all(); 
    ret_val = ret_val << cfg_c_mac_k_bar0windows.get_width(); ret_val = ret_val  | cfg_c_mac_k_bar0windows.all(); 
    ret_val = ret_val << cfg_c_mac_k_equpreset16.get_width(); ret_val = ret_val  | cfg_c_mac_k_equpreset16.all(); 
    ret_val = ret_val << cfg_c_mac_k_equpreset.get_width(); ret_val = ret_val  | cfg_c_mac_k_equpreset.all(); 
    ret_val = ret_val << cfg_c_mac_k_pciconf.get_width(); ret_val = ret_val  | cfg_c_mac_k_pciconf.all(); 
    ret_val = ret_val << cfg_c_mac_k_pexconf.get_width(); ret_val = ret_val  | cfg_c_mac_k_pexconf.all(); 
    ret_val = ret_val << cfg_c_mac_k_lmr.get_width(); ret_val = ret_val  | cfg_c_mac_k_lmr.all(); 
    ret_val = ret_val << cfg_c_mac_k_rx_cred.get_width(); ret_val = ret_val  | cfg_c_mac_k_rx_cred.all(); 
    ret_val = ret_val << cfg_c_mac_k_gen.get_width(); ret_val = ret_val  | cfg_c_mac_k_gen.all(); 
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::all() const {
    cpp_int ret_val;

    // reserved4
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__reserved4; 
    
    // limit_tx_bfr_size
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__limit_tx_bfr_size; 
    
    // rx_wdog_thres_high
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__rx_wdog_thres_high; 
    
    // rx_wdog_thres_low
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__rx_wdog_thres_low; 
    
    // reserved5
    ret_val = ret_val << 9; ret_val = ret_val  | int_var__reserved5; 
    
    // vf_intr_tx_mode
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__vf_intr_tx_mode; 
    
    // rxvalid_filter
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxvalid_filter; 
    
    // upcfg_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__upcfg_en; 
    
    // rx_wdog_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rx_wdog_en; 
    
    // tx_err_mgmt
    ret_val = ret_val << 2; ret_val = ret_val  | int_var__tx_err_mgmt; 
    
    // pf_intr_tx_mode
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__pf_intr_tx_mode; 
    
    // ecrc_gen_mode
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__ecrc_gen_mode; 
    
    // reverved4
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__reverved4; 
    
    // reserved3
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__reserved3; 
    
    // rxelecidle_cfg
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxelecidle_cfg; 
    
    // disable_lanes
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__disable_lanes; 
    
    // eq_ph23_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__eq_ph23_en; 
    
    // tx_cutthru_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__tx_cutthru_en; 
    
    // rx_cutthru_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rx_cutthru_en; 
    
    // reserved2
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__reserved2; 
    
    // lane_reverse_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__lane_reverse_en; 
    
    // bfm_mode
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__bfm_mode; 
    
    // reserved1
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__reserved1; 
    
    // gen4_supported
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__gen4_supported; 
    
    // gen3_supported
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__gen3_supported; 
    
    // gen2_supported
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__gen2_supported; 
    
    // gen1_supported
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__gen1_supported; 
    
    // sris_mode
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__sris_mode; 
    
    // port_type
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__port_type; 
    
    // spec_version
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__spec_version; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::all() const {
    cpp_int ret_val;

    // word3
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word3; 
    
    // word1
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word1; 
    
    // word0
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word0; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_lmr_t::all() const {
    cpp_int ret_val;

    // word3
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word3; 
    
    // word1
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word1; 
    
    // word0
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word0; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::all() const {
    cpp_int ret_val;

    // word11
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word11; 
    
    // word10
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word10; 
    
    // word9
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word9; 
    
    // word8
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word8; 
    
    // word7
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word7; 
    
    // word6
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word6; 
    
    // word5
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word5; 
    
    // word4
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word4; 
    
    // word3
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word3; 
    
    // word2
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word2; 
    
    // word1
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word1; 
    
    // word0
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word0; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::all() const {
    cpp_int ret_val;

    // word8
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word8; 
    
    // word7
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word7; 
    
    // word6
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word6; 
    
    // word5
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word5; 
    
    // word4
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word4; 
    
    // word3
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word3; 
    
    // word2
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word2; 
    
    // word1
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word1; 
    
    // word0
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__word0; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::all() const {
    cpp_int ret_val;

    // lane15
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane15; 
    
    // lane14
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane14; 
    
    // lane13
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane13; 
    
    // lane12
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane12; 
    
    // lane11
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane11; 
    
    // lane10
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane10; 
    
    // lane9
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane9; 
    
    // lane8
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane8; 
    
    // lane7
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane7; 
    
    // lane6
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane6; 
    
    // lane5
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane5; 
    
    // lane4
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane4; 
    
    // lane3
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane3; 
    
    // lane2
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane2; 
    
    // lane1
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane1; 
    
    // lane0
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane0; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::all() const {
    cpp_int ret_val;

    // lane7
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane7; 
    
    // lane6
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane6; 
    
    // lane5
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane5; 
    
    // lane4
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane4; 
    
    // lane3
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane3; 
    
    // lane2
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane2; 
    
    // lane1
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane1; 
    
    // lane0
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__lane0; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_k_bar0windows_t::all() const {
    cpp_int ret_val;

    // bits227_224
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__bits227_224; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::all() const {
    cpp_int ret_val;

    // rc_legacy_axi_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_legacy_axi_en; 
    
    // aer_common_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__aer_common_en; 
    
    // margining_sw_ready
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__margining_sw_ready; 
    
    // margining_ready
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__margining_ready; 
    
    // auto_retry_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__auto_retry_en; 
    
    // inject_ecrc
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__inject_ecrc; 
    
    // inject_lcrc
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__inject_lcrc; 
    
    // pm_clkcontrol
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__pm_clkcontrol; 
    
    // pm_turnoffcontrol
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__pm_turnoffcontrol; 
    
    // pm_data
    ret_val = ret_val << 10; ret_val = ret_val  | int_var__pm_data; 
    
    // pm_event
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__pm_event; 
    
    // pm_auxpwr
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__pm_auxpwr; 
    
    // pl_exit_en
    ret_val = ret_val << 3; ret_val = ret_val  | int_var__pl_exit_en; 
    
    // tx_stream
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__tx_stream; 
    
    // flush_marker_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__flush_marker_en; 
    
    // port_type
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__port_type; 
    
    // tl_clock_freq
    ret_val = ret_val << 22; ret_val = ret_val  | int_var__tl_clock_freq; 
    
    // cfg_retry_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__cfg_retry_en; 
    
    // ltssm_en_portgate_qual
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__ltssm_en_portgate_qual; 
    
    // ltssm_en
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__ltssm_en; 
    
    // reset
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__reset; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cnt_c_tl_rx_req_t::all() const {
    cpp_int ret_val;

    // tlp
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__tlp; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cnt_c_tl_rx_cpl_t::all() const {
    cpp_int ret_val;

    // tlp
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__tlp; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cnt_c_tl_tx_req_t::all() const {
    cpp_int ret_val;

    // tlp
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__tlp; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cnt_c_tl_tx_cpl_t::all() const {
    cpp_int ret_val;

    // tlp
    ret_val = ret_val << 40; ret_val = ret_val  | int_var__tlp; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::all() const {
    cpp_int ret_val;

    // tlp
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__tlp; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::all() const {
    cpp_int ret_val;

    // dllp_tx_inhibited
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__dllp_tx_inhibited; 
    
    // tlp_tx_inhibited
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__tlp_tx_inhibited; 
    
    // pm_clkstatus
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__pm_clkstatus; 
    
    // pm_turnoffstatus
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__pm_turnoffstatus; 
    
    // rc_int_pinstate
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__rc_int_pinstate; 
    
    // dpc_active
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__dpc_active; 
    
    // trn2ltssm_l2
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__trn2ltssm_l2; 
    
    // trn2ltssm_l1
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__trn2ltssm_l1; 
    
    // trn2ltssm_l0s
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__trn2ltssm_l0s; 
    
    // lp_state
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__lp_state; 
    
    // portgate_open
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__portgate_open; 
    
    // dl_up
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__dl_up; 
    
    // ltssm
    ret_val = ret_val << 5; ret_val = ret_val  | int_var__ltssm; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::all() const {
    cpp_int ret_val;

    // hrst
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__hrst; 
    
    // srst
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__srst; 
    
    // app_xrst
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__app_xrst; 
    
    // app_xperst
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__app_xperst; 
    
    // app_sperst
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__app_sperst; 
    
    // app_hperst
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__app_hperst; 
    
    // tl_crstn
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__tl_crstn; 
    
    // tl_rstn
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__tl_rstn; 
    
    // tl_npor
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__tl_npor; 
    
    // phystatus_or
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__phystatus_or; 
    
    // pl_npor
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__pl_npor; 
    
    // pl_rstn
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__pl_rstn; 
    
    // perstn
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__perstn; 
    
    // sec_bus_rst
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__sec_bus_rst; 
    
    // mac_dl_up
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__mac_dl_up; 
    
    // mac_ltssm
    ret_val = ret_val << 5; ret_val = ret_val  | int_var__mac_ltssm; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_portgate_open_t::all() const {
    cpp_int ret_val;

    // data
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__data; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_portgate_close_t::all() const {
    cpp_int ret_val;

    // data
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__data; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_ltr_latency_t::all() const {
    cpp_int ret_val;

    // data
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__data; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_autonomous_linkwidth_t::all() const {
    cpp_int ret_val;

    // pm_bwchange
    ret_val = ret_val << 4; ret_val = ret_val  | int_var__pm_bwchange; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::all() const {
    cpp_int ret_val;

    // cor_err
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__cor_err; 
    
    // unc_err
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__unc_err; 
    
    // tlp_prefix_blocked
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__tlp_prefix_blocked; 
    
    // atomic_egress_blocked
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__atomic_egress_blocked; 
    
    // dropped_posted
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__dropped_posted; 
    
    // cpl_ur
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__cpl_ur; 
    
    // cpl_ca
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__cpl_ca; 
    
    // cpl_malform
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__cpl_malform; 
    
    // cpl_unexp
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__cpl_unexp; 
    
    // cpl_timeout
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__cpl_timeout; 
    
    // flr_ack
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__flr_ack; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_ecc_disable_t::all() const {
    cpp_int ret_val;

    // rxbuf_det
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_det; 
    
    // rxbuf_cor
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_cor; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_brsw_t::all() const {
    cpp_int ret_val;

    // tl_brsw_in
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__tl_brsw_in; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_brsw_t::all() const {
    cpp_int ret_val;

    // tl_brsw_out
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__tl_brsw_out; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_test_in_t::all() const {
    cpp_int ret_val;

    // dw0
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__dw0; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_mac_ssvid_cap_t::all() const {
    cpp_int ret_val;

    // ssid
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__ssid; 
    
    // ssvid
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__ssvid; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_tx_fc_credits_t::all() const {
    cpp_int ret_val;

    // non_posted
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__non_posted; 
    
    // posted
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__posted; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::all() const {
    cpp_int ret_val;

    // addr
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__addr; 
    
    // syndrome
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__syndrome; 
    
    // correctable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__correctable; 
    
    // uncorrectable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__uncorrectable; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::all() const {
    cpp_int ret_val;

    // addr
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__addr; 
    
    // syndrome
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__syndrome; 
    
    // correctable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__correctable; 
    
    // uncorrectable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__uncorrectable; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::all() const {
    cpp_int ret_val;

    // addr
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__addr; 
    
    // syndrome
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__syndrome; 
    
    // correctable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__correctable; 
    
    // uncorrectable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__uncorrectable; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::all() const {
    cpp_int ret_val;

    // addr
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__addr; 
    
    // syndrome
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__syndrome; 
    
    // correctable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__correctable; 
    
    // uncorrectable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__uncorrectable; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt_tx_drop_t::all() const {
    cpp_int ret_val;

    // portgate
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__portgate; 
    
    // nullified
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__nullified; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::all() const {
    cpp_int ret_val;

    // event
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__event; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::all() const {
    cpp_int ret_val;

    // event
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__event; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::all() const {
    cpp_int ret_val;

    // event
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__event; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::all() const {
    cpp_int ret_val;

    // event
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__event; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::all() const {
    cpp_int ret_val;

    // event
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__event; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::all() const {
    cpp_int ret_val;

    // event
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__event; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::all() const {
    cpp_int ret_val;

    // event
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__event; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::all() const {
    cpp_int ret_val;

    // event
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__event; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::all() const {
    cpp_int ret_val;

    // event
    ret_val = ret_val << 8; ret_val = ret_val  | int_var__event; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_sta_c_port_phystatus_t::all() const {
    cpp_int ret_val;

    // per_lane
    ret_val = ret_val << 16; ret_val = ret_val  | int_var__per_lane; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_csr_intr_t::all() const {
    cpp_int ret_val;

    // dowstream_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__dowstream_enable; 
    
    // dowstream
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__dowstream; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_cfg_c_spare_t::all() const {
    cpp_int ret_val;

    // data
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__data; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_dhs_c_mac_apb_t::all() const {
    cpp_int ret_val;

    #if 1024 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("all function for large_array not implemented" << endl);
    #else
    // entry
    for(int ii = 1024-1; ii >= 0; ii--) {
         ret_val = ret_val << entry[ii].get_width(); ret_val = ret_val  | entry[ii].all(); 
    }
    #endif
    
    return ret_val;
}

cpp_int cap_pxc_csr_dhs_c_mac_apb_entry_t::all() const {
    cpp_int ret_val;

    // cfg_data
    ret_val = ret_val << 32; ret_val = ret_val  | int_var__cfg_data; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_intgrp_status_t::all() const {
    cpp_int ret_val;

    ret_val = ret_val << int_rw_reg.get_width(); ret_val = ret_val  | int_rw_reg.all(); 
    ret_val = ret_val << int_enable_rw_reg.get_width(); ret_val = ret_val  | int_enable_rw_reg.all(); 
    ret_val = ret_val << intreg.get_width(); ret_val = ret_val  | intreg.all(); 
    return ret_val;
}

cpp_int cap_pxc_csr_intreg_status_t::all() const {
    cpp_int ret_val;

    // int_c_ecc_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__int_c_ecc_interrupt; 
    
    // int_c_mac_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__int_c_mac_interrupt; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_int_groups_int_enable_rw_reg_t::all() const {
    cpp_int ret_val;

    // int_c_ecc_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__int_c_ecc_enable; 
    
    // int_c_mac_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__int_c_mac_enable; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_int_c_mac_t::all() const {
    cpp_int ret_val;

    ret_val = ret_val << int_enable_clear.get_width(); ret_val = ret_val  | int_enable_clear.all(); 
    ret_val = ret_val << int_enable_set.get_width(); ret_val = ret_val  | int_enable_set.all(); 
    ret_val = ret_val << int_test_set.get_width(); ret_val = ret_val  | int_test_set.all(); 
    ret_val = ret_val << intreg.get_width(); ret_val = ret_val  | intreg.all(); 
    return ret_val;
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::all() const {
    cpp_int ret_val;

    // rc_legacy_intpin_changed_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_legacy_intpin_changed_interrupt; 
    
    // tl_flr_req_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__tl_flr_req_interrupt; 
    
    // rxtlp_err_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxtlp_err_interrupt; 
    
    // txbfr_overflow_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__txbfr_overflow_interrupt; 
    
    // pm_turnoff_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__pm_turnoff_interrupt; 
    
    // rc_dpc_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_dpc_interrupt; 
    
    // rc_eq_req_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_eq_req_interrupt; 
    
    // rc_hpe_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_hpe_interrupt; 
    
    // rc_serr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_serr_interrupt; 
    
    // rc_aerr_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_aerr_interrupt; 
    
    // rc_pme_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_pme_interrupt; 
    
    // sec_busnum_changed_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__sec_busnum_changed_interrupt; 
    
    // ltssm_st_changed_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__ltssm_st_changed_interrupt; 
    
    // portgate_open2close_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__portgate_open2close_interrupt; 
    
    // rst_dn2up_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rst_dn2up_interrupt; 
    
    // rst_up2dn_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rst_up2dn_interrupt; 
    
    // sec_bus_rst_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__sec_bus_rst_interrupt; 
    
    // link_up2dn_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__link_up2dn_interrupt; 
    
    // link_dn2up_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__link_dn2up_interrupt; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::all() const {
    cpp_int ret_val;

    // rc_legacy_intpin_changed_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_legacy_intpin_changed_enable; 
    
    // tl_flr_req_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__tl_flr_req_enable; 
    
    // rxtlp_err_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxtlp_err_enable; 
    
    // txbfr_overflow_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__txbfr_overflow_enable; 
    
    // pm_turnoff_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__pm_turnoff_enable; 
    
    // rc_dpc_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_dpc_enable; 
    
    // rc_eq_req_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_eq_req_enable; 
    
    // rc_hpe_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_hpe_enable; 
    
    // rc_serr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_serr_enable; 
    
    // rc_aerr_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_aerr_enable; 
    
    // rc_pme_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rc_pme_enable; 
    
    // sec_busnum_changed_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__sec_busnum_changed_enable; 
    
    // ltssm_st_changed_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__ltssm_st_changed_enable; 
    
    // portgate_open2close_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__portgate_open2close_enable; 
    
    // rst_dn2up_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rst_dn2up_enable; 
    
    // rst_up2dn_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rst_up2dn_enable; 
    
    // sec_bus_rst_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__sec_bus_rst_enable; 
    
    // link_up2dn_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__link_up2dn_enable; 
    
    // link_dn2up_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__link_dn2up_enable; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_int_c_ecc_t::all() const {
    cpp_int ret_val;

    ret_val = ret_val << int_enable_clear.get_width(); ret_val = ret_val  | int_enable_clear.all(); 
    ret_val = ret_val << int_enable_set.get_width(); ret_val = ret_val  | int_enable_set.all(); 
    ret_val = ret_val << int_test_set.get_width(); ret_val = ret_val  | int_test_set.all(); 
    ret_val = ret_val << intreg.get_width(); ret_val = ret_val  | intreg.all(); 
    return ret_val;
}

cpp_int cap_pxc_csr_int_c_ecc_int_test_set_t::all() const {
    cpp_int ret_val;

    // rxbuf_3_correctable_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_3_correctable_interrupt; 
    
    // rxbuf_2_correctable_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_2_correctable_interrupt; 
    
    // rxbuf_1_correctable_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_1_correctable_interrupt; 
    
    // rxbuf_0_correctable_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_0_correctable_interrupt; 
    
    // rxbuf_3_uncorrectable_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_3_uncorrectable_interrupt; 
    
    // rxbuf_2_uncorrectable_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_2_uncorrectable_interrupt; 
    
    // rxbuf_1_uncorrectable_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_1_uncorrectable_interrupt; 
    
    // rxbuf_0_uncorrectable_interrupt
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_0_uncorrectable_interrupt; 
    
    return ret_val;
}

cpp_int cap_pxc_csr_int_c_ecc_int_enable_clear_t::all() const {
    cpp_int ret_val;

    // rxbuf_3_correctable_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_3_correctable_enable; 
    
    // rxbuf_2_correctable_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_2_correctable_enable; 
    
    // rxbuf_1_correctable_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_1_correctable_enable; 
    
    // rxbuf_0_correctable_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_0_correctable_enable; 
    
    // rxbuf_3_uncorrectable_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_3_uncorrectable_enable; 
    
    // rxbuf_2_uncorrectable_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_2_uncorrectable_enable; 
    
    // rxbuf_1_uncorrectable_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_1_uncorrectable_enable; 
    
    // rxbuf_0_uncorrectable_enable
    ret_val = ret_val << 1; ret_val = ret_val  | int_var__rxbuf_0_uncorrectable_enable; 
    
    return ret_val;
}

void cap_pxc_csr_int_c_ecc_int_enable_clear_t::clear() {

    int_var__rxbuf_0_uncorrectable_enable = 0; 
    
    int_var__rxbuf_1_uncorrectable_enable = 0; 
    
    int_var__rxbuf_2_uncorrectable_enable = 0; 
    
    int_var__rxbuf_3_uncorrectable_enable = 0; 
    
    int_var__rxbuf_0_correctable_enable = 0; 
    
    int_var__rxbuf_1_correctable_enable = 0; 
    
    int_var__rxbuf_2_correctable_enable = 0; 
    
    int_var__rxbuf_3_correctable_enable = 0; 
    
}

void cap_pxc_csr_int_c_ecc_int_test_set_t::clear() {

    int_var__rxbuf_0_uncorrectable_interrupt = 0; 
    
    int_var__rxbuf_1_uncorrectable_interrupt = 0; 
    
    int_var__rxbuf_2_uncorrectable_interrupt = 0; 
    
    int_var__rxbuf_3_uncorrectable_interrupt = 0; 
    
    int_var__rxbuf_0_correctable_interrupt = 0; 
    
    int_var__rxbuf_1_correctable_interrupt = 0; 
    
    int_var__rxbuf_2_correctable_interrupt = 0; 
    
    int_var__rxbuf_3_correctable_interrupt = 0; 
    
}

void cap_pxc_csr_int_c_ecc_t::clear() {

    intreg.clear();
    int_test_set.clear();
    int_enable_set.clear();
    int_enable_clear.clear();
}

void cap_pxc_csr_int_c_mac_int_enable_clear_t::clear() {

    int_var__link_dn2up_enable = 0; 
    
    int_var__link_up2dn_enable = 0; 
    
    int_var__sec_bus_rst_enable = 0; 
    
    int_var__rst_up2dn_enable = 0; 
    
    int_var__rst_dn2up_enable = 0; 
    
    int_var__portgate_open2close_enable = 0; 
    
    int_var__ltssm_st_changed_enable = 0; 
    
    int_var__sec_busnum_changed_enable = 0; 
    
    int_var__rc_pme_enable = 0; 
    
    int_var__rc_aerr_enable = 0; 
    
    int_var__rc_serr_enable = 0; 
    
    int_var__rc_hpe_enable = 0; 
    
    int_var__rc_eq_req_enable = 0; 
    
    int_var__rc_dpc_enable = 0; 
    
    int_var__pm_turnoff_enable = 0; 
    
    int_var__txbfr_overflow_enable = 0; 
    
    int_var__rxtlp_err_enable = 0; 
    
    int_var__tl_flr_req_enable = 0; 
    
    int_var__rc_legacy_intpin_changed_enable = 0; 
    
}

void cap_pxc_csr_int_c_mac_intreg_t::clear() {

    int_var__link_dn2up_interrupt = 0; 
    
    int_var__link_up2dn_interrupt = 0; 
    
    int_var__sec_bus_rst_interrupt = 0; 
    
    int_var__rst_up2dn_interrupt = 0; 
    
    int_var__rst_dn2up_interrupt = 0; 
    
    int_var__portgate_open2close_interrupt = 0; 
    
    int_var__ltssm_st_changed_interrupt = 0; 
    
    int_var__sec_busnum_changed_interrupt = 0; 
    
    int_var__rc_pme_interrupt = 0; 
    
    int_var__rc_aerr_interrupt = 0; 
    
    int_var__rc_serr_interrupt = 0; 
    
    int_var__rc_hpe_interrupt = 0; 
    
    int_var__rc_eq_req_interrupt = 0; 
    
    int_var__rc_dpc_interrupt = 0; 
    
    int_var__pm_turnoff_interrupt = 0; 
    
    int_var__txbfr_overflow_interrupt = 0; 
    
    int_var__rxtlp_err_interrupt = 0; 
    
    int_var__tl_flr_req_interrupt = 0; 
    
    int_var__rc_legacy_intpin_changed_interrupt = 0; 
    
}

void cap_pxc_csr_int_c_mac_t::clear() {

    intreg.clear();
    int_test_set.clear();
    int_enable_set.clear();
    int_enable_clear.clear();
}

void cap_pxc_csr_intreg_status_t::clear() {

    int_var__int_c_mac_interrupt = 0; 
    
    int_var__int_c_ecc_interrupt = 0; 
    
}

void cap_pxc_csr_int_groups_int_enable_rw_reg_t::clear() {

    int_var__int_c_mac_enable = 0; 
    
    int_var__int_c_ecc_enable = 0; 
    
}

void cap_pxc_csr_intgrp_status_t::clear() {

    intreg.clear();
    int_enable_rw_reg.clear();
    int_rw_reg.clear();
}

void cap_pxc_csr_dhs_c_mac_apb_entry_t::clear() {

    int_var__cfg_data = 0; 
    
}

void cap_pxc_csr_dhs_c_mac_apb_t::clear() {

    #if 1024 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    PLOG_ERR("clear function for large_array not implemented" << endl);
    #else
    // entry
    for(int ii = 0; ii < 1024; ii++) {
        entry[ii].clear();
    }
    #endif
    
}

void cap_pxc_csr_cfg_c_spare_t::clear() {

    int_var__data = 0; 
    
}

void cap_pxc_csr_csr_intr_t::clear() {

    int_var__dowstream = 0; 
    
    int_var__dowstream_enable = 0; 
    
}

void cap_pxc_csr_sta_c_port_phystatus_t::clear() {

    int_var__per_lane = 0; 
    
}

void cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::clear() {

    int_var__event = 0; 
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::clear() {

    int_var__event = 0; 
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::clear() {

    int_var__event = 0; 
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::clear() {

    int_var__event = 0; 
    
}

void cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::clear() {

    int_var__event = 0; 
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::clear() {

    int_var__event = 0; 
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::clear() {

    int_var__event = 0; 
    
}

void cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::clear() {

    int_var__event = 0; 
    
}

void cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::clear() {

    int_var__event = 0; 
    
}

void cap_pxc_csr_sat_c_port_cnt_tx_drop_t::clear() {

    int_var__nullified = 0; 
    
    int_var__portgate = 0; 
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::clear() {

    int_var__uncorrectable = 0; 
    
    int_var__correctable = 0; 
    
    int_var__syndrome = 0; 
    
    int_var__addr = 0; 
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::clear() {

    int_var__uncorrectable = 0; 
    
    int_var__correctable = 0; 
    
    int_var__syndrome = 0; 
    
    int_var__addr = 0; 
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::clear() {

    int_var__uncorrectable = 0; 
    
    int_var__correctable = 0; 
    
    int_var__syndrome = 0; 
    
    int_var__addr = 0; 
    
}

void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::clear() {

    int_var__uncorrectable = 0; 
    
    int_var__correctable = 0; 
    
    int_var__syndrome = 0; 
    
    int_var__addr = 0; 
    
}

void cap_pxc_csr_sta_c_tx_fc_credits_t::clear() {

    int_var__posted = 0; 
    
    int_var__non_posted = 0; 
    
}

void cap_pxc_csr_cfg_c_mac_ssvid_cap_t::clear() {

    int_var__ssvid = 0; 
    
    int_var__ssid = 0; 
    
}

void cap_pxc_csr_cfg_c_mac_test_in_t::clear() {

    int_var__dw0 = 0; 
    
}

void cap_pxc_csr_sta_c_brsw_t::clear() {

    int_var__tl_brsw_out = 0; 
    
}

void cap_pxc_csr_cfg_c_brsw_t::clear() {

    int_var__tl_brsw_in = 0; 
    
}

void cap_pxc_csr_cfg_c_ecc_disable_t::clear() {

    int_var__rxbuf_cor = 0; 
    
    int_var__rxbuf_det = 0; 
    
}

void cap_pxc_csr_cfg_c_tl_report_t::clear() {

    int_var__flr_ack = 0; 
    
    int_var__cpl_timeout = 0; 
    
    int_var__cpl_unexp = 0; 
    
    int_var__cpl_malform = 0; 
    
    int_var__cpl_ca = 0; 
    
    int_var__cpl_ur = 0; 
    
    int_var__dropped_posted = 0; 
    
    int_var__atomic_egress_blocked = 0; 
    
    int_var__tlp_prefix_blocked = 0; 
    
    int_var__unc_err = 0; 
    
    int_var__cor_err = 0; 
    
}

void cap_pxc_csr_cfg_c_autonomous_linkwidth_t::clear() {

    int_var__pm_bwchange = 0; 
    
}

void cap_pxc_csr_cfg_c_ltr_latency_t::clear() {

    int_var__data = 0; 
    
}

void cap_pxc_csr_cfg_c_portgate_close_t::clear() {

    int_var__data = 0; 
    
}

void cap_pxc_csr_cfg_c_portgate_open_t::clear() {

    int_var__data = 0; 
    
}

void cap_pxc_csr_sta_c_port_rst_t::clear() {

    int_var__mac_ltssm = 0; 
    
    int_var__mac_dl_up = 0; 
    
    int_var__sec_bus_rst = 0; 
    
    int_var__perstn = 0; 
    
    int_var__pl_rstn = 0; 
    
    int_var__pl_npor = 0; 
    
    int_var__phystatus_or = 0; 
    
    int_var__tl_npor = 0; 
    
    int_var__tl_rstn = 0; 
    
    int_var__tl_crstn = 0; 
    
    int_var__app_hperst = 0; 
    
    int_var__app_sperst = 0; 
    
    int_var__app_xperst = 0; 
    
    int_var__app_xrst = 0; 
    
    int_var__srst = 0; 
    
    int_var__hrst = 0; 
    
}

void cap_pxc_csr_sta_c_port_mac_t::clear() {

    int_var__ltssm = 0; 
    
    int_var__dl_up = 0; 
    
    int_var__portgate_open = 0; 
    
    int_var__lp_state = 0; 
    
    int_var__trn2ltssm_l0s = 0; 
    
    int_var__trn2ltssm_l1 = 0; 
    
    int_var__trn2ltssm_l2 = 0; 
    
    int_var__dpc_active = 0; 
    
    int_var__rc_int_pinstate = 0; 
    
    int_var__pm_turnoffstatus = 0; 
    
    int_var__pm_clkstatus = 0; 
    
    int_var__tlp_tx_inhibited = 0; 
    
    int_var__dllp_tx_inhibited = 0; 
    
}

void cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::clear() {

    int_var__tlp = 0; 
    
}

void cap_pxc_csr_cnt_c_tl_tx_cpl_t::clear() {

    int_var__tlp = 0; 
    
}

void cap_pxc_csr_cnt_c_tl_tx_req_t::clear() {

    int_var__tlp = 0; 
    
}

void cap_pxc_csr_cnt_c_tl_rx_cpl_t::clear() {

    int_var__tlp = 0; 
    
}

void cap_pxc_csr_cnt_c_tl_rx_req_t::clear() {

    int_var__tlp = 0; 
    
}

void cap_pxc_csr_cfg_c_port_mac_t::clear() {

    int_var__reset = 0; 
    
    int_var__ltssm_en = 0; 
    
    int_var__ltssm_en_portgate_qual = 0; 
    
    int_var__cfg_retry_en = 0; 
    
    int_var__tl_clock_freq = 0; 
    
    int_var__port_type = 0; 
    
    int_var__flush_marker_en = 0; 
    
    int_var__tx_stream = 0; 
    
    int_var__pl_exit_en = 0; 
    
    int_var__pm_auxpwr = 0; 
    
    int_var__pm_event = 0; 
    
    int_var__pm_data = 0; 
    
    int_var__pm_turnoffcontrol = 0; 
    
    int_var__pm_clkcontrol = 0; 
    
    int_var__inject_lcrc = 0; 
    
    int_var__inject_ecrc = 0; 
    
    int_var__auto_retry_en = 0; 
    
    int_var__margining_ready = 0; 
    
    int_var__margining_sw_ready = 0; 
    
    int_var__aer_common_en = 0; 
    
    int_var__rc_legacy_axi_en = 0; 
    
}

void cap_pxc_csr_cfg_c_mac_k_bar0windows_t::clear() {

    int_var__bits227_224 = 0; 
    
}

void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::clear() {

    int_var__lane0 = 0; 
    
    int_var__lane1 = 0; 
    
    int_var__lane2 = 0; 
    
    int_var__lane3 = 0; 
    
    int_var__lane4 = 0; 
    
    int_var__lane5 = 0; 
    
    int_var__lane6 = 0; 
    
    int_var__lane7 = 0; 
    
}

void cap_pxc_csr_cfg_c_mac_k_equpreset_t::clear() {

    int_var__lane0 = 0; 
    
    int_var__lane1 = 0; 
    
    int_var__lane2 = 0; 
    
    int_var__lane3 = 0; 
    
    int_var__lane4 = 0; 
    
    int_var__lane5 = 0; 
    
    int_var__lane6 = 0; 
    
    int_var__lane7 = 0; 
    
    int_var__lane8 = 0; 
    
    int_var__lane9 = 0; 
    
    int_var__lane10 = 0; 
    
    int_var__lane11 = 0; 
    
    int_var__lane12 = 0; 
    
    int_var__lane13 = 0; 
    
    int_var__lane14 = 0; 
    
    int_var__lane15 = 0; 
    
}

void cap_pxc_csr_cfg_c_mac_k_pciconf_t::clear() {

    int_var__word0 = 0; 
    
    int_var__word1 = 0; 
    
    int_var__word2 = 0; 
    
    int_var__word3 = 0; 
    
    int_var__word4 = 0; 
    
    int_var__word5 = 0; 
    
    int_var__word6 = 0; 
    
    int_var__word7 = 0; 
    
    int_var__word8 = 0; 
    
}

void cap_pxc_csr_cfg_c_mac_k_pexconf_t::clear() {

    int_var__word0 = 0; 
    
    int_var__word1 = 0; 
    
    int_var__word2 = 0; 
    
    int_var__word3 = 0; 
    
    int_var__word4 = 0; 
    
    int_var__word5 = 0; 
    
    int_var__word6 = 0; 
    
    int_var__word7 = 0; 
    
    int_var__word8 = 0; 
    
    int_var__word9 = 0; 
    
    int_var__word10 = 0; 
    
    int_var__word11 = 0; 
    
}

void cap_pxc_csr_cfg_c_mac_k_lmr_t::clear() {

    int_var__word0 = 0; 
    
    int_var__word1 = 0; 
    
    int_var__word3 = 0; 
    
}

void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::clear() {

    int_var__word0 = 0; 
    
    int_var__word1 = 0; 
    
    int_var__word3 = 0; 
    
}

void cap_pxc_csr_cfg_c_mac_k_gen_t::clear() {

    int_var__spec_version = 0; 
    
    int_var__port_type = 0; 
    
    int_var__sris_mode = 0; 
    
    int_var__gen1_supported = 0; 
    
    int_var__gen2_supported = 0; 
    
    int_var__gen3_supported = 0; 
    
    int_var__gen4_supported = 0; 
    
    int_var__reserved1 = 0; 
    
    int_var__bfm_mode = 0; 
    
    int_var__lane_reverse_en = 0; 
    
    int_var__reserved2 = 0; 
    
    int_var__rx_cutthru_en = 0; 
    
    int_var__tx_cutthru_en = 0; 
    
    int_var__eq_ph23_en = 0; 
    
    int_var__disable_lanes = 0; 
    
    int_var__rxelecidle_cfg = 0; 
    
    int_var__reserved3 = 0; 
    
    int_var__reverved4 = 0; 
    
    int_var__ecrc_gen_mode = 0; 
    
    int_var__pf_intr_tx_mode = 0; 
    
    int_var__tx_err_mgmt = 0; 
    
    int_var__rx_wdog_en = 0; 
    
    int_var__upcfg_en = 0; 
    
    int_var__rxvalid_filter = 0; 
    
    int_var__vf_intr_tx_mode = 0; 
    
    int_var__reserved5 = 0; 
    
    int_var__rx_wdog_thres_low = 0; 
    
    int_var__rx_wdog_thres_high = 0; 
    
    int_var__limit_tx_bfr_size = 0; 
    
    int_var__reserved4 = 0; 
    
}

void cap_pxc_csr_t::clear() {

    cfg_c_mac_k_gen.clear();
    cfg_c_mac_k_rx_cred.clear();
    cfg_c_mac_k_lmr.clear();
    cfg_c_mac_k_pexconf.clear();
    cfg_c_mac_k_pciconf.clear();
    cfg_c_mac_k_equpreset.clear();
    cfg_c_mac_k_equpreset16.clear();
    cfg_c_mac_k_bar0windows.clear();
    cfg_c_port_mac.clear();
    cnt_c_tl_rx_req.clear();
    cnt_c_tl_rx_cpl.clear();
    cnt_c_tl_tx_req.clear();
    cnt_c_tl_tx_cpl.clear();
    cnt_c_port_rx_cfg0_req.clear();
    sta_c_port_mac.clear();
    sta_c_port_rst.clear();
    cfg_c_portgate_open.clear();
    cfg_c_portgate_close.clear();
    cfg_c_ltr_latency.clear();
    cfg_c_autonomous_linkwidth.clear();
    cfg_c_tl_report.clear();
    cfg_c_ecc_disable.clear();
    cfg_c_brsw.clear();
    sta_c_brsw.clear();
    cfg_c_mac_test_in.clear();
    cfg_c_mac_ssvid_cap.clear();
    sta_c_tx_fc_credits.clear();
    sta_c_ecc_rxbuf_0.clear();
    sta_c_ecc_rxbuf_1.clear();
    sta_c_ecc_rxbuf_2.clear();
    sta_c_ecc_rxbuf_3.clear();
    sat_c_port_cnt_tx_drop.clear();
    sat_c_port_cnt_rc_legacy_int_rx.clear();
    sat_c_port_cnt_rx_malform_tlp.clear();
    sat_c_port_cnt_rx_framing_err.clear();
    sat_c_port_cnt_rx_ecrc_err.clear();
    sat_c_port_cnt_rxbuf_ecc_err.clear();
    sat_c_port_cnt_rx_nullify.clear();
    sat_c_port_cnt_rx_watchdog_nullify.clear();
    sat_c_port_cnt_rx_unsupp.clear();
    sat_c_port_cnt_txbfr_overflow.clear();
    sta_c_port_phystatus.clear();
    csr_intr.clear();
    cfg_c_spare.clear();
    dhs_c_mac_apb.clear();
    int_groups.clear();
    int_c_mac.clear();
    int_c_ecc.clear();
}

void cap_pxc_csr_int_c_ecc_int_enable_clear_t::init() {

}

void cap_pxc_csr_int_c_ecc_int_test_set_t::init() {

}

void cap_pxc_csr_int_c_ecc_t::init() {

    intreg.set_attributes(this,"intreg", 0x0 );
    int_test_set.set_attributes(this,"int_test_set", 0x4 );
    int_enable_set.set_attributes(this,"int_enable_set", 0x8 );
    int_enable_clear.set_attributes(this,"int_enable_clear", 0xc );
}

void cap_pxc_csr_int_c_mac_int_enable_clear_t::init() {

}

void cap_pxc_csr_int_c_mac_intreg_t::init() {

}

void cap_pxc_csr_int_c_mac_t::init() {

    intreg.set_attributes(this,"intreg", 0x0 );
    int_test_set.set_attributes(this,"int_test_set", 0x4 );
    int_enable_set.set_attributes(this,"int_enable_set", 0x8 );
    int_enable_clear.set_attributes(this,"int_enable_clear", 0xc );
}

void cap_pxc_csr_intreg_status_t::init() {

}

void cap_pxc_csr_int_groups_int_enable_rw_reg_t::init() {

}

void cap_pxc_csr_intgrp_status_t::init() {

    intreg.set_attributes(this,"intreg", 0x0 );
    int_enable_rw_reg.set_attributes(this,"int_enable_rw_reg", 0x4 );
    int_rw_reg.set_attributes(this,"int_rw_reg", 0x8 );
}

void cap_pxc_csr_dhs_c_mac_apb_entry_t::init() {

}

void cap_pxc_csr_dhs_c_mac_apb_t::init() {

    #if 1024 > CAP_CSR_LARGE_ARRAY_THRESHOLD
    entry.set_attributes(this, "entry", 0x0);
    #else
    for(int ii = 0; ii < 1024; ii++) {
        if(ii != 0) entry[ii].set_field_init_done(true, true);
        entry[ii].set_attributes(this,"entry["+to_string(ii)+"]",  0x0 + (entry[ii].get_byte_size()*ii));
    }
    #endif
    
}

void cap_pxc_csr_cfg_c_spare_t::init() {

}

void cap_pxc_csr_csr_intr_t::init() {

}

void cap_pxc_csr_sta_c_port_phystatus_t::init() {

}

void cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::init() {

}

void cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::init() {

}

void cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::init() {

}

void cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::init() {

}

void cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::init() {

}

void cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::init() {

}

void cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::init() {

}

void cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::init() {

}

void cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::init() {

}

void cap_pxc_csr_sat_c_port_cnt_tx_drop_t::init() {

}

void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::init() {

}

void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::init() {

}

void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::init() {

}

void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::init() {

}

void cap_pxc_csr_sta_c_tx_fc_credits_t::init() {

}

void cap_pxc_csr_cfg_c_mac_ssvid_cap_t::init() {

    set_reset_val(cpp_int("0x10001dd8"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_test_in_t::init() {

}

void cap_pxc_csr_sta_c_brsw_t::init() {

}

void cap_pxc_csr_cfg_c_brsw_t::init() {

}

void cap_pxc_csr_cfg_c_ecc_disable_t::init() {

}

void cap_pxc_csr_cfg_c_tl_report_t::init() {

}

void cap_pxc_csr_cfg_c_autonomous_linkwidth_t::init() {

}

void cap_pxc_csr_cfg_c_ltr_latency_t::init() {

}

void cap_pxc_csr_cfg_c_portgate_close_t::init() {

}

void cap_pxc_csr_cfg_c_portgate_open_t::init() {

}

void cap_pxc_csr_sta_c_port_rst_t::init() {

}

void cap_pxc_csr_sta_c_port_mac_t::init() {

}

void cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::init() {

}

void cap_pxc_csr_cnt_c_tl_tx_cpl_t::init() {

}

void cap_pxc_csr_cnt_c_tl_tx_req_t::init() {

}

void cap_pxc_csr_cnt_c_tl_rx_cpl_t::init() {

}

void cap_pxc_csr_cnt_c_tl_rx_req_t::init() {

}

void cap_pxc_csr_cfg_c_port_mac_t::init() {

    set_reset_val(cpp_int("0x190000ec0033e9"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_bar0windows_t::init() {

    set_reset_val(cpp_int("0xf"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::init() {

    set_reset_val(cpp_int("0x44444444444444444444444444444444"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_equpreset_t::init() {

    set_reset_val(cpp_int("0x404040404040404040404040404040404040404040404040404040404040404"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_pciconf_t::init() {

    set_reset_val(cpp_int("0x80000000000000000000000000000001c800400010001dd80604000010001dd8"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_pexconf_t::init() {

    set_reset_val(cpp_int("0x18000010000104000000000d28adca500082006c040200000000000000000000010ad7700210bf000000001"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_lmr_t::init() {

    set_reset_val(cpp_int("0x10000000514062000"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::init() {

    set_reset_val(cpp_int("0x20002000400100"));
    all(get_reset_val());
}

void cap_pxc_csr_cfg_c_mac_k_gen_t::init() {

    set_reset_val(cpp_int("0x6b80e21f54"));
    all(get_reset_val());
}

void cap_pxc_csr_t::init() {

    cfg_c_mac_k_gen.set_attributes(this,"cfg_c_mac_k_gen", 0x1000 );
    cfg_c_mac_k_rx_cred.set_attributes(this,"cfg_c_mac_k_rx_cred", 0x1010 );
    cfg_c_mac_k_lmr.set_attributes(this,"cfg_c_mac_k_lmr", 0x1020 );
    cfg_c_mac_k_pexconf.set_attributes(this,"cfg_c_mac_k_pexconf", 0x1040 );
    cfg_c_mac_k_pciconf.set_attributes(this,"cfg_c_mac_k_pciconf", 0x1080 );
    cfg_c_mac_k_equpreset.set_attributes(this,"cfg_c_mac_k_equpreset", 0x10c0 );
    cfg_c_mac_k_equpreset16.set_attributes(this,"cfg_c_mac_k_equpreset16", 0x10e0 );
    cfg_c_mac_k_bar0windows.set_attributes(this,"cfg_c_mac_k_bar0windows", 0x10f0 );
    cfg_c_port_mac.set_attributes(this,"cfg_c_port_mac", 0x10f8 );
    cnt_c_tl_rx_req.set_attributes(this,"cnt_c_tl_rx_req", 0x1100 );
    cnt_c_tl_rx_cpl.set_attributes(this,"cnt_c_tl_rx_cpl", 0x1108 );
    cnt_c_tl_tx_req.set_attributes(this,"cnt_c_tl_tx_req", 0x1110 );
    cnt_c_tl_tx_cpl.set_attributes(this,"cnt_c_tl_tx_cpl", 0x1118 );
    cnt_c_port_rx_cfg0_req.set_attributes(this,"cnt_c_port_rx_cfg0_req", 0x1120 );
    sta_c_port_mac.set_attributes(this,"sta_c_port_mac", 0x1124 );
    sta_c_port_rst.set_attributes(this,"sta_c_port_rst", 0x1128 );
    cfg_c_portgate_open.set_attributes(this,"cfg_c_portgate_open", 0x112c );
    cfg_c_portgate_close.set_attributes(this,"cfg_c_portgate_close", 0x1130 );
    cfg_c_ltr_latency.set_attributes(this,"cfg_c_ltr_latency", 0x1134 );
    cfg_c_autonomous_linkwidth.set_attributes(this,"cfg_c_autonomous_linkwidth", 0x1138 );
    cfg_c_tl_report.set_attributes(this,"cfg_c_tl_report", 0x113c );
    cfg_c_ecc_disable.set_attributes(this,"cfg_c_ecc_disable", 0x1140 );
    cfg_c_brsw.set_attributes(this,"cfg_c_brsw", 0x1144 );
    sta_c_brsw.set_attributes(this,"sta_c_brsw", 0x1148 );
    cfg_c_mac_test_in.set_attributes(this,"cfg_c_mac_test_in", 0x114c );
    cfg_c_mac_ssvid_cap.set_attributes(this,"cfg_c_mac_ssvid_cap", 0x1150 );
    sta_c_tx_fc_credits.set_attributes(this,"sta_c_tx_fc_credits", 0x1158 );
    sta_c_ecc_rxbuf_0.set_attributes(this,"sta_c_ecc_rxbuf_0", 0x1160 );
    sta_c_ecc_rxbuf_1.set_attributes(this,"sta_c_ecc_rxbuf_1", 0x1164 );
    sta_c_ecc_rxbuf_2.set_attributes(this,"sta_c_ecc_rxbuf_2", 0x1168 );
    sta_c_ecc_rxbuf_3.set_attributes(this,"sta_c_ecc_rxbuf_3", 0x116c );
    sat_c_port_cnt_tx_drop.set_attributes(this,"sat_c_port_cnt_tx_drop", 0x1170 );
    sat_c_port_cnt_rc_legacy_int_rx.set_attributes(this,"sat_c_port_cnt_rc_legacy_int_rx", 0x1174 );
    sat_c_port_cnt_rx_malform_tlp.set_attributes(this,"sat_c_port_cnt_rx_malform_tlp", 0x1178 );
    sat_c_port_cnt_rx_framing_err.set_attributes(this,"sat_c_port_cnt_rx_framing_err", 0x117c );
    sat_c_port_cnt_rx_ecrc_err.set_attributes(this,"sat_c_port_cnt_rx_ecrc_err", 0x1180 );
    sat_c_port_cnt_rxbuf_ecc_err.set_attributes(this,"sat_c_port_cnt_rxbuf_ecc_err", 0x1184 );
    sat_c_port_cnt_rx_nullify.set_attributes(this,"sat_c_port_cnt_rx_nullify", 0x1188 );
    sat_c_port_cnt_rx_watchdog_nullify.set_attributes(this,"sat_c_port_cnt_rx_watchdog_nullify", 0x118c );
    sat_c_port_cnt_rx_unsupp.set_attributes(this,"sat_c_port_cnt_rx_unsupp", 0x1190 );
    sat_c_port_cnt_txbfr_overflow.set_attributes(this,"sat_c_port_cnt_txbfr_overflow", 0x1194 );
    sta_c_port_phystatus.set_attributes(this,"sta_c_port_phystatus", 0x1198 );
    csr_intr.set_attributes(this,"csr_intr", 0x119c );
    cfg_c_spare.set_attributes(this,"cfg_c_spare", 0x11d0 );
    dhs_c_mac_apb.set_attributes(this,"dhs_c_mac_apb", 0x0 );
    int_groups.set_attributes(this,"int_groups", 0x11a0 );
    int_c_mac.set_attributes(this,"int_c_mac", 0x11b0 );
    int_c_ecc.set_attributes(this,"int_c_ecc", 0x11c0 );
}

void cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_0_uncorrectable_enable(const cpp_int & _val) { 
    // rxbuf_0_uncorrectable_enable
    int_var__rxbuf_0_uncorrectable_enable = _val.convert_to< rxbuf_0_uncorrectable_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_0_uncorrectable_enable() const {
    return int_var__rxbuf_0_uncorrectable_enable;
}
    
void cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_1_uncorrectable_enable(const cpp_int & _val) { 
    // rxbuf_1_uncorrectable_enable
    int_var__rxbuf_1_uncorrectable_enable = _val.convert_to< rxbuf_1_uncorrectable_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_1_uncorrectable_enable() const {
    return int_var__rxbuf_1_uncorrectable_enable;
}
    
void cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_2_uncorrectable_enable(const cpp_int & _val) { 
    // rxbuf_2_uncorrectable_enable
    int_var__rxbuf_2_uncorrectable_enable = _val.convert_to< rxbuf_2_uncorrectable_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_2_uncorrectable_enable() const {
    return int_var__rxbuf_2_uncorrectable_enable;
}
    
void cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_3_uncorrectable_enable(const cpp_int & _val) { 
    // rxbuf_3_uncorrectable_enable
    int_var__rxbuf_3_uncorrectable_enable = _val.convert_to< rxbuf_3_uncorrectable_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_3_uncorrectable_enable() const {
    return int_var__rxbuf_3_uncorrectable_enable;
}
    
void cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_0_correctable_enable(const cpp_int & _val) { 
    // rxbuf_0_correctable_enable
    int_var__rxbuf_0_correctable_enable = _val.convert_to< rxbuf_0_correctable_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_0_correctable_enable() const {
    return int_var__rxbuf_0_correctable_enable;
}
    
void cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_1_correctable_enable(const cpp_int & _val) { 
    // rxbuf_1_correctable_enable
    int_var__rxbuf_1_correctable_enable = _val.convert_to< rxbuf_1_correctable_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_1_correctable_enable() const {
    return int_var__rxbuf_1_correctable_enable;
}
    
void cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_2_correctable_enable(const cpp_int & _val) { 
    // rxbuf_2_correctable_enable
    int_var__rxbuf_2_correctable_enable = _val.convert_to< rxbuf_2_correctable_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_2_correctable_enable() const {
    return int_var__rxbuf_2_correctable_enable;
}
    
void cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_3_correctable_enable(const cpp_int & _val) { 
    // rxbuf_3_correctable_enable
    int_var__rxbuf_3_correctable_enable = _val.convert_to< rxbuf_3_correctable_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_enable_clear_t::rxbuf_3_correctable_enable() const {
    return int_var__rxbuf_3_correctable_enable;
}
    
void cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_0_uncorrectable_interrupt(const cpp_int & _val) { 
    // rxbuf_0_uncorrectable_interrupt
    int_var__rxbuf_0_uncorrectable_interrupt = _val.convert_to< rxbuf_0_uncorrectable_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_0_uncorrectable_interrupt() const {
    return int_var__rxbuf_0_uncorrectable_interrupt;
}
    
void cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_1_uncorrectable_interrupt(const cpp_int & _val) { 
    // rxbuf_1_uncorrectable_interrupt
    int_var__rxbuf_1_uncorrectable_interrupt = _val.convert_to< rxbuf_1_uncorrectable_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_1_uncorrectable_interrupt() const {
    return int_var__rxbuf_1_uncorrectable_interrupt;
}
    
void cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_2_uncorrectable_interrupt(const cpp_int & _val) { 
    // rxbuf_2_uncorrectable_interrupt
    int_var__rxbuf_2_uncorrectable_interrupt = _val.convert_to< rxbuf_2_uncorrectable_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_2_uncorrectable_interrupt() const {
    return int_var__rxbuf_2_uncorrectable_interrupt;
}
    
void cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_3_uncorrectable_interrupt(const cpp_int & _val) { 
    // rxbuf_3_uncorrectable_interrupt
    int_var__rxbuf_3_uncorrectable_interrupt = _val.convert_to< rxbuf_3_uncorrectable_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_3_uncorrectable_interrupt() const {
    return int_var__rxbuf_3_uncorrectable_interrupt;
}
    
void cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_0_correctable_interrupt(const cpp_int & _val) { 
    // rxbuf_0_correctable_interrupt
    int_var__rxbuf_0_correctable_interrupt = _val.convert_to< rxbuf_0_correctable_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_0_correctable_interrupt() const {
    return int_var__rxbuf_0_correctable_interrupt;
}
    
void cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_1_correctable_interrupt(const cpp_int & _val) { 
    // rxbuf_1_correctable_interrupt
    int_var__rxbuf_1_correctable_interrupt = _val.convert_to< rxbuf_1_correctable_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_1_correctable_interrupt() const {
    return int_var__rxbuf_1_correctable_interrupt;
}
    
void cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_2_correctable_interrupt(const cpp_int & _val) { 
    // rxbuf_2_correctable_interrupt
    int_var__rxbuf_2_correctable_interrupt = _val.convert_to< rxbuf_2_correctable_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_2_correctable_interrupt() const {
    return int_var__rxbuf_2_correctable_interrupt;
}
    
void cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_3_correctable_interrupt(const cpp_int & _val) { 
    // rxbuf_3_correctable_interrupt
    int_var__rxbuf_3_correctable_interrupt = _val.convert_to< rxbuf_3_correctable_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_ecc_int_test_set_t::rxbuf_3_correctable_interrupt() const {
    return int_var__rxbuf_3_correctable_interrupt;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::link_dn2up_enable(const cpp_int & _val) { 
    // link_dn2up_enable
    int_var__link_dn2up_enable = _val.convert_to< link_dn2up_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::link_dn2up_enable() const {
    return int_var__link_dn2up_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::link_up2dn_enable(const cpp_int & _val) { 
    // link_up2dn_enable
    int_var__link_up2dn_enable = _val.convert_to< link_up2dn_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::link_up2dn_enable() const {
    return int_var__link_up2dn_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::sec_bus_rst_enable(const cpp_int & _val) { 
    // sec_bus_rst_enable
    int_var__sec_bus_rst_enable = _val.convert_to< sec_bus_rst_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::sec_bus_rst_enable() const {
    return int_var__sec_bus_rst_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::rst_up2dn_enable(const cpp_int & _val) { 
    // rst_up2dn_enable
    int_var__rst_up2dn_enable = _val.convert_to< rst_up2dn_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::rst_up2dn_enable() const {
    return int_var__rst_up2dn_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::rst_dn2up_enable(const cpp_int & _val) { 
    // rst_dn2up_enable
    int_var__rst_dn2up_enable = _val.convert_to< rst_dn2up_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::rst_dn2up_enable() const {
    return int_var__rst_dn2up_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::portgate_open2close_enable(const cpp_int & _val) { 
    // portgate_open2close_enable
    int_var__portgate_open2close_enable = _val.convert_to< portgate_open2close_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::portgate_open2close_enable() const {
    return int_var__portgate_open2close_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::ltssm_st_changed_enable(const cpp_int & _val) { 
    // ltssm_st_changed_enable
    int_var__ltssm_st_changed_enable = _val.convert_to< ltssm_st_changed_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::ltssm_st_changed_enable() const {
    return int_var__ltssm_st_changed_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::sec_busnum_changed_enable(const cpp_int & _val) { 
    // sec_busnum_changed_enable
    int_var__sec_busnum_changed_enable = _val.convert_to< sec_busnum_changed_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::sec_busnum_changed_enable() const {
    return int_var__sec_busnum_changed_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_pme_enable(const cpp_int & _val) { 
    // rc_pme_enable
    int_var__rc_pme_enable = _val.convert_to< rc_pme_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_pme_enable() const {
    return int_var__rc_pme_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_aerr_enable(const cpp_int & _val) { 
    // rc_aerr_enable
    int_var__rc_aerr_enable = _val.convert_to< rc_aerr_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_aerr_enable() const {
    return int_var__rc_aerr_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_serr_enable(const cpp_int & _val) { 
    // rc_serr_enable
    int_var__rc_serr_enable = _val.convert_to< rc_serr_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_serr_enable() const {
    return int_var__rc_serr_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_hpe_enable(const cpp_int & _val) { 
    // rc_hpe_enable
    int_var__rc_hpe_enable = _val.convert_to< rc_hpe_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_hpe_enable() const {
    return int_var__rc_hpe_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_eq_req_enable(const cpp_int & _val) { 
    // rc_eq_req_enable
    int_var__rc_eq_req_enable = _val.convert_to< rc_eq_req_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_eq_req_enable() const {
    return int_var__rc_eq_req_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_dpc_enable(const cpp_int & _val) { 
    // rc_dpc_enable
    int_var__rc_dpc_enable = _val.convert_to< rc_dpc_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_dpc_enable() const {
    return int_var__rc_dpc_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::pm_turnoff_enable(const cpp_int & _val) { 
    // pm_turnoff_enable
    int_var__pm_turnoff_enable = _val.convert_to< pm_turnoff_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::pm_turnoff_enable() const {
    return int_var__pm_turnoff_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::txbfr_overflow_enable(const cpp_int & _val) { 
    // txbfr_overflow_enable
    int_var__txbfr_overflow_enable = _val.convert_to< txbfr_overflow_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::txbfr_overflow_enable() const {
    return int_var__txbfr_overflow_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::rxtlp_err_enable(const cpp_int & _val) { 
    // rxtlp_err_enable
    int_var__rxtlp_err_enable = _val.convert_to< rxtlp_err_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::rxtlp_err_enable() const {
    return int_var__rxtlp_err_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::tl_flr_req_enable(const cpp_int & _val) { 
    // tl_flr_req_enable
    int_var__tl_flr_req_enable = _val.convert_to< tl_flr_req_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::tl_flr_req_enable() const {
    return int_var__tl_flr_req_enable;
}
    
void cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_legacy_intpin_changed_enable(const cpp_int & _val) { 
    // rc_legacy_intpin_changed_enable
    int_var__rc_legacy_intpin_changed_enable = _val.convert_to< rc_legacy_intpin_changed_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_int_enable_clear_t::rc_legacy_intpin_changed_enable() const {
    return int_var__rc_legacy_intpin_changed_enable;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::link_dn2up_interrupt(const cpp_int & _val) { 
    // link_dn2up_interrupt
    int_var__link_dn2up_interrupt = _val.convert_to< link_dn2up_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::link_dn2up_interrupt() const {
    return int_var__link_dn2up_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::link_up2dn_interrupt(const cpp_int & _val) { 
    // link_up2dn_interrupt
    int_var__link_up2dn_interrupt = _val.convert_to< link_up2dn_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::link_up2dn_interrupt() const {
    return int_var__link_up2dn_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::sec_bus_rst_interrupt(const cpp_int & _val) { 
    // sec_bus_rst_interrupt
    int_var__sec_bus_rst_interrupt = _val.convert_to< sec_bus_rst_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::sec_bus_rst_interrupt() const {
    return int_var__sec_bus_rst_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::rst_up2dn_interrupt(const cpp_int & _val) { 
    // rst_up2dn_interrupt
    int_var__rst_up2dn_interrupt = _val.convert_to< rst_up2dn_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::rst_up2dn_interrupt() const {
    return int_var__rst_up2dn_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::rst_dn2up_interrupt(const cpp_int & _val) { 
    // rst_dn2up_interrupt
    int_var__rst_dn2up_interrupt = _val.convert_to< rst_dn2up_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::rst_dn2up_interrupt() const {
    return int_var__rst_dn2up_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::portgate_open2close_interrupt(const cpp_int & _val) { 
    // portgate_open2close_interrupt
    int_var__portgate_open2close_interrupt = _val.convert_to< portgate_open2close_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::portgate_open2close_interrupt() const {
    return int_var__portgate_open2close_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::ltssm_st_changed_interrupt(const cpp_int & _val) { 
    // ltssm_st_changed_interrupt
    int_var__ltssm_st_changed_interrupt = _val.convert_to< ltssm_st_changed_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::ltssm_st_changed_interrupt() const {
    return int_var__ltssm_st_changed_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::sec_busnum_changed_interrupt(const cpp_int & _val) { 
    // sec_busnum_changed_interrupt
    int_var__sec_busnum_changed_interrupt = _val.convert_to< sec_busnum_changed_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::sec_busnum_changed_interrupt() const {
    return int_var__sec_busnum_changed_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::rc_pme_interrupt(const cpp_int & _val) { 
    // rc_pme_interrupt
    int_var__rc_pme_interrupt = _val.convert_to< rc_pme_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::rc_pme_interrupt() const {
    return int_var__rc_pme_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::rc_aerr_interrupt(const cpp_int & _val) { 
    // rc_aerr_interrupt
    int_var__rc_aerr_interrupt = _val.convert_to< rc_aerr_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::rc_aerr_interrupt() const {
    return int_var__rc_aerr_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::rc_serr_interrupt(const cpp_int & _val) { 
    // rc_serr_interrupt
    int_var__rc_serr_interrupt = _val.convert_to< rc_serr_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::rc_serr_interrupt() const {
    return int_var__rc_serr_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::rc_hpe_interrupt(const cpp_int & _val) { 
    // rc_hpe_interrupt
    int_var__rc_hpe_interrupt = _val.convert_to< rc_hpe_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::rc_hpe_interrupt() const {
    return int_var__rc_hpe_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::rc_eq_req_interrupt(const cpp_int & _val) { 
    // rc_eq_req_interrupt
    int_var__rc_eq_req_interrupt = _val.convert_to< rc_eq_req_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::rc_eq_req_interrupt() const {
    return int_var__rc_eq_req_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::rc_dpc_interrupt(const cpp_int & _val) { 
    // rc_dpc_interrupt
    int_var__rc_dpc_interrupt = _val.convert_to< rc_dpc_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::rc_dpc_interrupt() const {
    return int_var__rc_dpc_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::pm_turnoff_interrupt(const cpp_int & _val) { 
    // pm_turnoff_interrupt
    int_var__pm_turnoff_interrupt = _val.convert_to< pm_turnoff_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::pm_turnoff_interrupt() const {
    return int_var__pm_turnoff_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::txbfr_overflow_interrupt(const cpp_int & _val) { 
    // txbfr_overflow_interrupt
    int_var__txbfr_overflow_interrupt = _val.convert_to< txbfr_overflow_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::txbfr_overflow_interrupt() const {
    return int_var__txbfr_overflow_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::rxtlp_err_interrupt(const cpp_int & _val) { 
    // rxtlp_err_interrupt
    int_var__rxtlp_err_interrupt = _val.convert_to< rxtlp_err_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::rxtlp_err_interrupt() const {
    return int_var__rxtlp_err_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::tl_flr_req_interrupt(const cpp_int & _val) { 
    // tl_flr_req_interrupt
    int_var__tl_flr_req_interrupt = _val.convert_to< tl_flr_req_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::tl_flr_req_interrupt() const {
    return int_var__tl_flr_req_interrupt;
}
    
void cap_pxc_csr_int_c_mac_intreg_t::rc_legacy_intpin_changed_interrupt(const cpp_int & _val) { 
    // rc_legacy_intpin_changed_interrupt
    int_var__rc_legacy_intpin_changed_interrupt = _val.convert_to< rc_legacy_intpin_changed_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_c_mac_intreg_t::rc_legacy_intpin_changed_interrupt() const {
    return int_var__rc_legacy_intpin_changed_interrupt;
}
    
void cap_pxc_csr_intreg_status_t::int_c_mac_interrupt(const cpp_int & _val) { 
    // int_c_mac_interrupt
    int_var__int_c_mac_interrupt = _val.convert_to< int_c_mac_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_intreg_status_t::int_c_mac_interrupt() const {
    return int_var__int_c_mac_interrupt;
}
    
void cap_pxc_csr_intreg_status_t::int_c_ecc_interrupt(const cpp_int & _val) { 
    // int_c_ecc_interrupt
    int_var__int_c_ecc_interrupt = _val.convert_to< int_c_ecc_interrupt_cpp_int_t >();
}

cpp_int cap_pxc_csr_intreg_status_t::int_c_ecc_interrupt() const {
    return int_var__int_c_ecc_interrupt;
}
    
void cap_pxc_csr_int_groups_int_enable_rw_reg_t::int_c_mac_enable(const cpp_int & _val) { 
    // int_c_mac_enable
    int_var__int_c_mac_enable = _val.convert_to< int_c_mac_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_groups_int_enable_rw_reg_t::int_c_mac_enable() const {
    return int_var__int_c_mac_enable;
}
    
void cap_pxc_csr_int_groups_int_enable_rw_reg_t::int_c_ecc_enable(const cpp_int & _val) { 
    // int_c_ecc_enable
    int_var__int_c_ecc_enable = _val.convert_to< int_c_ecc_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_int_groups_int_enable_rw_reg_t::int_c_ecc_enable() const {
    return int_var__int_c_ecc_enable;
}
    
void cap_pxc_csr_dhs_c_mac_apb_entry_t::cfg_data(const cpp_int & _val) { 
    // cfg_data
    int_var__cfg_data = _val.convert_to< cfg_data_cpp_int_t >();
}

cpp_int cap_pxc_csr_dhs_c_mac_apb_entry_t::cfg_data() const {
    return int_var__cfg_data;
}
    
void cap_pxc_csr_cfg_c_spare_t::data(const cpp_int & _val) { 
    // data
    int_var__data = _val.convert_to< data_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_spare_t::data() const {
    return int_var__data;
}
    
void cap_pxc_csr_csr_intr_t::dowstream(const cpp_int & _val) { 
    // dowstream
    int_var__dowstream = _val.convert_to< dowstream_cpp_int_t >();
}

cpp_int cap_pxc_csr_csr_intr_t::dowstream() const {
    return int_var__dowstream;
}
    
void cap_pxc_csr_csr_intr_t::dowstream_enable(const cpp_int & _val) { 
    // dowstream_enable
    int_var__dowstream_enable = _val.convert_to< dowstream_enable_cpp_int_t >();
}

cpp_int cap_pxc_csr_csr_intr_t::dowstream_enable() const {
    return int_var__dowstream_enable;
}
    
void cap_pxc_csr_sta_c_port_phystatus_t::per_lane(const cpp_int & _val) { 
    // per_lane
    int_var__per_lane = _val.convert_to< per_lane_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_phystatus_t::per_lane() const {
    return int_var__per_lane;
}
    
void cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::event(const cpp_int & _val) { 
    // event
    int_var__event = _val.convert_to< event_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::event() const {
    return int_var__event;
}
    
void cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::event(const cpp_int & _val) { 
    // event
    int_var__event = _val.convert_to< event_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::event() const {
    return int_var__event;
}
    
void cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::event(const cpp_int & _val) { 
    // event
    int_var__event = _val.convert_to< event_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::event() const {
    return int_var__event;
}
    
void cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::event(const cpp_int & _val) { 
    // event
    int_var__event = _val.convert_to< event_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::event() const {
    return int_var__event;
}
    
void cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::event(const cpp_int & _val) { 
    // event
    int_var__event = _val.convert_to< event_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::event() const {
    return int_var__event;
}
    
void cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::event(const cpp_int & _val) { 
    // event
    int_var__event = _val.convert_to< event_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::event() const {
    return int_var__event;
}
    
void cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::event(const cpp_int & _val) { 
    // event
    int_var__event = _val.convert_to< event_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::event() const {
    return int_var__event;
}
    
void cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::event(const cpp_int & _val) { 
    // event
    int_var__event = _val.convert_to< event_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::event() const {
    return int_var__event;
}
    
void cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::event(const cpp_int & _val) { 
    // event
    int_var__event = _val.convert_to< event_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::event() const {
    return int_var__event;
}
    
void cap_pxc_csr_sat_c_port_cnt_tx_drop_t::nullified(const cpp_int & _val) { 
    // nullified
    int_var__nullified = _val.convert_to< nullified_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt_tx_drop_t::nullified() const {
    return int_var__nullified;
}
    
void cap_pxc_csr_sat_c_port_cnt_tx_drop_t::portgate(const cpp_int & _val) { 
    // portgate
    int_var__portgate = _val.convert_to< portgate_cpp_int_t >();
}

cpp_int cap_pxc_csr_sat_c_port_cnt_tx_drop_t::portgate() const {
    return int_var__portgate;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::uncorrectable(const cpp_int & _val) { 
    // uncorrectable
    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::uncorrectable() const {
    return int_var__uncorrectable;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::correctable(const cpp_int & _val) { 
    // correctable
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::correctable() const {
    return int_var__correctable;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::syndrome(const cpp_int & _val) { 
    // syndrome
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::syndrome() const {
    return int_var__syndrome;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_3_t::addr(const cpp_int & _val) { 
    // addr
    int_var__addr = _val.convert_to< addr_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_3_t::addr() const {
    return int_var__addr;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::uncorrectable(const cpp_int & _val) { 
    // uncorrectable
    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::uncorrectable() const {
    return int_var__uncorrectable;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::correctable(const cpp_int & _val) { 
    // correctable
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::correctable() const {
    return int_var__correctable;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::syndrome(const cpp_int & _val) { 
    // syndrome
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::syndrome() const {
    return int_var__syndrome;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_2_t::addr(const cpp_int & _val) { 
    // addr
    int_var__addr = _val.convert_to< addr_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_2_t::addr() const {
    return int_var__addr;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::uncorrectable(const cpp_int & _val) { 
    // uncorrectable
    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::uncorrectable() const {
    return int_var__uncorrectable;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::correctable(const cpp_int & _val) { 
    // correctable
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::correctable() const {
    return int_var__correctable;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::syndrome(const cpp_int & _val) { 
    // syndrome
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::syndrome() const {
    return int_var__syndrome;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_1_t::addr(const cpp_int & _val) { 
    // addr
    int_var__addr = _val.convert_to< addr_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_1_t::addr() const {
    return int_var__addr;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::uncorrectable(const cpp_int & _val) { 
    // uncorrectable
    int_var__uncorrectable = _val.convert_to< uncorrectable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::uncorrectable() const {
    return int_var__uncorrectable;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::correctable(const cpp_int & _val) { 
    // correctable
    int_var__correctable = _val.convert_to< correctable_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::correctable() const {
    return int_var__correctable;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::syndrome(const cpp_int & _val) { 
    // syndrome
    int_var__syndrome = _val.convert_to< syndrome_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::syndrome() const {
    return int_var__syndrome;
}
    
void cap_pxc_csr_sta_c_ecc_rxbuf_0_t::addr(const cpp_int & _val) { 
    // addr
    int_var__addr = _val.convert_to< addr_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_ecc_rxbuf_0_t::addr() const {
    return int_var__addr;
}
    
void cap_pxc_csr_sta_c_tx_fc_credits_t::posted(const cpp_int & _val) { 
    // posted
    int_var__posted = _val.convert_to< posted_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_tx_fc_credits_t::posted() const {
    return int_var__posted;
}
    
void cap_pxc_csr_sta_c_tx_fc_credits_t::non_posted(const cpp_int & _val) { 
    // non_posted
    int_var__non_posted = _val.convert_to< non_posted_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_tx_fc_credits_t::non_posted() const {
    return int_var__non_posted;
}
    
void cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssvid(const cpp_int & _val) { 
    // ssvid
    int_var__ssvid = _val.convert_to< ssvid_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssvid() const {
    return int_var__ssvid;
}
    
void cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssid(const cpp_int & _val) { 
    // ssid
    int_var__ssid = _val.convert_to< ssid_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_ssvid_cap_t::ssid() const {
    return int_var__ssid;
}
    
void cap_pxc_csr_cfg_c_mac_test_in_t::dw0(const cpp_int & _val) { 
    // dw0
    int_var__dw0 = _val.convert_to< dw0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_test_in_t::dw0() const {
    return int_var__dw0;
}
    
void cap_pxc_csr_sta_c_brsw_t::tl_brsw_out(const cpp_int & _val) { 
    // tl_brsw_out
    int_var__tl_brsw_out = _val.convert_to< tl_brsw_out_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_brsw_t::tl_brsw_out() const {
    return int_var__tl_brsw_out;
}
    
void cap_pxc_csr_cfg_c_brsw_t::tl_brsw_in(const cpp_int & _val) { 
    // tl_brsw_in
    int_var__tl_brsw_in = _val.convert_to< tl_brsw_in_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_brsw_t::tl_brsw_in() const {
    return int_var__tl_brsw_in;
}
    
void cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_cor(const cpp_int & _val) { 
    // rxbuf_cor
    int_var__rxbuf_cor = _val.convert_to< rxbuf_cor_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_cor() const {
    return int_var__rxbuf_cor;
}
    
void cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_det(const cpp_int & _val) { 
    // rxbuf_det
    int_var__rxbuf_det = _val.convert_to< rxbuf_det_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_ecc_disable_t::rxbuf_det() const {
    return int_var__rxbuf_det;
}
    
void cap_pxc_csr_cfg_c_tl_report_t::flr_ack(const cpp_int & _val) { 
    // flr_ack
    int_var__flr_ack = _val.convert_to< flr_ack_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::flr_ack() const {
    return int_var__flr_ack;
}
    
void cap_pxc_csr_cfg_c_tl_report_t::cpl_timeout(const cpp_int & _val) { 
    // cpl_timeout
    int_var__cpl_timeout = _val.convert_to< cpl_timeout_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::cpl_timeout() const {
    return int_var__cpl_timeout;
}
    
void cap_pxc_csr_cfg_c_tl_report_t::cpl_unexp(const cpp_int & _val) { 
    // cpl_unexp
    int_var__cpl_unexp = _val.convert_to< cpl_unexp_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::cpl_unexp() const {
    return int_var__cpl_unexp;
}
    
void cap_pxc_csr_cfg_c_tl_report_t::cpl_malform(const cpp_int & _val) { 
    // cpl_malform
    int_var__cpl_malform = _val.convert_to< cpl_malform_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::cpl_malform() const {
    return int_var__cpl_malform;
}
    
void cap_pxc_csr_cfg_c_tl_report_t::cpl_ca(const cpp_int & _val) { 
    // cpl_ca
    int_var__cpl_ca = _val.convert_to< cpl_ca_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::cpl_ca() const {
    return int_var__cpl_ca;
}
    
void cap_pxc_csr_cfg_c_tl_report_t::cpl_ur(const cpp_int & _val) { 
    // cpl_ur
    int_var__cpl_ur = _val.convert_to< cpl_ur_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::cpl_ur() const {
    return int_var__cpl_ur;
}
    
void cap_pxc_csr_cfg_c_tl_report_t::dropped_posted(const cpp_int & _val) { 
    // dropped_posted
    int_var__dropped_posted = _val.convert_to< dropped_posted_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::dropped_posted() const {
    return int_var__dropped_posted;
}
    
void cap_pxc_csr_cfg_c_tl_report_t::atomic_egress_blocked(const cpp_int & _val) { 
    // atomic_egress_blocked
    int_var__atomic_egress_blocked = _val.convert_to< atomic_egress_blocked_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::atomic_egress_blocked() const {
    return int_var__atomic_egress_blocked;
}
    
void cap_pxc_csr_cfg_c_tl_report_t::tlp_prefix_blocked(const cpp_int & _val) { 
    // tlp_prefix_blocked
    int_var__tlp_prefix_blocked = _val.convert_to< tlp_prefix_blocked_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::tlp_prefix_blocked() const {
    return int_var__tlp_prefix_blocked;
}
    
void cap_pxc_csr_cfg_c_tl_report_t::unc_err(const cpp_int & _val) { 
    // unc_err
    int_var__unc_err = _val.convert_to< unc_err_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::unc_err() const {
    return int_var__unc_err;
}
    
void cap_pxc_csr_cfg_c_tl_report_t::cor_err(const cpp_int & _val) { 
    // cor_err
    int_var__cor_err = _val.convert_to< cor_err_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_tl_report_t::cor_err() const {
    return int_var__cor_err;
}
    
void cap_pxc_csr_cfg_c_autonomous_linkwidth_t::pm_bwchange(const cpp_int & _val) { 
    // pm_bwchange
    int_var__pm_bwchange = _val.convert_to< pm_bwchange_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_autonomous_linkwidth_t::pm_bwchange() const {
    return int_var__pm_bwchange;
}
    
void cap_pxc_csr_cfg_c_ltr_latency_t::data(const cpp_int & _val) { 
    // data
    int_var__data = _val.convert_to< data_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_ltr_latency_t::data() const {
    return int_var__data;
}
    
void cap_pxc_csr_cfg_c_portgate_close_t::data(const cpp_int & _val) { 
    // data
    int_var__data = _val.convert_to< data_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_portgate_close_t::data() const {
    return int_var__data;
}
    
void cap_pxc_csr_cfg_c_portgate_open_t::data(const cpp_int & _val) { 
    // data
    int_var__data = _val.convert_to< data_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_portgate_open_t::data() const {
    return int_var__data;
}
    
void cap_pxc_csr_sta_c_port_rst_t::mac_ltssm(const cpp_int & _val) { 
    // mac_ltssm
    int_var__mac_ltssm = _val.convert_to< mac_ltssm_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::mac_ltssm() const {
    return int_var__mac_ltssm;
}
    
void cap_pxc_csr_sta_c_port_rst_t::mac_dl_up(const cpp_int & _val) { 
    // mac_dl_up
    int_var__mac_dl_up = _val.convert_to< mac_dl_up_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::mac_dl_up() const {
    return int_var__mac_dl_up;
}
    
void cap_pxc_csr_sta_c_port_rst_t::sec_bus_rst(const cpp_int & _val) { 
    // sec_bus_rst
    int_var__sec_bus_rst = _val.convert_to< sec_bus_rst_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::sec_bus_rst() const {
    return int_var__sec_bus_rst;
}
    
void cap_pxc_csr_sta_c_port_rst_t::perstn(const cpp_int & _val) { 
    // perstn
    int_var__perstn = _val.convert_to< perstn_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::perstn() const {
    return int_var__perstn;
}
    
void cap_pxc_csr_sta_c_port_rst_t::pl_rstn(const cpp_int & _val) { 
    // pl_rstn
    int_var__pl_rstn = _val.convert_to< pl_rstn_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::pl_rstn() const {
    return int_var__pl_rstn;
}
    
void cap_pxc_csr_sta_c_port_rst_t::pl_npor(const cpp_int & _val) { 
    // pl_npor
    int_var__pl_npor = _val.convert_to< pl_npor_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::pl_npor() const {
    return int_var__pl_npor;
}
    
void cap_pxc_csr_sta_c_port_rst_t::phystatus_or(const cpp_int & _val) { 
    // phystatus_or
    int_var__phystatus_or = _val.convert_to< phystatus_or_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::phystatus_or() const {
    return int_var__phystatus_or;
}
    
void cap_pxc_csr_sta_c_port_rst_t::tl_npor(const cpp_int & _val) { 
    // tl_npor
    int_var__tl_npor = _val.convert_to< tl_npor_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::tl_npor() const {
    return int_var__tl_npor;
}
    
void cap_pxc_csr_sta_c_port_rst_t::tl_rstn(const cpp_int & _val) { 
    // tl_rstn
    int_var__tl_rstn = _val.convert_to< tl_rstn_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::tl_rstn() const {
    return int_var__tl_rstn;
}
    
void cap_pxc_csr_sta_c_port_rst_t::tl_crstn(const cpp_int & _val) { 
    // tl_crstn
    int_var__tl_crstn = _val.convert_to< tl_crstn_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::tl_crstn() const {
    return int_var__tl_crstn;
}
    
void cap_pxc_csr_sta_c_port_rst_t::app_hperst(const cpp_int & _val) { 
    // app_hperst
    int_var__app_hperst = _val.convert_to< app_hperst_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::app_hperst() const {
    return int_var__app_hperst;
}
    
void cap_pxc_csr_sta_c_port_rst_t::app_sperst(const cpp_int & _val) { 
    // app_sperst
    int_var__app_sperst = _val.convert_to< app_sperst_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::app_sperst() const {
    return int_var__app_sperst;
}
    
void cap_pxc_csr_sta_c_port_rst_t::app_xperst(const cpp_int & _val) { 
    // app_xperst
    int_var__app_xperst = _val.convert_to< app_xperst_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::app_xperst() const {
    return int_var__app_xperst;
}
    
void cap_pxc_csr_sta_c_port_rst_t::app_xrst(const cpp_int & _val) { 
    // app_xrst
    int_var__app_xrst = _val.convert_to< app_xrst_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::app_xrst() const {
    return int_var__app_xrst;
}
    
void cap_pxc_csr_sta_c_port_rst_t::srst(const cpp_int & _val) { 
    // srst
    int_var__srst = _val.convert_to< srst_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::srst() const {
    return int_var__srst;
}
    
void cap_pxc_csr_sta_c_port_rst_t::hrst(const cpp_int & _val) { 
    // hrst
    int_var__hrst = _val.convert_to< hrst_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_rst_t::hrst() const {
    return int_var__hrst;
}
    
void cap_pxc_csr_sta_c_port_mac_t::ltssm(const cpp_int & _val) { 
    // ltssm
    int_var__ltssm = _val.convert_to< ltssm_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::ltssm() const {
    return int_var__ltssm;
}
    
void cap_pxc_csr_sta_c_port_mac_t::dl_up(const cpp_int & _val) { 
    // dl_up
    int_var__dl_up = _val.convert_to< dl_up_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::dl_up() const {
    return int_var__dl_up;
}
    
void cap_pxc_csr_sta_c_port_mac_t::portgate_open(const cpp_int & _val) { 
    // portgate_open
    int_var__portgate_open = _val.convert_to< portgate_open_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::portgate_open() const {
    return int_var__portgate_open;
}
    
void cap_pxc_csr_sta_c_port_mac_t::lp_state(const cpp_int & _val) { 
    // lp_state
    int_var__lp_state = _val.convert_to< lp_state_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::lp_state() const {
    return int_var__lp_state;
}
    
void cap_pxc_csr_sta_c_port_mac_t::trn2ltssm_l0s(const cpp_int & _val) { 
    // trn2ltssm_l0s
    int_var__trn2ltssm_l0s = _val.convert_to< trn2ltssm_l0s_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::trn2ltssm_l0s() const {
    return int_var__trn2ltssm_l0s;
}
    
void cap_pxc_csr_sta_c_port_mac_t::trn2ltssm_l1(const cpp_int & _val) { 
    // trn2ltssm_l1
    int_var__trn2ltssm_l1 = _val.convert_to< trn2ltssm_l1_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::trn2ltssm_l1() const {
    return int_var__trn2ltssm_l1;
}
    
void cap_pxc_csr_sta_c_port_mac_t::trn2ltssm_l2(const cpp_int & _val) { 
    // trn2ltssm_l2
    int_var__trn2ltssm_l2 = _val.convert_to< trn2ltssm_l2_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::trn2ltssm_l2() const {
    return int_var__trn2ltssm_l2;
}
    
void cap_pxc_csr_sta_c_port_mac_t::dpc_active(const cpp_int & _val) { 
    // dpc_active
    int_var__dpc_active = _val.convert_to< dpc_active_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::dpc_active() const {
    return int_var__dpc_active;
}
    
void cap_pxc_csr_sta_c_port_mac_t::rc_int_pinstate(const cpp_int & _val) { 
    // rc_int_pinstate
    int_var__rc_int_pinstate = _val.convert_to< rc_int_pinstate_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::rc_int_pinstate() const {
    return int_var__rc_int_pinstate;
}
    
void cap_pxc_csr_sta_c_port_mac_t::pm_turnoffstatus(const cpp_int & _val) { 
    // pm_turnoffstatus
    int_var__pm_turnoffstatus = _val.convert_to< pm_turnoffstatus_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::pm_turnoffstatus() const {
    return int_var__pm_turnoffstatus;
}
    
void cap_pxc_csr_sta_c_port_mac_t::pm_clkstatus(const cpp_int & _val) { 
    // pm_clkstatus
    int_var__pm_clkstatus = _val.convert_to< pm_clkstatus_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::pm_clkstatus() const {
    return int_var__pm_clkstatus;
}
    
void cap_pxc_csr_sta_c_port_mac_t::tlp_tx_inhibited(const cpp_int & _val) { 
    // tlp_tx_inhibited
    int_var__tlp_tx_inhibited = _val.convert_to< tlp_tx_inhibited_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::tlp_tx_inhibited() const {
    return int_var__tlp_tx_inhibited;
}
    
void cap_pxc_csr_sta_c_port_mac_t::dllp_tx_inhibited(const cpp_int & _val) { 
    // dllp_tx_inhibited
    int_var__dllp_tx_inhibited = _val.convert_to< dllp_tx_inhibited_cpp_int_t >();
}

cpp_int cap_pxc_csr_sta_c_port_mac_t::dllp_tx_inhibited() const {
    return int_var__dllp_tx_inhibited;
}
    
void cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::tlp(const cpp_int & _val) { 
    // tlp
    int_var__tlp = _val.convert_to< tlp_cpp_int_t >();
}

cpp_int cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::tlp() const {
    return int_var__tlp;
}
    
void cap_pxc_csr_cnt_c_tl_tx_cpl_t::tlp(const cpp_int & _val) { 
    // tlp
    int_var__tlp = _val.convert_to< tlp_cpp_int_t >();
}

cpp_int cap_pxc_csr_cnt_c_tl_tx_cpl_t::tlp() const {
    return int_var__tlp;
}
    
void cap_pxc_csr_cnt_c_tl_tx_req_t::tlp(const cpp_int & _val) { 
    // tlp
    int_var__tlp = _val.convert_to< tlp_cpp_int_t >();
}

cpp_int cap_pxc_csr_cnt_c_tl_tx_req_t::tlp() const {
    return int_var__tlp;
}
    
void cap_pxc_csr_cnt_c_tl_rx_cpl_t::tlp(const cpp_int & _val) { 
    // tlp
    int_var__tlp = _val.convert_to< tlp_cpp_int_t >();
}

cpp_int cap_pxc_csr_cnt_c_tl_rx_cpl_t::tlp() const {
    return int_var__tlp;
}
    
void cap_pxc_csr_cnt_c_tl_rx_req_t::tlp(const cpp_int & _val) { 
    // tlp
    int_var__tlp = _val.convert_to< tlp_cpp_int_t >();
}

cpp_int cap_pxc_csr_cnt_c_tl_rx_req_t::tlp() const {
    return int_var__tlp;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::reset(const cpp_int & _val) { 
    // reset
    int_var__reset = _val.convert_to< reset_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::reset() const {
    return int_var__reset;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::ltssm_en(const cpp_int & _val) { 
    // ltssm_en
    int_var__ltssm_en = _val.convert_to< ltssm_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::ltssm_en() const {
    return int_var__ltssm_en;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::ltssm_en_portgate_qual(const cpp_int & _val) { 
    // ltssm_en_portgate_qual
    int_var__ltssm_en_portgate_qual = _val.convert_to< ltssm_en_portgate_qual_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::ltssm_en_portgate_qual() const {
    return int_var__ltssm_en_portgate_qual;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::cfg_retry_en(const cpp_int & _val) { 
    // cfg_retry_en
    int_var__cfg_retry_en = _val.convert_to< cfg_retry_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::cfg_retry_en() const {
    return int_var__cfg_retry_en;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::tl_clock_freq(const cpp_int & _val) { 
    // tl_clock_freq
    int_var__tl_clock_freq = _val.convert_to< tl_clock_freq_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::tl_clock_freq() const {
    return int_var__tl_clock_freq;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::port_type(const cpp_int & _val) { 
    // port_type
    int_var__port_type = _val.convert_to< port_type_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::port_type() const {
    return int_var__port_type;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::flush_marker_en(const cpp_int & _val) { 
    // flush_marker_en
    int_var__flush_marker_en = _val.convert_to< flush_marker_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::flush_marker_en() const {
    return int_var__flush_marker_en;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::tx_stream(const cpp_int & _val) { 
    // tx_stream
    int_var__tx_stream = _val.convert_to< tx_stream_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::tx_stream() const {
    return int_var__tx_stream;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pl_exit_en(const cpp_int & _val) { 
    // pl_exit_en
    int_var__pl_exit_en = _val.convert_to< pl_exit_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pl_exit_en() const {
    return int_var__pl_exit_en;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pm_auxpwr(const cpp_int & _val) { 
    // pm_auxpwr
    int_var__pm_auxpwr = _val.convert_to< pm_auxpwr_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pm_auxpwr() const {
    return int_var__pm_auxpwr;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pm_event(const cpp_int & _val) { 
    // pm_event
    int_var__pm_event = _val.convert_to< pm_event_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pm_event() const {
    return int_var__pm_event;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pm_data(const cpp_int & _val) { 
    // pm_data
    int_var__pm_data = _val.convert_to< pm_data_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pm_data() const {
    return int_var__pm_data;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pm_turnoffcontrol(const cpp_int & _val) { 
    // pm_turnoffcontrol
    int_var__pm_turnoffcontrol = _val.convert_to< pm_turnoffcontrol_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pm_turnoffcontrol() const {
    return int_var__pm_turnoffcontrol;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::pm_clkcontrol(const cpp_int & _val) { 
    // pm_clkcontrol
    int_var__pm_clkcontrol = _val.convert_to< pm_clkcontrol_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::pm_clkcontrol() const {
    return int_var__pm_clkcontrol;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::inject_lcrc(const cpp_int & _val) { 
    // inject_lcrc
    int_var__inject_lcrc = _val.convert_to< inject_lcrc_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::inject_lcrc() const {
    return int_var__inject_lcrc;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::inject_ecrc(const cpp_int & _val) { 
    // inject_ecrc
    int_var__inject_ecrc = _val.convert_to< inject_ecrc_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::inject_ecrc() const {
    return int_var__inject_ecrc;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::auto_retry_en(const cpp_int & _val) { 
    // auto_retry_en
    int_var__auto_retry_en = _val.convert_to< auto_retry_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::auto_retry_en() const {
    return int_var__auto_retry_en;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::margining_ready(const cpp_int & _val) { 
    // margining_ready
    int_var__margining_ready = _val.convert_to< margining_ready_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::margining_ready() const {
    return int_var__margining_ready;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::margining_sw_ready(const cpp_int & _val) { 
    // margining_sw_ready
    int_var__margining_sw_ready = _val.convert_to< margining_sw_ready_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::margining_sw_ready() const {
    return int_var__margining_sw_ready;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::aer_common_en(const cpp_int & _val) { 
    // aer_common_en
    int_var__aer_common_en = _val.convert_to< aer_common_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::aer_common_en() const {
    return int_var__aer_common_en;
}
    
void cap_pxc_csr_cfg_c_port_mac_t::rc_legacy_axi_en(const cpp_int & _val) { 
    // rc_legacy_axi_en
    int_var__rc_legacy_axi_en = _val.convert_to< rc_legacy_axi_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_port_mac_t::rc_legacy_axi_en() const {
    return int_var__rc_legacy_axi_en;
}
    
void cap_pxc_csr_cfg_c_mac_k_bar0windows_t::bits227_224(const cpp_int & _val) { 
    // bits227_224
    int_var__bits227_224 = _val.convert_to< bits227_224_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_bar0windows_t::bits227_224() const {
    return int_var__bits227_224;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane0(const cpp_int & _val) { 
    // lane0
    int_var__lane0 = _val.convert_to< lane0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane0() const {
    return int_var__lane0;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane1(const cpp_int & _val) { 
    // lane1
    int_var__lane1 = _val.convert_to< lane1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane1() const {
    return int_var__lane1;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane2(const cpp_int & _val) { 
    // lane2
    int_var__lane2 = _val.convert_to< lane2_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane2() const {
    return int_var__lane2;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane3(const cpp_int & _val) { 
    // lane3
    int_var__lane3 = _val.convert_to< lane3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane3() const {
    return int_var__lane3;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane4(const cpp_int & _val) { 
    // lane4
    int_var__lane4 = _val.convert_to< lane4_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane4() const {
    return int_var__lane4;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane5(const cpp_int & _val) { 
    // lane5
    int_var__lane5 = _val.convert_to< lane5_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane5() const {
    return int_var__lane5;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane6(const cpp_int & _val) { 
    // lane6
    int_var__lane6 = _val.convert_to< lane6_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane6() const {
    return int_var__lane6;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane7(const cpp_int & _val) { 
    // lane7
    int_var__lane7 = _val.convert_to< lane7_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset16_t::lane7() const {
    return int_var__lane7;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane0(const cpp_int & _val) { 
    // lane0
    int_var__lane0 = _val.convert_to< lane0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane0() const {
    return int_var__lane0;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane1(const cpp_int & _val) { 
    // lane1
    int_var__lane1 = _val.convert_to< lane1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane1() const {
    return int_var__lane1;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane2(const cpp_int & _val) { 
    // lane2
    int_var__lane2 = _val.convert_to< lane2_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane2() const {
    return int_var__lane2;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane3(const cpp_int & _val) { 
    // lane3
    int_var__lane3 = _val.convert_to< lane3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane3() const {
    return int_var__lane3;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane4(const cpp_int & _val) { 
    // lane4
    int_var__lane4 = _val.convert_to< lane4_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane4() const {
    return int_var__lane4;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane5(const cpp_int & _val) { 
    // lane5
    int_var__lane5 = _val.convert_to< lane5_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane5() const {
    return int_var__lane5;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane6(const cpp_int & _val) { 
    // lane6
    int_var__lane6 = _val.convert_to< lane6_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane6() const {
    return int_var__lane6;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane7(const cpp_int & _val) { 
    // lane7
    int_var__lane7 = _val.convert_to< lane7_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane7() const {
    return int_var__lane7;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane8(const cpp_int & _val) { 
    // lane8
    int_var__lane8 = _val.convert_to< lane8_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane8() const {
    return int_var__lane8;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane9(const cpp_int & _val) { 
    // lane9
    int_var__lane9 = _val.convert_to< lane9_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane9() const {
    return int_var__lane9;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane10(const cpp_int & _val) { 
    // lane10
    int_var__lane10 = _val.convert_to< lane10_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane10() const {
    return int_var__lane10;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane11(const cpp_int & _val) { 
    // lane11
    int_var__lane11 = _val.convert_to< lane11_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane11() const {
    return int_var__lane11;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane12(const cpp_int & _val) { 
    // lane12
    int_var__lane12 = _val.convert_to< lane12_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane12() const {
    return int_var__lane12;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane13(const cpp_int & _val) { 
    // lane13
    int_var__lane13 = _val.convert_to< lane13_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane13() const {
    return int_var__lane13;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane14(const cpp_int & _val) { 
    // lane14
    int_var__lane14 = _val.convert_to< lane14_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane14() const {
    return int_var__lane14;
}
    
void cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane15(const cpp_int & _val) { 
    // lane15
    int_var__lane15 = _val.convert_to< lane15_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_equpreset_t::lane15() const {
    return int_var__lane15;
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word0(const cpp_int & _val) { 
    // word0
    int_var__word0 = _val.convert_to< word0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word0() const {
    return int_var__word0;
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word1(const cpp_int & _val) { 
    // word1
    int_var__word1 = _val.convert_to< word1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word1() const {
    return int_var__word1;
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word2(const cpp_int & _val) { 
    // word2
    int_var__word2 = _val.convert_to< word2_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word2() const {
    return int_var__word2;
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word3(const cpp_int & _val) { 
    // word3
    int_var__word3 = _val.convert_to< word3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word3() const {
    return int_var__word3;
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word4(const cpp_int & _val) { 
    // word4
    int_var__word4 = _val.convert_to< word4_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word4() const {
    return int_var__word4;
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word5(const cpp_int & _val) { 
    // word5
    int_var__word5 = _val.convert_to< word5_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word5() const {
    return int_var__word5;
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word6(const cpp_int & _val) { 
    // word6
    int_var__word6 = _val.convert_to< word6_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word6() const {
    return int_var__word6;
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word7(const cpp_int & _val) { 
    // word7
    int_var__word7 = _val.convert_to< word7_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word7() const {
    return int_var__word7;
}
    
void cap_pxc_csr_cfg_c_mac_k_pciconf_t::word8(const cpp_int & _val) { 
    // word8
    int_var__word8 = _val.convert_to< word8_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pciconf_t::word8() const {
    return int_var__word8;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word0(const cpp_int & _val) { 
    // word0
    int_var__word0 = _val.convert_to< word0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word0() const {
    return int_var__word0;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word1(const cpp_int & _val) { 
    // word1
    int_var__word1 = _val.convert_to< word1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word1() const {
    return int_var__word1;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word2(const cpp_int & _val) { 
    // word2
    int_var__word2 = _val.convert_to< word2_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word2() const {
    return int_var__word2;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word3(const cpp_int & _val) { 
    // word3
    int_var__word3 = _val.convert_to< word3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word3() const {
    return int_var__word3;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word4(const cpp_int & _val) { 
    // word4
    int_var__word4 = _val.convert_to< word4_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word4() const {
    return int_var__word4;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word5(const cpp_int & _val) { 
    // word5
    int_var__word5 = _val.convert_to< word5_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word5() const {
    return int_var__word5;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word6(const cpp_int & _val) { 
    // word6
    int_var__word6 = _val.convert_to< word6_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word6() const {
    return int_var__word6;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word7(const cpp_int & _val) { 
    // word7
    int_var__word7 = _val.convert_to< word7_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word7() const {
    return int_var__word7;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word8(const cpp_int & _val) { 
    // word8
    int_var__word8 = _val.convert_to< word8_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word8() const {
    return int_var__word8;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word9(const cpp_int & _val) { 
    // word9
    int_var__word9 = _val.convert_to< word9_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word9() const {
    return int_var__word9;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word10(const cpp_int & _val) { 
    // word10
    int_var__word10 = _val.convert_to< word10_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word10() const {
    return int_var__word10;
}
    
void cap_pxc_csr_cfg_c_mac_k_pexconf_t::word11(const cpp_int & _val) { 
    // word11
    int_var__word11 = _val.convert_to< word11_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_pexconf_t::word11() const {
    return int_var__word11;
}
    
void cap_pxc_csr_cfg_c_mac_k_lmr_t::word0(const cpp_int & _val) { 
    // word0
    int_var__word0 = _val.convert_to< word0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_lmr_t::word0() const {
    return int_var__word0;
}
    
void cap_pxc_csr_cfg_c_mac_k_lmr_t::word1(const cpp_int & _val) { 
    // word1
    int_var__word1 = _val.convert_to< word1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_lmr_t::word1() const {
    return int_var__word1;
}
    
void cap_pxc_csr_cfg_c_mac_k_lmr_t::word3(const cpp_int & _val) { 
    // word3
    int_var__word3 = _val.convert_to< word3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_lmr_t::word3() const {
    return int_var__word3;
}
    
void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word0(const cpp_int & _val) { 
    // word0
    int_var__word0 = _val.convert_to< word0_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word0() const {
    return int_var__word0;
}
    
void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word1(const cpp_int & _val) { 
    // word1
    int_var__word1 = _val.convert_to< word1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word1() const {
    return int_var__word1;
}
    
void cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word3(const cpp_int & _val) { 
    // word3
    int_var__word3 = _val.convert_to< word3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_rx_cred_t::word3() const {
    return int_var__word3;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::spec_version(const cpp_int & _val) { 
    // spec_version
    int_var__spec_version = _val.convert_to< spec_version_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::spec_version() const {
    return int_var__spec_version;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::port_type(const cpp_int & _val) { 
    // port_type
    int_var__port_type = _val.convert_to< port_type_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::port_type() const {
    return int_var__port_type;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::sris_mode(const cpp_int & _val) { 
    // sris_mode
    int_var__sris_mode = _val.convert_to< sris_mode_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::sris_mode() const {
    return int_var__sris_mode;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::gen1_supported(const cpp_int & _val) { 
    // gen1_supported
    int_var__gen1_supported = _val.convert_to< gen1_supported_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::gen1_supported() const {
    return int_var__gen1_supported;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::gen2_supported(const cpp_int & _val) { 
    // gen2_supported
    int_var__gen2_supported = _val.convert_to< gen2_supported_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::gen2_supported() const {
    return int_var__gen2_supported;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::gen3_supported(const cpp_int & _val) { 
    // gen3_supported
    int_var__gen3_supported = _val.convert_to< gen3_supported_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::gen3_supported() const {
    return int_var__gen3_supported;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::gen4_supported(const cpp_int & _val) { 
    // gen4_supported
    int_var__gen4_supported = _val.convert_to< gen4_supported_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::gen4_supported() const {
    return int_var__gen4_supported;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::reserved1(const cpp_int & _val) { 
    // reserved1
    int_var__reserved1 = _val.convert_to< reserved1_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::reserved1() const {
    return int_var__reserved1;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::bfm_mode(const cpp_int & _val) { 
    // bfm_mode
    int_var__bfm_mode = _val.convert_to< bfm_mode_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::bfm_mode() const {
    return int_var__bfm_mode;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::lane_reverse_en(const cpp_int & _val) { 
    // lane_reverse_en
    int_var__lane_reverse_en = _val.convert_to< lane_reverse_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::lane_reverse_en() const {
    return int_var__lane_reverse_en;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::reserved2(const cpp_int & _val) { 
    // reserved2
    int_var__reserved2 = _val.convert_to< reserved2_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::reserved2() const {
    return int_var__reserved2;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::rx_cutthru_en(const cpp_int & _val) { 
    // rx_cutthru_en
    int_var__rx_cutthru_en = _val.convert_to< rx_cutthru_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::rx_cutthru_en() const {
    return int_var__rx_cutthru_en;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::tx_cutthru_en(const cpp_int & _val) { 
    // tx_cutthru_en
    int_var__tx_cutthru_en = _val.convert_to< tx_cutthru_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::tx_cutthru_en() const {
    return int_var__tx_cutthru_en;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::eq_ph23_en(const cpp_int & _val) { 
    // eq_ph23_en
    int_var__eq_ph23_en = _val.convert_to< eq_ph23_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::eq_ph23_en() const {
    return int_var__eq_ph23_en;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::disable_lanes(const cpp_int & _val) { 
    // disable_lanes
    int_var__disable_lanes = _val.convert_to< disable_lanes_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::disable_lanes() const {
    return int_var__disable_lanes;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::rxelecidle_cfg(const cpp_int & _val) { 
    // rxelecidle_cfg
    int_var__rxelecidle_cfg = _val.convert_to< rxelecidle_cfg_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::rxelecidle_cfg() const {
    return int_var__rxelecidle_cfg;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::reserved3(const cpp_int & _val) { 
    // reserved3
    int_var__reserved3 = _val.convert_to< reserved3_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::reserved3() const {
    return int_var__reserved3;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::reverved4(const cpp_int & _val) { 
    // reverved4
    int_var__reverved4 = _val.convert_to< reverved4_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::reverved4() const {
    return int_var__reverved4;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::ecrc_gen_mode(const cpp_int & _val) { 
    // ecrc_gen_mode
    int_var__ecrc_gen_mode = _val.convert_to< ecrc_gen_mode_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::ecrc_gen_mode() const {
    return int_var__ecrc_gen_mode;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::pf_intr_tx_mode(const cpp_int & _val) { 
    // pf_intr_tx_mode
    int_var__pf_intr_tx_mode = _val.convert_to< pf_intr_tx_mode_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::pf_intr_tx_mode() const {
    return int_var__pf_intr_tx_mode;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::tx_err_mgmt(const cpp_int & _val) { 
    // tx_err_mgmt
    int_var__tx_err_mgmt = _val.convert_to< tx_err_mgmt_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::tx_err_mgmt() const {
    return int_var__tx_err_mgmt;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::rx_wdog_en(const cpp_int & _val) { 
    // rx_wdog_en
    int_var__rx_wdog_en = _val.convert_to< rx_wdog_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::rx_wdog_en() const {
    return int_var__rx_wdog_en;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::upcfg_en(const cpp_int & _val) { 
    // upcfg_en
    int_var__upcfg_en = _val.convert_to< upcfg_en_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::upcfg_en() const {
    return int_var__upcfg_en;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::rxvalid_filter(const cpp_int & _val) { 
    // rxvalid_filter
    int_var__rxvalid_filter = _val.convert_to< rxvalid_filter_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::rxvalid_filter() const {
    return int_var__rxvalid_filter;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::vf_intr_tx_mode(const cpp_int & _val) { 
    // vf_intr_tx_mode
    int_var__vf_intr_tx_mode = _val.convert_to< vf_intr_tx_mode_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::vf_intr_tx_mode() const {
    return int_var__vf_intr_tx_mode;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::reserved5(const cpp_int & _val) { 
    // reserved5
    int_var__reserved5 = _val.convert_to< reserved5_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::reserved5() const {
    return int_var__reserved5;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::rx_wdog_thres_low(const cpp_int & _val) { 
    // rx_wdog_thres_low
    int_var__rx_wdog_thres_low = _val.convert_to< rx_wdog_thres_low_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::rx_wdog_thres_low() const {
    return int_var__rx_wdog_thres_low;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::rx_wdog_thres_high(const cpp_int & _val) { 
    // rx_wdog_thres_high
    int_var__rx_wdog_thres_high = _val.convert_to< rx_wdog_thres_high_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::rx_wdog_thres_high() const {
    return int_var__rx_wdog_thres_high;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::limit_tx_bfr_size(const cpp_int & _val) { 
    // limit_tx_bfr_size
    int_var__limit_tx_bfr_size = _val.convert_to< limit_tx_bfr_size_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::limit_tx_bfr_size() const {
    return int_var__limit_tx_bfr_size;
}
    
void cap_pxc_csr_cfg_c_mac_k_gen_t::reserved4(const cpp_int & _val) { 
    // reserved4
    int_var__reserved4 = _val.convert_to< reserved4_cpp_int_t >();
}

cpp_int cap_pxc_csr_cfg_c_mac_k_gen_t::reserved4() const {
    return int_var__reserved4;
}
    
#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_ecc_int_enable_clear_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "rxbuf_0_uncorrectable_enable")) { field_val = rxbuf_0_uncorrectable_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_1_uncorrectable_enable")) { field_val = rxbuf_1_uncorrectable_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_2_uncorrectable_enable")) { field_val = rxbuf_2_uncorrectable_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_3_uncorrectable_enable")) { field_val = rxbuf_3_uncorrectable_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_0_correctable_enable")) { field_val = rxbuf_0_correctable_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_1_correctable_enable")) { field_val = rxbuf_1_correctable_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_2_correctable_enable")) { field_val = rxbuf_2_correctable_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_3_correctable_enable")) { field_val = rxbuf_3_correctable_enable(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_ecc_int_test_set_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "rxbuf_0_uncorrectable_interrupt")) { field_val = rxbuf_0_uncorrectable_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_1_uncorrectable_interrupt")) { field_val = rxbuf_1_uncorrectable_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_2_uncorrectable_interrupt")) { field_val = rxbuf_2_uncorrectable_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_3_uncorrectable_interrupt")) { field_val = rxbuf_3_uncorrectable_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_0_correctable_interrupt")) { field_val = rxbuf_0_correctable_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_1_correctable_interrupt")) { field_val = rxbuf_1_correctable_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_2_correctable_interrupt")) { field_val = rxbuf_2_correctable_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_3_correctable_interrupt")) { field_val = rxbuf_3_correctable_interrupt(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_ecc_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found) { field_found = intreg.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_test_set.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_set.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_clear.get_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_mac_int_enable_clear_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "link_dn2up_enable")) { field_val = link_dn2up_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "link_up2dn_enable")) { field_val = link_up2dn_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "sec_bus_rst_enable")) { field_val = sec_bus_rst_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rst_up2dn_enable")) { field_val = rst_up2dn_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rst_dn2up_enable")) { field_val = rst_dn2up_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "portgate_open2close_enable")) { field_val = portgate_open2close_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "ltssm_st_changed_enable")) { field_val = ltssm_st_changed_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "sec_busnum_changed_enable")) { field_val = sec_busnum_changed_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_pme_enable")) { field_val = rc_pme_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_aerr_enable")) { field_val = rc_aerr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_serr_enable")) { field_val = rc_serr_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_hpe_enable")) { field_val = rc_hpe_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_eq_req_enable")) { field_val = rc_eq_req_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_dpc_enable")) { field_val = rc_dpc_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_turnoff_enable")) { field_val = pm_turnoff_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "txbfr_overflow_enable")) { field_val = txbfr_overflow_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxtlp_err_enable")) { field_val = rxtlp_err_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_flr_req_enable")) { field_val = tl_flr_req_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_legacy_intpin_changed_enable")) { field_val = rc_legacy_intpin_changed_enable(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_mac_intreg_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "link_dn2up_interrupt")) { field_val = link_dn2up_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "link_up2dn_interrupt")) { field_val = link_up2dn_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "sec_bus_rst_interrupt")) { field_val = sec_bus_rst_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rst_up2dn_interrupt")) { field_val = rst_up2dn_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rst_dn2up_interrupt")) { field_val = rst_dn2up_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "portgate_open2close_interrupt")) { field_val = portgate_open2close_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "ltssm_st_changed_interrupt")) { field_val = ltssm_st_changed_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "sec_busnum_changed_interrupt")) { field_val = sec_busnum_changed_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_pme_interrupt")) { field_val = rc_pme_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_aerr_interrupt")) { field_val = rc_aerr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_serr_interrupt")) { field_val = rc_serr_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_hpe_interrupt")) { field_val = rc_hpe_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_eq_req_interrupt")) { field_val = rc_eq_req_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_dpc_interrupt")) { field_val = rc_dpc_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_turnoff_interrupt")) { field_val = pm_turnoff_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "txbfr_overflow_interrupt")) { field_val = txbfr_overflow_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxtlp_err_interrupt")) { field_val = rxtlp_err_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_flr_req_interrupt")) { field_val = tl_flr_req_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_legacy_intpin_changed_interrupt")) { field_val = rc_legacy_intpin_changed_interrupt(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_mac_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found) { field_found = intreg.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_test_set.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_set.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_clear.get_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_intreg_status_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "int_c_mac_interrupt")) { field_val = int_c_mac_interrupt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_c_ecc_interrupt")) { field_val = int_c_ecc_interrupt(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_groups_int_enable_rw_reg_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "int_c_mac_enable")) { field_val = int_c_mac_enable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_c_ecc_enable")) { field_val = int_c_ecc_enable(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_intgrp_status_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found) { field_found = intreg.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_rw_reg.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_rw_reg.get_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_dhs_c_mac_apb_entry_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "cfg_data")) { field_val = cfg_data(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_dhs_c_mac_apb_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_spare_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { field_val = data(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_csr_intr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "dowstream")) { field_val = dowstream(); field_found=1; }
    if(!field_found && !strcmp(field_name, "dowstream_enable")) { field_val = dowstream_enable(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_port_phystatus_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "per_lane")) { field_val = per_lane(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { field_val = event(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { field_val = event(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { field_val = event(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { field_val = event(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { field_val = event(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { field_val = event(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { field_val = event(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { field_val = event(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { field_val = event(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_tx_drop_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "nullified")) { field_val = nullified(); field_found=1; }
    if(!field_found && !strcmp(field_name, "portgate")) { field_val = portgate(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_ecc_rxbuf_3_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable")) { field_val = uncorrectable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable")) { field_val = correctable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "syndrome")) { field_val = syndrome(); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { field_val = addr(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_ecc_rxbuf_2_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable")) { field_val = uncorrectable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable")) { field_val = correctable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "syndrome")) { field_val = syndrome(); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { field_val = addr(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_ecc_rxbuf_1_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable")) { field_val = uncorrectable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable")) { field_val = correctable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "syndrome")) { field_val = syndrome(); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { field_val = addr(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_ecc_rxbuf_0_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable")) { field_val = uncorrectable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable")) { field_val = correctable(); field_found=1; }
    if(!field_found && !strcmp(field_name, "syndrome")) { field_val = syndrome(); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { field_val = addr(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_tx_fc_credits_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "posted")) { field_val = posted(); field_found=1; }
    if(!field_found && !strcmp(field_name, "non_posted")) { field_val = non_posted(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_ssvid_cap_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "ssvid")) { field_val = ssvid(); field_found=1; }
    if(!field_found && !strcmp(field_name, "ssid")) { field_val = ssid(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_test_in_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "dw0")) { field_val = dw0(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_brsw_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tl_brsw_out")) { field_val = tl_brsw_out(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_brsw_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tl_brsw_in")) { field_val = tl_brsw_in(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_ecc_disable_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "rxbuf_cor")) { field_val = rxbuf_cor(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_det")) { field_val = rxbuf_det(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_tl_report_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "flr_ack")) { field_val = flr_ack(); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpl_timeout")) { field_val = cpl_timeout(); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpl_unexp")) { field_val = cpl_unexp(); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpl_malform")) { field_val = cpl_malform(); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpl_ca")) { field_val = cpl_ca(); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpl_ur")) { field_val = cpl_ur(); field_found=1; }
    if(!field_found && !strcmp(field_name, "dropped_posted")) { field_val = dropped_posted(); field_found=1; }
    if(!field_found && !strcmp(field_name, "atomic_egress_blocked")) { field_val = atomic_egress_blocked(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tlp_prefix_blocked")) { field_val = tlp_prefix_blocked(); field_found=1; }
    if(!field_found && !strcmp(field_name, "unc_err")) { field_val = unc_err(); field_found=1; }
    if(!field_found && !strcmp(field_name, "cor_err")) { field_val = cor_err(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_autonomous_linkwidth_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "pm_bwchange")) { field_val = pm_bwchange(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_ltr_latency_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { field_val = data(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_portgate_close_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { field_val = data(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_portgate_open_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { field_val = data(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_port_rst_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "mac_ltssm")) { field_val = mac_ltssm(); field_found=1; }
    if(!field_found && !strcmp(field_name, "mac_dl_up")) { field_val = mac_dl_up(); field_found=1; }
    if(!field_found && !strcmp(field_name, "sec_bus_rst")) { field_val = sec_bus_rst(); field_found=1; }
    if(!field_found && !strcmp(field_name, "perstn")) { field_val = perstn(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pl_rstn")) { field_val = pl_rstn(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pl_npor")) { field_val = pl_npor(); field_found=1; }
    if(!field_found && !strcmp(field_name, "phystatus_or")) { field_val = phystatus_or(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_npor")) { field_val = tl_npor(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_rstn")) { field_val = tl_rstn(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_crstn")) { field_val = tl_crstn(); field_found=1; }
    if(!field_found && !strcmp(field_name, "app_hperst")) { field_val = app_hperst(); field_found=1; }
    if(!field_found && !strcmp(field_name, "app_sperst")) { field_val = app_sperst(); field_found=1; }
    if(!field_found && !strcmp(field_name, "app_xperst")) { field_val = app_xperst(); field_found=1; }
    if(!field_found && !strcmp(field_name, "app_xrst")) { field_val = app_xrst(); field_found=1; }
    if(!field_found && !strcmp(field_name, "srst")) { field_val = srst(); field_found=1; }
    if(!field_found && !strcmp(field_name, "hrst")) { field_val = hrst(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_port_mac_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "ltssm")) { field_val = ltssm(); field_found=1; }
    if(!field_found && !strcmp(field_name, "dl_up")) { field_val = dl_up(); field_found=1; }
    if(!field_found && !strcmp(field_name, "portgate_open")) { field_val = portgate_open(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lp_state")) { field_val = lp_state(); field_found=1; }
    if(!field_found && !strcmp(field_name, "trn2ltssm_l0s")) { field_val = trn2ltssm_l0s(); field_found=1; }
    if(!field_found && !strcmp(field_name, "trn2ltssm_l1")) { field_val = trn2ltssm_l1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "trn2ltssm_l2")) { field_val = trn2ltssm_l2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "dpc_active")) { field_val = dpc_active(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_int_pinstate")) { field_val = rc_int_pinstate(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_turnoffstatus")) { field_val = pm_turnoffstatus(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_clkstatus")) { field_val = pm_clkstatus(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tlp_tx_inhibited")) { field_val = tlp_tx_inhibited(); field_found=1; }
    if(!field_found && !strcmp(field_name, "dllp_tx_inhibited")) { field_val = dllp_tx_inhibited(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tlp")) { field_val = tlp(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cnt_c_tl_tx_cpl_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tlp")) { field_val = tlp(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cnt_c_tl_tx_req_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tlp")) { field_val = tlp(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cnt_c_tl_rx_cpl_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tlp")) { field_val = tlp(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cnt_c_tl_rx_req_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tlp")) { field_val = tlp(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_port_mac_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "reset")) { field_val = reset(); field_found=1; }
    if(!field_found && !strcmp(field_name, "ltssm_en")) { field_val = ltssm_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "ltssm_en_portgate_qual")) { field_val = ltssm_en_portgate_qual(); field_found=1; }
    if(!field_found && !strcmp(field_name, "cfg_retry_en")) { field_val = cfg_retry_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_clock_freq")) { field_val = tl_clock_freq(); field_found=1; }
    if(!field_found && !strcmp(field_name, "port_type")) { field_val = port_type(); field_found=1; }
    if(!field_found && !strcmp(field_name, "flush_marker_en")) { field_val = flush_marker_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tx_stream")) { field_val = tx_stream(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pl_exit_en")) { field_val = pl_exit_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_auxpwr")) { field_val = pm_auxpwr(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_event")) { field_val = pm_event(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_data")) { field_val = pm_data(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_turnoffcontrol")) { field_val = pm_turnoffcontrol(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_clkcontrol")) { field_val = pm_clkcontrol(); field_found=1; }
    if(!field_found && !strcmp(field_name, "inject_lcrc")) { field_val = inject_lcrc(); field_found=1; }
    if(!field_found && !strcmp(field_name, "inject_ecrc")) { field_val = inject_ecrc(); field_found=1; }
    if(!field_found && !strcmp(field_name, "auto_retry_en")) { field_val = auto_retry_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "margining_ready")) { field_val = margining_ready(); field_found=1; }
    if(!field_found && !strcmp(field_name, "margining_sw_ready")) { field_val = margining_sw_ready(); field_found=1; }
    if(!field_found && !strcmp(field_name, "aer_common_en")) { field_val = aer_common_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_legacy_axi_en")) { field_val = rc_legacy_axi_en(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_bar0windows_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "bits227_224")) { field_val = bits227_224(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_equpreset16_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "lane0")) { field_val = lane0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane1")) { field_val = lane1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane2")) { field_val = lane2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane3")) { field_val = lane3(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane4")) { field_val = lane4(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane5")) { field_val = lane5(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane6")) { field_val = lane6(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane7")) { field_val = lane7(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_equpreset_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "lane0")) { field_val = lane0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane1")) { field_val = lane1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane2")) { field_val = lane2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane3")) { field_val = lane3(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane4")) { field_val = lane4(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane5")) { field_val = lane5(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane6")) { field_val = lane6(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane7")) { field_val = lane7(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane8")) { field_val = lane8(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane9")) { field_val = lane9(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane10")) { field_val = lane10(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane11")) { field_val = lane11(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane12")) { field_val = lane12(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane13")) { field_val = lane13(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane14")) { field_val = lane14(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane15")) { field_val = lane15(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_pciconf_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "word0")) { field_val = word0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word1")) { field_val = word1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word2")) { field_val = word2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word3")) { field_val = word3(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word4")) { field_val = word4(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word5")) { field_val = word5(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word6")) { field_val = word6(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word7")) { field_val = word7(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word8")) { field_val = word8(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_pexconf_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "word0")) { field_val = word0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word1")) { field_val = word1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word2")) { field_val = word2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word3")) { field_val = word3(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word4")) { field_val = word4(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word5")) { field_val = word5(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word6")) { field_val = word6(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word7")) { field_val = word7(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word8")) { field_val = word8(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word9")) { field_val = word9(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word10")) { field_val = word10(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word11")) { field_val = word11(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_lmr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "word0")) { field_val = word0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word1")) { field_val = word1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word3")) { field_val = word3(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_rx_cred_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "word0")) { field_val = word0(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word1")) { field_val = word1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "word3")) { field_val = word3(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_gen_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found && !strcmp(field_name, "spec_version")) { field_val = spec_version(); field_found=1; }
    if(!field_found && !strcmp(field_name, "port_type")) { field_val = port_type(); field_found=1; }
    if(!field_found && !strcmp(field_name, "sris_mode")) { field_val = sris_mode(); field_found=1; }
    if(!field_found && !strcmp(field_name, "gen1_supported")) { field_val = gen1_supported(); field_found=1; }
    if(!field_found && !strcmp(field_name, "gen2_supported")) { field_val = gen2_supported(); field_found=1; }
    if(!field_found && !strcmp(field_name, "gen3_supported")) { field_val = gen3_supported(); field_found=1; }
    if(!field_found && !strcmp(field_name, "gen4_supported")) { field_val = gen4_supported(); field_found=1; }
    if(!field_found && !strcmp(field_name, "reserved1")) { field_val = reserved1(); field_found=1; }
    if(!field_found && !strcmp(field_name, "bfm_mode")) { field_val = bfm_mode(); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane_reverse_en")) { field_val = lane_reverse_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "reserved2")) { field_val = reserved2(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rx_cutthru_en")) { field_val = rx_cutthru_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tx_cutthru_en")) { field_val = tx_cutthru_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "eq_ph23_en")) { field_val = eq_ph23_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "disable_lanes")) { field_val = disable_lanes(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxelecidle_cfg")) { field_val = rxelecidle_cfg(); field_found=1; }
    if(!field_found && !strcmp(field_name, "reserved3")) { field_val = reserved3(); field_found=1; }
    if(!field_found && !strcmp(field_name, "reverved4")) { field_val = reverved4(); field_found=1; }
    if(!field_found && !strcmp(field_name, "ecrc_gen_mode")) { field_val = ecrc_gen_mode(); field_found=1; }
    if(!field_found && !strcmp(field_name, "pf_intr_tx_mode")) { field_val = pf_intr_tx_mode(); field_found=1; }
    if(!field_found && !strcmp(field_name, "tx_err_mgmt")) { field_val = tx_err_mgmt(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rx_wdog_en")) { field_val = rx_wdog_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "upcfg_en")) { field_val = upcfg_en(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxvalid_filter")) { field_val = rxvalid_filter(); field_found=1; }
    if(!field_found && !strcmp(field_name, "vf_intr_tx_mode")) { field_val = vf_intr_tx_mode(); field_found=1; }
    if(!field_found && !strcmp(field_name, "reserved5")) { field_val = reserved5(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rx_wdog_thres_low")) { field_val = rx_wdog_thres_low(); field_found=1; }
    if(!field_found && !strcmp(field_name, "rx_wdog_thres_high")) { field_val = rx_wdog_thres_high(); field_found=1; }
    if(!field_found && !strcmp(field_name, "limit_tx_bfr_size")) { field_val = limit_tx_bfr_size(); field_found=1; }
    if(!field_found && !strcmp(field_name, "reserved4")) { field_val = reserved4(); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_t::get_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { field_val = all(); field_found = 1; }

    if(!field_found) { field_found = cfg_c_mac_k_gen.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_rx_cred.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_lmr.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_pexconf.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_pciconf.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_equpreset.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_equpreset16.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_bar0windows.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_port_mac.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_c_tl_rx_req.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_c_tl_rx_cpl.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_c_tl_tx_req.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_c_tl_tx_cpl.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_c_port_rx_cfg0_req.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_port_mac.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_port_rst.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_portgate_open.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_portgate_close.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_ltr_latency.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_autonomous_linkwidth.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_tl_report.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_ecc_disable.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_brsw.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_brsw.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_test_in.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_ssvid_cap.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_tx_fc_credits.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_ecc_rxbuf_0.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_ecc_rxbuf_1.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_ecc_rxbuf_2.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_ecc_rxbuf_3.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_tx_drop.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rc_legacy_int_rx.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_malform_tlp.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_framing_err.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_ecrc_err.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rxbuf_ecc_err.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_nullify.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_watchdog_nullify.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_unsupp.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_txbfr_overflow.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_port_phystatus.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = csr_intr.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_spare.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = dhs_c_mac_apb.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_groups.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_c_mac.get_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_c_ecc.get_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_ecc_int_enable_clear_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "rxbuf_0_uncorrectable_enable")) { rxbuf_0_uncorrectable_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_1_uncorrectable_enable")) { rxbuf_1_uncorrectable_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_2_uncorrectable_enable")) { rxbuf_2_uncorrectable_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_3_uncorrectable_enable")) { rxbuf_3_uncorrectable_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_0_correctable_enable")) { rxbuf_0_correctable_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_1_correctable_enable")) { rxbuf_1_correctable_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_2_correctable_enable")) { rxbuf_2_correctable_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_3_correctable_enable")) { rxbuf_3_correctable_enable(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_ecc_int_test_set_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "rxbuf_0_uncorrectable_interrupt")) { rxbuf_0_uncorrectable_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_1_uncorrectable_interrupt")) { rxbuf_1_uncorrectable_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_2_uncorrectable_interrupt")) { rxbuf_2_uncorrectable_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_3_uncorrectable_interrupt")) { rxbuf_3_uncorrectable_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_0_correctable_interrupt")) { rxbuf_0_correctable_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_1_correctable_interrupt")) { rxbuf_1_correctable_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_2_correctable_interrupt")) { rxbuf_2_correctable_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_3_correctable_interrupt")) { rxbuf_3_correctable_interrupt(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_ecc_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found) { field_found = intreg.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_test_set.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_set.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_clear.set_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_mac_int_enable_clear_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "link_dn2up_enable")) { link_dn2up_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "link_up2dn_enable")) { link_up2dn_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "sec_bus_rst_enable")) { sec_bus_rst_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rst_up2dn_enable")) { rst_up2dn_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rst_dn2up_enable")) { rst_dn2up_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "portgate_open2close_enable")) { portgate_open2close_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "ltssm_st_changed_enable")) { ltssm_st_changed_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "sec_busnum_changed_enable")) { sec_busnum_changed_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_pme_enable")) { rc_pme_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_aerr_enable")) { rc_aerr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_serr_enable")) { rc_serr_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_hpe_enable")) { rc_hpe_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_eq_req_enable")) { rc_eq_req_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_dpc_enable")) { rc_dpc_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_turnoff_enable")) { pm_turnoff_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "txbfr_overflow_enable")) { txbfr_overflow_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxtlp_err_enable")) { rxtlp_err_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_flr_req_enable")) { tl_flr_req_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_legacy_intpin_changed_enable")) { rc_legacy_intpin_changed_enable(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_mac_intreg_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "link_dn2up_interrupt")) { link_dn2up_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "link_up2dn_interrupt")) { link_up2dn_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "sec_bus_rst_interrupt")) { sec_bus_rst_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rst_up2dn_interrupt")) { rst_up2dn_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rst_dn2up_interrupt")) { rst_dn2up_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "portgate_open2close_interrupt")) { portgate_open2close_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "ltssm_st_changed_interrupt")) { ltssm_st_changed_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "sec_busnum_changed_interrupt")) { sec_busnum_changed_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_pme_interrupt")) { rc_pme_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_aerr_interrupt")) { rc_aerr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_serr_interrupt")) { rc_serr_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_hpe_interrupt")) { rc_hpe_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_eq_req_interrupt")) { rc_eq_req_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_dpc_interrupt")) { rc_dpc_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_turnoff_interrupt")) { pm_turnoff_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "txbfr_overflow_interrupt")) { txbfr_overflow_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxtlp_err_interrupt")) { rxtlp_err_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_flr_req_interrupt")) { tl_flr_req_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_legacy_intpin_changed_interrupt")) { rc_legacy_intpin_changed_interrupt(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_c_mac_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found) { field_found = intreg.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_test_set.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_set.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_clear.set_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_intreg_status_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "int_c_mac_interrupt")) { int_c_mac_interrupt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_c_ecc_interrupt")) { int_c_ecc_interrupt(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_int_groups_int_enable_rw_reg_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "int_c_mac_enable")) { int_c_mac_enable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "int_c_ecc_enable")) { int_c_ecc_enable(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_intgrp_status_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found) { field_found = intreg.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_enable_rw_reg.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_rw_reg.set_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_dhs_c_mac_apb_entry_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "cfg_data")) { cfg_data(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_dhs_c_mac_apb_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_spare_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { data(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_csr_intr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "dowstream")) { dowstream(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "dowstream_enable")) { dowstream_enable(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_port_phystatus_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "per_lane")) { per_lane(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { event(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { event(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { event(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { event(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { event(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { event(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { event(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { event(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "event")) { event(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sat_c_port_cnt_tx_drop_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "nullified")) { nullified(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "portgate")) { portgate(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_ecc_rxbuf_3_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable")) { uncorrectable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable")) { correctable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "syndrome")) { syndrome(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { addr(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_ecc_rxbuf_2_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable")) { uncorrectable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable")) { correctable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "syndrome")) { syndrome(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { addr(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_ecc_rxbuf_1_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable")) { uncorrectable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable")) { correctable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "syndrome")) { syndrome(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { addr(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_ecc_rxbuf_0_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "uncorrectable")) { uncorrectable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "correctable")) { correctable(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "syndrome")) { syndrome(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "addr")) { addr(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_tx_fc_credits_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "posted")) { posted(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "non_posted")) { non_posted(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_ssvid_cap_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "ssvid")) { ssvid(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "ssid")) { ssid(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_test_in_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "dw0")) { dw0(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_brsw_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tl_brsw_out")) { tl_brsw_out(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_brsw_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tl_brsw_in")) { tl_brsw_in(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_ecc_disable_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "rxbuf_cor")) { rxbuf_cor(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxbuf_det")) { rxbuf_det(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_tl_report_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "flr_ack")) { flr_ack(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpl_timeout")) { cpl_timeout(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpl_unexp")) { cpl_unexp(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpl_malform")) { cpl_malform(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpl_ca")) { cpl_ca(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "cpl_ur")) { cpl_ur(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "dropped_posted")) { dropped_posted(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "atomic_egress_blocked")) { atomic_egress_blocked(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tlp_prefix_blocked")) { tlp_prefix_blocked(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "unc_err")) { unc_err(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "cor_err")) { cor_err(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_autonomous_linkwidth_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "pm_bwchange")) { pm_bwchange(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_ltr_latency_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { data(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_portgate_close_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { data(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_portgate_open_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "data")) { data(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_port_rst_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "mac_ltssm")) { mac_ltssm(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "mac_dl_up")) { mac_dl_up(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "sec_bus_rst")) { sec_bus_rst(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "perstn")) { perstn(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pl_rstn")) { pl_rstn(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pl_npor")) { pl_npor(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "phystatus_or")) { phystatus_or(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_npor")) { tl_npor(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_rstn")) { tl_rstn(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_crstn")) { tl_crstn(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "app_hperst")) { app_hperst(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "app_sperst")) { app_sperst(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "app_xperst")) { app_xperst(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "app_xrst")) { app_xrst(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "srst")) { srst(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "hrst")) { hrst(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_sta_c_port_mac_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "ltssm")) { ltssm(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "dl_up")) { dl_up(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "portgate_open")) { portgate_open(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lp_state")) { lp_state(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "trn2ltssm_l0s")) { trn2ltssm_l0s(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "trn2ltssm_l1")) { trn2ltssm_l1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "trn2ltssm_l2")) { trn2ltssm_l2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "dpc_active")) { dpc_active(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_int_pinstate")) { rc_int_pinstate(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_turnoffstatus")) { pm_turnoffstatus(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_clkstatus")) { pm_clkstatus(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tlp_tx_inhibited")) { tlp_tx_inhibited(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "dllp_tx_inhibited")) { dllp_tx_inhibited(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tlp")) { tlp(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cnt_c_tl_tx_cpl_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tlp")) { tlp(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cnt_c_tl_tx_req_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tlp")) { tlp(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cnt_c_tl_rx_cpl_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tlp")) { tlp(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cnt_c_tl_rx_req_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "tlp")) { tlp(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_port_mac_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "reset")) { reset(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "ltssm_en")) { ltssm_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "ltssm_en_portgate_qual")) { ltssm_en_portgate_qual(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "cfg_retry_en")) { cfg_retry_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tl_clock_freq")) { tl_clock_freq(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "port_type")) { port_type(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "flush_marker_en")) { flush_marker_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tx_stream")) { tx_stream(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pl_exit_en")) { pl_exit_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_auxpwr")) { pm_auxpwr(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_event")) { pm_event(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_data")) { pm_data(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_turnoffcontrol")) { pm_turnoffcontrol(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pm_clkcontrol")) { pm_clkcontrol(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "inject_lcrc")) { inject_lcrc(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "inject_ecrc")) { inject_ecrc(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "auto_retry_en")) { auto_retry_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "margining_ready")) { margining_ready(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "margining_sw_ready")) { margining_sw_ready(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "aer_common_en")) { aer_common_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rc_legacy_axi_en")) { rc_legacy_axi_en(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_bar0windows_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "bits227_224")) { bits227_224(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_equpreset16_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "lane0")) { lane0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane1")) { lane1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane2")) { lane2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane3")) { lane3(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane4")) { lane4(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane5")) { lane5(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane6")) { lane6(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane7")) { lane7(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_equpreset_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "lane0")) { lane0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane1")) { lane1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane2")) { lane2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane3")) { lane3(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane4")) { lane4(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane5")) { lane5(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane6")) { lane6(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane7")) { lane7(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane8")) { lane8(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane9")) { lane9(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane10")) { lane10(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane11")) { lane11(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane12")) { lane12(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane13")) { lane13(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane14")) { lane14(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane15")) { lane15(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_pciconf_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "word0")) { word0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word1")) { word1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word2")) { word2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word3")) { word3(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word4")) { word4(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word5")) { word5(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word6")) { word6(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word7")) { word7(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word8")) { word8(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_pexconf_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "word0")) { word0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word1")) { word1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word2")) { word2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word3")) { word3(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word4")) { word4(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word5")) { word5(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word6")) { word6(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word7")) { word7(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word8")) { word8(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word9")) { word9(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word10")) { word10(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word11")) { word11(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_lmr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "word0")) { word0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word1")) { word1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word3")) { word3(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_rx_cred_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "word0")) { word0(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word1")) { word1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "word3")) { word3(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_cfg_c_mac_k_gen_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found && !strcmp(field_name, "spec_version")) { spec_version(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "port_type")) { port_type(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "sris_mode")) { sris_mode(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "gen1_supported")) { gen1_supported(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "gen2_supported")) { gen2_supported(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "gen3_supported")) { gen3_supported(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "gen4_supported")) { gen4_supported(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "reserved1")) { reserved1(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "bfm_mode")) { bfm_mode(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "lane_reverse_en")) { lane_reverse_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "reserved2")) { reserved2(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rx_cutthru_en")) { rx_cutthru_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tx_cutthru_en")) { tx_cutthru_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "eq_ph23_en")) { eq_ph23_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "disable_lanes")) { disable_lanes(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxelecidle_cfg")) { rxelecidle_cfg(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "reserved3")) { reserved3(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "reverved4")) { reverved4(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "ecrc_gen_mode")) { ecrc_gen_mode(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "pf_intr_tx_mode")) { pf_intr_tx_mode(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "tx_err_mgmt")) { tx_err_mgmt(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rx_wdog_en")) { rx_wdog_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "upcfg_en")) { upcfg_en(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rxvalid_filter")) { rxvalid_filter(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "vf_intr_tx_mode")) { vf_intr_tx_mode(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "reserved5")) { reserved5(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rx_wdog_thres_low")) { rx_wdog_thres_low(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "rx_wdog_thres_high")) { rx_wdog_thres_high(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "limit_tx_bfr_size")) { limit_tx_bfr_size(field_val); field_found=1; }
    if(!field_found && !strcmp(field_name, "reserved4")) { reserved4(field_val); field_found=1; }
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
bool cap_pxc_csr_t::set_field_val(const char * field_name, cpp_int & field_val, int level) { 
    bool field_found = false;
    if(level==0) return field_found;
    if(!strcmp(field_name, "all")) { all(field_val); field_found = 1; }

    if(!field_found) { field_found = cfg_c_mac_k_gen.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_rx_cred.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_lmr.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_pexconf.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_pciconf.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_equpreset.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_equpreset16.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_k_bar0windows.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_port_mac.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_c_tl_rx_req.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_c_tl_rx_cpl.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_c_tl_tx_req.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_c_tl_tx_cpl.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cnt_c_port_rx_cfg0_req.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_port_mac.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_port_rst.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_portgate_open.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_portgate_close.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_ltr_latency.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_autonomous_linkwidth.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_tl_report.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_ecc_disable.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_brsw.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_brsw.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_test_in.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_mac_ssvid_cap.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_tx_fc_credits.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_ecc_rxbuf_0.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_ecc_rxbuf_1.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_ecc_rxbuf_2.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_ecc_rxbuf_3.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_tx_drop.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rc_legacy_int_rx.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_malform_tlp.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_framing_err.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_ecrc_err.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rxbuf_ecc_err.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_nullify.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_watchdog_nullify.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_rx_unsupp.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sat_c_port_cnt_txbfr_overflow.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = sta_c_port_phystatus.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = csr_intr.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = cfg_c_spare.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = dhs_c_mac_apb.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_groups.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_c_mac.set_field_val(field_name, field_val, level-1); }
    
    if(!field_found) { field_found = int_c_ecc.set_field_val(field_name, field_val, level-1); }
    
    return field_found;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_int_c_ecc_int_enable_clear_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("rxbuf_0_uncorrectable_enable");
    ret_vec.push_back("rxbuf_1_uncorrectable_enable");
    ret_vec.push_back("rxbuf_2_uncorrectable_enable");
    ret_vec.push_back("rxbuf_3_uncorrectable_enable");
    ret_vec.push_back("rxbuf_0_correctable_enable");
    ret_vec.push_back("rxbuf_1_correctable_enable");
    ret_vec.push_back("rxbuf_2_correctable_enable");
    ret_vec.push_back("rxbuf_3_correctable_enable");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_int_c_ecc_int_test_set_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("rxbuf_0_uncorrectable_interrupt");
    ret_vec.push_back("rxbuf_1_uncorrectable_interrupt");
    ret_vec.push_back("rxbuf_2_uncorrectable_interrupt");
    ret_vec.push_back("rxbuf_3_uncorrectable_interrupt");
    ret_vec.push_back("rxbuf_0_correctable_interrupt");
    ret_vec.push_back("rxbuf_1_correctable_interrupt");
    ret_vec.push_back("rxbuf_2_correctable_interrupt");
    ret_vec.push_back("rxbuf_3_correctable_interrupt");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_int_c_ecc_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    {
        for(auto tmp_vec : intreg.get_fields(level-1)) {
            ret_vec.push_back("intreg." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_test_set.get_fields(level-1)) {
            ret_vec.push_back("int_test_set." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_set.get_fields(level-1)) {
            ret_vec.push_back("int_enable_set." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_clear.get_fields(level-1)) {
            ret_vec.push_back("int_enable_clear." + tmp_vec);
        }
    }
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_int_c_mac_int_enable_clear_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("link_dn2up_enable");
    ret_vec.push_back("link_up2dn_enable");
    ret_vec.push_back("sec_bus_rst_enable");
    ret_vec.push_back("rst_up2dn_enable");
    ret_vec.push_back("rst_dn2up_enable");
    ret_vec.push_back("portgate_open2close_enable");
    ret_vec.push_back("ltssm_st_changed_enable");
    ret_vec.push_back("sec_busnum_changed_enable");
    ret_vec.push_back("rc_pme_enable");
    ret_vec.push_back("rc_aerr_enable");
    ret_vec.push_back("rc_serr_enable");
    ret_vec.push_back("rc_hpe_enable");
    ret_vec.push_back("rc_eq_req_enable");
    ret_vec.push_back("rc_dpc_enable");
    ret_vec.push_back("pm_turnoff_enable");
    ret_vec.push_back("txbfr_overflow_enable");
    ret_vec.push_back("rxtlp_err_enable");
    ret_vec.push_back("tl_flr_req_enable");
    ret_vec.push_back("rc_legacy_intpin_changed_enable");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_int_c_mac_intreg_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("link_dn2up_interrupt");
    ret_vec.push_back("link_up2dn_interrupt");
    ret_vec.push_back("sec_bus_rst_interrupt");
    ret_vec.push_back("rst_up2dn_interrupt");
    ret_vec.push_back("rst_dn2up_interrupt");
    ret_vec.push_back("portgate_open2close_interrupt");
    ret_vec.push_back("ltssm_st_changed_interrupt");
    ret_vec.push_back("sec_busnum_changed_interrupt");
    ret_vec.push_back("rc_pme_interrupt");
    ret_vec.push_back("rc_aerr_interrupt");
    ret_vec.push_back("rc_serr_interrupt");
    ret_vec.push_back("rc_hpe_interrupt");
    ret_vec.push_back("rc_eq_req_interrupt");
    ret_vec.push_back("rc_dpc_interrupt");
    ret_vec.push_back("pm_turnoff_interrupt");
    ret_vec.push_back("txbfr_overflow_interrupt");
    ret_vec.push_back("rxtlp_err_interrupt");
    ret_vec.push_back("tl_flr_req_interrupt");
    ret_vec.push_back("rc_legacy_intpin_changed_interrupt");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_int_c_mac_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    {
        for(auto tmp_vec : intreg.get_fields(level-1)) {
            ret_vec.push_back("intreg." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_test_set.get_fields(level-1)) {
            ret_vec.push_back("int_test_set." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_set.get_fields(level-1)) {
            ret_vec.push_back("int_enable_set." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_clear.get_fields(level-1)) {
            ret_vec.push_back("int_enable_clear." + tmp_vec);
        }
    }
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_intreg_status_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("int_c_mac_interrupt");
    ret_vec.push_back("int_c_ecc_interrupt");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_int_groups_int_enable_rw_reg_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("int_c_mac_enable");
    ret_vec.push_back("int_c_ecc_enable");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_intgrp_status_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    {
        for(auto tmp_vec : intreg.get_fields(level-1)) {
            ret_vec.push_back("intreg." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_enable_rw_reg.get_fields(level-1)) {
            ret_vec.push_back("int_enable_rw_reg." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_rw_reg.get_fields(level-1)) {
            ret_vec.push_back("int_rw_reg." + tmp_vec);
        }
    }
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_dhs_c_mac_apb_entry_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("cfg_data");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_dhs_c_mac_apb_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_spare_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("data");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_csr_intr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("dowstream");
    ret_vec.push_back("dowstream_enable");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sta_c_port_phystatus_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("per_lane");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sat_c_port_cnt_txbfr_overflow_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("event");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sat_c_port_cnt_rx_unsupp_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("event");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sat_c_port_cnt_rx_watchdog_nullify_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("event");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sat_c_port_cnt_rx_nullify_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("event");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sat_c_port_cnt_rxbuf_ecc_err_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("event");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sat_c_port_cnt_rx_ecrc_err_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("event");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sat_c_port_cnt_rx_framing_err_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("event");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sat_c_port_cnt_rx_malform_tlp_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("event");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sat_c_port_cnt_rc_legacy_int_rx_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("event");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sat_c_port_cnt_tx_drop_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("nullified");
    ret_vec.push_back("portgate");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sta_c_ecc_rxbuf_3_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("uncorrectable");
    ret_vec.push_back("correctable");
    ret_vec.push_back("syndrome");
    ret_vec.push_back("addr");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sta_c_ecc_rxbuf_2_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("uncorrectable");
    ret_vec.push_back("correctable");
    ret_vec.push_back("syndrome");
    ret_vec.push_back("addr");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sta_c_ecc_rxbuf_1_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("uncorrectable");
    ret_vec.push_back("correctable");
    ret_vec.push_back("syndrome");
    ret_vec.push_back("addr");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sta_c_ecc_rxbuf_0_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("uncorrectable");
    ret_vec.push_back("correctable");
    ret_vec.push_back("syndrome");
    ret_vec.push_back("addr");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sta_c_tx_fc_credits_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("posted");
    ret_vec.push_back("non_posted");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_mac_ssvid_cap_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("ssvid");
    ret_vec.push_back("ssid");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_mac_test_in_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("dw0");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sta_c_brsw_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("tl_brsw_out");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_brsw_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("tl_brsw_in");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_ecc_disable_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("rxbuf_cor");
    ret_vec.push_back("rxbuf_det");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_tl_report_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("flr_ack");
    ret_vec.push_back("cpl_timeout");
    ret_vec.push_back("cpl_unexp");
    ret_vec.push_back("cpl_malform");
    ret_vec.push_back("cpl_ca");
    ret_vec.push_back("cpl_ur");
    ret_vec.push_back("dropped_posted");
    ret_vec.push_back("atomic_egress_blocked");
    ret_vec.push_back("tlp_prefix_blocked");
    ret_vec.push_back("unc_err");
    ret_vec.push_back("cor_err");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_autonomous_linkwidth_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("pm_bwchange");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_ltr_latency_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("data");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_portgate_close_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("data");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_portgate_open_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("data");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sta_c_port_rst_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("mac_ltssm");
    ret_vec.push_back("mac_dl_up");
    ret_vec.push_back("sec_bus_rst");
    ret_vec.push_back("perstn");
    ret_vec.push_back("pl_rstn");
    ret_vec.push_back("pl_npor");
    ret_vec.push_back("phystatus_or");
    ret_vec.push_back("tl_npor");
    ret_vec.push_back("tl_rstn");
    ret_vec.push_back("tl_crstn");
    ret_vec.push_back("app_hperst");
    ret_vec.push_back("app_sperst");
    ret_vec.push_back("app_xperst");
    ret_vec.push_back("app_xrst");
    ret_vec.push_back("srst");
    ret_vec.push_back("hrst");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_sta_c_port_mac_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("ltssm");
    ret_vec.push_back("dl_up");
    ret_vec.push_back("portgate_open");
    ret_vec.push_back("lp_state");
    ret_vec.push_back("trn2ltssm_l0s");
    ret_vec.push_back("trn2ltssm_l1");
    ret_vec.push_back("trn2ltssm_l2");
    ret_vec.push_back("dpc_active");
    ret_vec.push_back("rc_int_pinstate");
    ret_vec.push_back("pm_turnoffstatus");
    ret_vec.push_back("pm_clkstatus");
    ret_vec.push_back("tlp_tx_inhibited");
    ret_vec.push_back("dllp_tx_inhibited");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cnt_c_port_rx_cfg0_req_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("tlp");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cnt_c_tl_tx_cpl_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("tlp");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cnt_c_tl_tx_req_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("tlp");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cnt_c_tl_rx_cpl_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("tlp");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cnt_c_tl_rx_req_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("tlp");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_port_mac_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("reset");
    ret_vec.push_back("ltssm_en");
    ret_vec.push_back("ltssm_en_portgate_qual");
    ret_vec.push_back("cfg_retry_en");
    ret_vec.push_back("tl_clock_freq");
    ret_vec.push_back("port_type");
    ret_vec.push_back("flush_marker_en");
    ret_vec.push_back("tx_stream");
    ret_vec.push_back("pl_exit_en");
    ret_vec.push_back("pm_auxpwr");
    ret_vec.push_back("pm_event");
    ret_vec.push_back("pm_data");
    ret_vec.push_back("pm_turnoffcontrol");
    ret_vec.push_back("pm_clkcontrol");
    ret_vec.push_back("inject_lcrc");
    ret_vec.push_back("inject_ecrc");
    ret_vec.push_back("auto_retry_en");
    ret_vec.push_back("margining_ready");
    ret_vec.push_back("margining_sw_ready");
    ret_vec.push_back("aer_common_en");
    ret_vec.push_back("rc_legacy_axi_en");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_mac_k_bar0windows_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("bits227_224");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_mac_k_equpreset16_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("lane0");
    ret_vec.push_back("lane1");
    ret_vec.push_back("lane2");
    ret_vec.push_back("lane3");
    ret_vec.push_back("lane4");
    ret_vec.push_back("lane5");
    ret_vec.push_back("lane6");
    ret_vec.push_back("lane7");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_mac_k_equpreset_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("lane0");
    ret_vec.push_back("lane1");
    ret_vec.push_back("lane2");
    ret_vec.push_back("lane3");
    ret_vec.push_back("lane4");
    ret_vec.push_back("lane5");
    ret_vec.push_back("lane6");
    ret_vec.push_back("lane7");
    ret_vec.push_back("lane8");
    ret_vec.push_back("lane9");
    ret_vec.push_back("lane10");
    ret_vec.push_back("lane11");
    ret_vec.push_back("lane12");
    ret_vec.push_back("lane13");
    ret_vec.push_back("lane14");
    ret_vec.push_back("lane15");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_mac_k_pciconf_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("word0");
    ret_vec.push_back("word1");
    ret_vec.push_back("word2");
    ret_vec.push_back("word3");
    ret_vec.push_back("word4");
    ret_vec.push_back("word5");
    ret_vec.push_back("word6");
    ret_vec.push_back("word7");
    ret_vec.push_back("word8");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_mac_k_pexconf_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("word0");
    ret_vec.push_back("word1");
    ret_vec.push_back("word2");
    ret_vec.push_back("word3");
    ret_vec.push_back("word4");
    ret_vec.push_back("word5");
    ret_vec.push_back("word6");
    ret_vec.push_back("word7");
    ret_vec.push_back("word8");
    ret_vec.push_back("word9");
    ret_vec.push_back("word10");
    ret_vec.push_back("word11");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_mac_k_lmr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("word0");
    ret_vec.push_back("word1");
    ret_vec.push_back("word3");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_mac_k_rx_cred_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("word0");
    ret_vec.push_back("word1");
    ret_vec.push_back("word3");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_cfg_c_mac_k_gen_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    ret_vec.push_back("spec_version");
    ret_vec.push_back("port_type");
    ret_vec.push_back("sris_mode");
    ret_vec.push_back("gen1_supported");
    ret_vec.push_back("gen2_supported");
    ret_vec.push_back("gen3_supported");
    ret_vec.push_back("gen4_supported");
    ret_vec.push_back("reserved1");
    ret_vec.push_back("bfm_mode");
    ret_vec.push_back("lane_reverse_en");
    ret_vec.push_back("reserved2");
    ret_vec.push_back("rx_cutthru_en");
    ret_vec.push_back("tx_cutthru_en");
    ret_vec.push_back("eq_ph23_en");
    ret_vec.push_back("disable_lanes");
    ret_vec.push_back("rxelecidle_cfg");
    ret_vec.push_back("reserved3");
    ret_vec.push_back("reverved4");
    ret_vec.push_back("ecrc_gen_mode");
    ret_vec.push_back("pf_intr_tx_mode");
    ret_vec.push_back("tx_err_mgmt");
    ret_vec.push_back("rx_wdog_en");
    ret_vec.push_back("upcfg_en");
    ret_vec.push_back("rxvalid_filter");
    ret_vec.push_back("vf_intr_tx_mode");
    ret_vec.push_back("reserved5");
    ret_vec.push_back("rx_wdog_thres_low");
    ret_vec.push_back("rx_wdog_thres_high");
    ret_vec.push_back("limit_tx_bfr_size");
    ret_vec.push_back("reserved4");
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL

#ifndef EXCLUDE_PER_FIELD_CNTRL
std::vector<string> cap_pxc_csr_t::get_fields(int level) const { 
    std::vector<string> ret_vec;
    if(level == 0) return ret_vec;
    ret_vec.push_back("all");

    {
        for(auto tmp_vec : cfg_c_mac_k_gen.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_mac_k_gen." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_mac_k_rx_cred.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_mac_k_rx_cred." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_mac_k_lmr.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_mac_k_lmr." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_mac_k_pexconf.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_mac_k_pexconf." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_mac_k_pciconf.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_mac_k_pciconf." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_mac_k_equpreset.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_mac_k_equpreset." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_mac_k_equpreset16.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_mac_k_equpreset16." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_mac_k_bar0windows.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_mac_k_bar0windows." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_port_mac.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_port_mac." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cnt_c_tl_rx_req.get_fields(level-1)) {
            ret_vec.push_back("cnt_c_tl_rx_req." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cnt_c_tl_rx_cpl.get_fields(level-1)) {
            ret_vec.push_back("cnt_c_tl_rx_cpl." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cnt_c_tl_tx_req.get_fields(level-1)) {
            ret_vec.push_back("cnt_c_tl_tx_req." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cnt_c_tl_tx_cpl.get_fields(level-1)) {
            ret_vec.push_back("cnt_c_tl_tx_cpl." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cnt_c_port_rx_cfg0_req.get_fields(level-1)) {
            ret_vec.push_back("cnt_c_port_rx_cfg0_req." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_c_port_mac.get_fields(level-1)) {
            ret_vec.push_back("sta_c_port_mac." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_c_port_rst.get_fields(level-1)) {
            ret_vec.push_back("sta_c_port_rst." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_portgate_open.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_portgate_open." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_portgate_close.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_portgate_close." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_ltr_latency.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_ltr_latency." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_autonomous_linkwidth.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_autonomous_linkwidth." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_tl_report.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_tl_report." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_ecc_disable.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_ecc_disable." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_brsw.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_brsw." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_c_brsw.get_fields(level-1)) {
            ret_vec.push_back("sta_c_brsw." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_mac_test_in.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_mac_test_in." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_mac_ssvid_cap.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_mac_ssvid_cap." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_c_tx_fc_credits.get_fields(level-1)) {
            ret_vec.push_back("sta_c_tx_fc_credits." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_c_ecc_rxbuf_0.get_fields(level-1)) {
            ret_vec.push_back("sta_c_ecc_rxbuf_0." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_c_ecc_rxbuf_1.get_fields(level-1)) {
            ret_vec.push_back("sta_c_ecc_rxbuf_1." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_c_ecc_rxbuf_2.get_fields(level-1)) {
            ret_vec.push_back("sta_c_ecc_rxbuf_2." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_c_ecc_rxbuf_3.get_fields(level-1)) {
            ret_vec.push_back("sta_c_ecc_rxbuf_3." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sat_c_port_cnt_tx_drop.get_fields(level-1)) {
            ret_vec.push_back("sat_c_port_cnt_tx_drop." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sat_c_port_cnt_rc_legacy_int_rx.get_fields(level-1)) {
            ret_vec.push_back("sat_c_port_cnt_rc_legacy_int_rx." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sat_c_port_cnt_rx_malform_tlp.get_fields(level-1)) {
            ret_vec.push_back("sat_c_port_cnt_rx_malform_tlp." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sat_c_port_cnt_rx_framing_err.get_fields(level-1)) {
            ret_vec.push_back("sat_c_port_cnt_rx_framing_err." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sat_c_port_cnt_rx_ecrc_err.get_fields(level-1)) {
            ret_vec.push_back("sat_c_port_cnt_rx_ecrc_err." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sat_c_port_cnt_rxbuf_ecc_err.get_fields(level-1)) {
            ret_vec.push_back("sat_c_port_cnt_rxbuf_ecc_err." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sat_c_port_cnt_rx_nullify.get_fields(level-1)) {
            ret_vec.push_back("sat_c_port_cnt_rx_nullify." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sat_c_port_cnt_rx_watchdog_nullify.get_fields(level-1)) {
            ret_vec.push_back("sat_c_port_cnt_rx_watchdog_nullify." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sat_c_port_cnt_rx_unsupp.get_fields(level-1)) {
            ret_vec.push_back("sat_c_port_cnt_rx_unsupp." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sat_c_port_cnt_txbfr_overflow.get_fields(level-1)) {
            ret_vec.push_back("sat_c_port_cnt_txbfr_overflow." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : sta_c_port_phystatus.get_fields(level-1)) {
            ret_vec.push_back("sta_c_port_phystatus." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : csr_intr.get_fields(level-1)) {
            ret_vec.push_back("csr_intr." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : cfg_c_spare.get_fields(level-1)) {
            ret_vec.push_back("cfg_c_spare." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : dhs_c_mac_apb.get_fields(level-1)) {
            ret_vec.push_back("dhs_c_mac_apb." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_groups.get_fields(level-1)) {
            ret_vec.push_back("int_groups." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_c_mac.get_fields(level-1)) {
            ret_vec.push_back("int_c_mac." + tmp_vec);
        }
    }
    {
        for(auto tmp_vec : int_c_ecc.get_fields(level-1)) {
            ret_vec.push_back("int_c_ecc." + tmp_vec);
        }
    }
    return ret_vec;
}
#endif //EXCLUDE_PER_FIELD_CNTRL
