{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689293853780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689293853787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 13 21:17:33 2023 " "Processing started: Thu Jul 13 21:17:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689293853787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293853787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293853787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689293854586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/BancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dados_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dados_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dados_RAM " "Found entity 1: dados_RAM" {  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/dados_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucoes_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file instrucoes_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrucoes_RAM " "Found entity 1: instrucoes_RAM" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/instrucoes_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864319 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "UC.v(19) " "Verilog HDL Event Control warning at UC.v(19): event expression contains \"\|\" or \"\|\|\"" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/UC.v" 19 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_Bit " "Found entity 1: extensor_Bit" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file controle_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_ULA " "Found entity 1: controle_ULA" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Mem " "Found entity 1: mux_Mem" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864336 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste\[.v " "Can't analyze file -- file teste\[.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689293864340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864345 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste.vhd " "Can't analyze file -- file teste.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689293864349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saidadados.v 1 1 " "Found 1 design units, including 1 entities, in source file saidadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 saidaDados " "Found entity 1: saidaDados" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/saidaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradadados.v 1 1 " "Found 1 design units, including 1 entities, in source file entradadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradaDados " "Found entity 1: entradaDados" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/entradaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contato1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file contato1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contato1.v 1 1 " "Found 1 design units, including 1 entities, in source file contato1.v" { { "Info" "ISGN_ENTITY_NAME" "1 contato1 " "Found entity 1: contato1" {  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/contato1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293864813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864813 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(53) " "Verilog HDL Instantiation warning at teste.v(53): instance has no name" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1689293864816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689293864884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contato1 contato1:C1 " "Elaborating entity \"contato1\" for hierarchy \"contato1:C1\"" {  } { { "teste.v" "C1" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 contato1.v(19) " "Verilog HDL assignment warning at contato1.v(19): truncated value with size 32 to match size of target (28)" {  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/contato1.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689293864896 "|teste|contato1:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "teste.v" "PC" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradaDados entradaDados:comb_3 " "Elaborating entity \"entradaDados\" for hierarchy \"entradaDados:comb_3\"" {  } { { "teste.v" "comb_3" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucoes_RAM instrucoes_RAM:INST " "Elaborating entity \"instrucoes_RAM\" for hierarchy \"instrucoes_RAM:INST\"" {  } { { "teste.v" "INST" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864913 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "39 0 1024 instrucoes_RAM.v(9) " "Verilog HDL warning at instrucoes_RAM.v(9): number of words (39) in memory file does not match the number of elements in the address range \[0:1024\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/instrucoes_RAM.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1689293864914 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.data_a 0 instrucoes_RAM.v(6) " "Net \"inst_ram.data_a\" at instrucoes_RAM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/instrucoes_RAM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689293864914 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.waddr_a 0 instrucoes_RAM.v(6) " "Net \"inst_ram.waddr_a\" at instrucoes_RAM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/instrucoes_RAM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689293864914 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.we_a 0 instrucoes_RAM.v(6) " "Net \"inst_ram.we_a\" at instrucoes_RAM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/instrucoes_RAM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1689293864914 "|teste|instrucoes_RAM:INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "teste.v" "UC" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864917 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(33) " "Verilog HDL Case Statement warning at UC.v(33): incomplete case statement has no default case item" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/UC.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689293864918 "|teste|UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:BR " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:BR\"" {  } { { "teste.v" "BR" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864919 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regs BancoRegistradores.v(13) " "Verilog HDL warning at BancoRegistradores.v(13): initial value for variable regs should be constant" {  } { { "BancoRegistradores.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/BancoRegistradores.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1689293864927 "|teste|BancoRegistradores:BR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_Bit extensor_Bit:BIT " "Elaborating entity \"extensor_Bit\" for hierarchy \"extensor_Bit:BIT\"" {  } { { "teste.v" "BIT" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864928 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "extensor_Bit.v(8) " "Verilog HDL Case Statement warning at extensor_Bit.v(8): incomplete case statement has no default case item" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imediato extensor_Bit.v(8) " "Verilog HDL Always Construct warning at extensor_Bit.v(8): inferring latch(es) for variable \"imediato\", which holds its previous value in one or more paths through the always construct" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[0\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[0\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[1\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[1\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[2\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[2\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[3\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[3\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[4\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[4\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[5\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[5\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[6\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[6\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[7\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[7\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[8\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[8\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[9\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[9\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[10\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[10\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[11\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[11\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[12\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[12\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[13\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[13\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[14\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[14\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[15\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[15\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[16\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[16\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[17\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[17\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[18\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[18\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[19\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[19\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[20\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[20\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[21\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[21\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[22\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[22\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864930 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[23\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[23\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864931 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[24\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[24\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864931 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[25\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[25\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864931 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[26\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[26\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864931 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[27\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[27\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864931 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[28\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[28\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864931 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[29\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[29\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864931 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[30\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[30\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864931 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[31\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[31\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864931 "|teste|extensor_Bit:BIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_ULA controle_ULA:cULA " "Elaborating entity \"controle_ULA\" for hierarchy \"controle_ULA:cULA\"" {  } { { "teste.v" "cULA" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864932 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opULA controle_ULA.v(9) " "Verilog HDL Always Construct warning at controle_ULA.v(9): variable \"opULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689293864933 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instrucao controle_ULA.v(12) " "Verilog HDL Always Construct warning at controle_ULA.v(12): variable \"instrucao\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689293864933 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controle_ULA.v(12) " "Verilog HDL Case Statement warning at controle_ULA.v(12): incomplete case statement has no default case item" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689293864933 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selec controle_ULA.v(8) " "Verilog HDL Always Construct warning at controle_ULA.v(8): inferring latch(es) for variable \"selec\", which holds its previous value in one or more paths through the always construct" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689293864933 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[0\] controle_ULA.v(8) " "Inferred latch for \"selec\[0\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864933 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[1\] controle_ULA.v(8) " "Inferred latch for \"selec\[1\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864933 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[2\] controle_ULA.v(8) " "Inferred latch for \"selec\[2\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864933 "|teste|controle_ULA:cULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "teste.v" "ULA" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864934 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(11) " "Verilog HDL Always Construct warning at ULA.v(11): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689293864936 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(24) " "Verilog HDL Always Construct warning at ULA.v(24): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689293864936 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(25) " "Verilog HDL Case Statement warning at ULA.v(25): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ULA.v(25) " "Verilog HDL Case Statement information at ULA.v(25): all case item expressions in this case statement are onehot" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(31) " "Verilog HDL Always Construct warning at ULA.v(31): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(32) " "Verilog HDL Case Statement warning at ULA.v(32): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ULA.v(32) " "Verilog HDL Case Statement information at ULA.v(32): all case item expressions in this case statement are onehot" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ULA.v(9) " "Verilog HDL Always Construct warning at ULA.v(9): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ULA.v(31) " "Inferred latch for \"result\[0\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ULA.v(31) " "Inferred latch for \"result\[1\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ULA.v(31) " "Inferred latch for \"result\[2\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ULA.v(31) " "Inferred latch for \"result\[3\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ULA.v(31) " "Inferred latch for \"result\[4\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ULA.v(31) " "Inferred latch for \"result\[5\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ULA.v(31) " "Inferred latch for \"result\[6\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ULA.v(31) " "Inferred latch for \"result\[7\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ULA.v(31) " "Inferred latch for \"result\[8\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ULA.v(31) " "Inferred latch for \"result\[9\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ULA.v(31) " "Inferred latch for \"result\[10\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ULA.v(31) " "Inferred latch for \"result\[11\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ULA.v(31) " "Inferred latch for \"result\[12\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ULA.v(31) " "Inferred latch for \"result\[13\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ULA.v(31) " "Inferred latch for \"result\[14\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ULA.v(31) " "Inferred latch for \"result\[15\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ULA.v(31) " "Inferred latch for \"result\[16\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ULA.v(31) " "Inferred latch for \"result\[17\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ULA.v(31) " "Inferred latch for \"result\[18\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ULA.v(31) " "Inferred latch for \"result\[19\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ULA.v(31) " "Inferred latch for \"result\[20\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ULA.v(31) " "Inferred latch for \"result\[21\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ULA.v(31) " "Inferred latch for \"result\[22\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ULA.v(31) " "Inferred latch for \"result\[23\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ULA.v(31) " "Inferred latch for \"result\[24\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864937 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ULA.v(31) " "Inferred latch for \"result\[25\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864938 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ULA.v(31) " "Inferred latch for \"result\[26\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864938 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ULA.v(31) " "Inferred latch for \"result\[27\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864938 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ULA.v(31) " "Inferred latch for \"result\[28\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864938 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ULA.v(31) " "Inferred latch for \"result\[29\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864938 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ULA.v(31) " "Inferred latch for \"result\[30\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864938 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ULA.v(31) " "Inferred latch for \"result\[31\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864938 "|teste|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dados_RAM dados_RAM:DADO " "Elaborating entity \"dados_RAM\" for hierarchy \"dados_RAM:DADO\"" {  } { { "teste.v" "DADO" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_Mem mux_Mem:MUX " "Elaborating entity \"mux_Mem\" for hierarchy \"mux_Mem:MUX\"" {  } { { "teste.v" "MUX" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864941 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux_Mem.v(10) " "Verilog HDL Always Construct warning at mux_Mem.v(10): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] mux_Mem.v(11) " "Inferred latch for \"saida\[0\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] mux_Mem.v(11) " "Inferred latch for \"saida\[1\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] mux_Mem.v(11) " "Inferred latch for \"saida\[2\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] mux_Mem.v(11) " "Inferred latch for \"saida\[3\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] mux_Mem.v(11) " "Inferred latch for \"saida\[4\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] mux_Mem.v(11) " "Inferred latch for \"saida\[5\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] mux_Mem.v(11) " "Inferred latch for \"saida\[6\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] mux_Mem.v(11) " "Inferred latch for \"saida\[7\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] mux_Mem.v(11) " "Inferred latch for \"saida\[8\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] mux_Mem.v(11) " "Inferred latch for \"saida\[9\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] mux_Mem.v(11) " "Inferred latch for \"saida\[10\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] mux_Mem.v(11) " "Inferred latch for \"saida\[11\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] mux_Mem.v(11) " "Inferred latch for \"saida\[12\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] mux_Mem.v(11) " "Inferred latch for \"saida\[13\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] mux_Mem.v(11) " "Inferred latch for \"saida\[14\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] mux_Mem.v(11) " "Inferred latch for \"saida\[15\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] mux_Mem.v(11) " "Inferred latch for \"saida\[16\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] mux_Mem.v(11) " "Inferred latch for \"saida\[17\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] mux_Mem.v(11) " "Inferred latch for \"saida\[18\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] mux_Mem.v(11) " "Inferred latch for \"saida\[19\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] mux_Mem.v(11) " "Inferred latch for \"saida\[20\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] mux_Mem.v(11) " "Inferred latch for \"saida\[21\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] mux_Mem.v(11) " "Inferred latch for \"saida\[22\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] mux_Mem.v(11) " "Inferred latch for \"saida\[23\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] mux_Mem.v(11) " "Inferred latch for \"saida\[24\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] mux_Mem.v(11) " "Inferred latch for \"saida\[25\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] mux_Mem.v(11) " "Inferred latch for \"saida\[26\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] mux_Mem.v(11) " "Inferred latch for \"saida\[27\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] mux_Mem.v(11) " "Inferred latch for \"saida\[28\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864942 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] mux_Mem.v(11) " "Inferred latch for \"saida\[29\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864943 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] mux_Mem.v(11) " "Inferred latch for \"saida\[30\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864943 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] mux_Mem.v(11) " "Inferred latch for \"saida\[31\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293864943 "|teste|mux_Mem:MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidaDados saidaDados:SaidaDados " "Elaborating entity \"saidaDados\" for hierarchy \"saidaDados:SaidaDados\"" {  } { { "teste.v" "SaidaDados" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ultSegmentos saidaDados.v(9) " "Verilog HDL or VHDL warning at saidaDados.v(9): object \"ultSegmentos\" assigned a value but never read" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/saidaDados.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689293864948 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidaDados.v(39) " "Verilog HDL assignment warning at saidaDados.v(39): truncated value with size 33 to match size of target (32)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/saidaDados.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689293864948 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(31) " "Verilog HDL assignment warning at saidaDados.v(31): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/saidaDados.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689293864948 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(32) " "Verilog HDL assignment warning at saidaDados.v(32): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/saidaDados.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689293864948 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(33) " "Verilog HDL assignment warning at saidaDados.v(33): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/saidaDados.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689293864948 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(34) " "Verilog HDL assignment warning at saidaDados.v(34): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/saidaDados.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689293864948 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(35) " "Verilog HDL assignment warning at saidaDados.v(35): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/saidaDados.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689293864948 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(36) " "Verilog HDL assignment warning at saidaDados.v(36): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/saidaDados.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689293864948 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(37) " "Verilog HDL assignment warning at saidaDados.v(37): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/saidaDados.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689293864948 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(38) " "Verilog HDL assignment warning at saidaDados.v(38): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/saidaDados.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689293864949 "|teste|saidaDados:SaidaDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:Display " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:Display\"" {  } { { "teste.v" "Display" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293864951 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(27) " "Verilog HDL Case Statement warning at display7seg.v(27): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/display7seg.v" 27 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1689293864952 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(41) " "Verilog HDL Case Statement warning at display7seg.v(41): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/display7seg.v" 41 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1689293864952 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(55) " "Verilog HDL Case Statement warning at display7seg.v(55): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/display7seg.v" 55 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1689293864952 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(69) " "Verilog HDL Case Statement warning at display7seg.v(69): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/display7seg.v" 69 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1689293864952 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(83) " "Verilog HDL Case Statement warning at display7seg.v(83): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/display7seg.v" 83 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1689293864952 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(97) " "Verilog HDL Case Statement warning at display7seg.v(97): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/display7seg.v" 97 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1689293864952 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(111) " "Verilog HDL Case Statement warning at display7seg.v(111): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/display7seg.v" 111 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1689293864952 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(125) " "Verilog HDL Case Statement warning at display7seg.v(125): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/display7seg.v" 125 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1689293864952 "|teste|display7seg:Display"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dados_RAM:DADO\|dados_ram " "RAM logic \"dados_RAM:DADO\|dados_ram\" is uninferred due to asynchronous read logic" {  } { { "dados_RAM.v" "dados_ram" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/dados_RAM.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1689293865691 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "instrucoes_RAM:INST\|inst_ram " "RAM logic \"instrucoes_RAM:INST\|inst_ram\" is uninferred due to asynchronous read logic" {  } { { "instrucoes_RAM.v" "inst_ram" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/instrucoes_RAM.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1689293865691 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1689293865691 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1025 C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1025) in the Memory Initialization File \"C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1689293865703 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1689293865719 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1689293867148 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:ULA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:ULA\|Mult0\"" {  } { { "ULA.v" "Mult0" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689293880825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ULA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ULA\|Div0\"" {  } { { "ULA.v" "Div0" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689293880825 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689293880825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:ULA\|lpm_mult:Mult0\"" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293880893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:ULA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880893 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689293880893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293880948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293880948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:ULA\|lpm_divide:Div0\"" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293880992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:ULA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293880992 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689293880992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293881043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293881043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293881063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293881063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293881141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293881141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293881215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293881215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689293881269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293881269 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 16 -1 0 } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689293882112 "|teste|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 16 -1 0 } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689293882112 "|teste|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1689293882112 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1689293882112 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1689293886169 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1689293886169 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[31\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[31\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293886375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[30\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[30\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293886375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[29\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[29\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293886375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[27\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[27\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293886375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[26\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[26\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293886375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[25\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[25\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1689293886375 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1689293886375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[0\] " "Latch ULA:ULA\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886412 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[2\] " "Latch ULA:ULA\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886412 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[3\] " "Latch ULA:ULA\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886412 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[6\] " "Latch ULA:ULA\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886412 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[1\] " "Latch ULA:ULA\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886412 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[5\] " "Latch ULA:ULA\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886412 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[7\] " "Latch ULA:ULA\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886412 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[4\] " "Latch ULA:ULA\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886413 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[9\] " "Latch ULA:ULA\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886413 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[8\] " "Latch ULA:ULA\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886413 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[10\] " "Latch ULA:ULA\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886413 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[28\] " "Latch ULA:ULA\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886413 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[27\] " "Latch ULA:ULA\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886413 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[26\] " "Latch ULA:ULA\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886413 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[25\] " "Latch ULA:ULA\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886413 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[24\] " "Latch ULA:ULA\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886414 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[23\] " "Latch ULA:ULA\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886414 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[22\] " "Latch ULA:ULA\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886414 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[21\] " "Latch ULA:ULA\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886414 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[20\] " "Latch ULA:ULA\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886414 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[19\] " "Latch ULA:ULA\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886414 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[18\] " "Latch ULA:ULA\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886415 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[17\] " "Latch ULA:ULA\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886415 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[16\] " "Latch ULA:ULA\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886415 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[15\] " "Latch ULA:ULA\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886415 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[14\] " "Latch ULA:ULA\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886415 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[13\] " "Latch ULA:ULA\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886415 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[12\] " "Latch ULA:ULA\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886416 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[11\] " "Latch ULA:ULA\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886416 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[31\] " "Latch ULA:ULA\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886417 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[29\] " "Latch ULA:ULA\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886417 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[30\] " "Latch ULA:ULA\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886417 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[0\] " "Latch extensor_Bit:BIT\|imediato\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[10\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[10\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886417 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controle_ULA:cULA\|selec\[0\] " "Latch controle_ULA:cULA\|selec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[3\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886417 ""}  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controle_ULA:cULA\|selec\[1\] " "Latch controle_ULA:cULA\|selec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[3\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886417 ""}  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controle_ULA:cULA\|selec\[2\] " "Latch controle_ULA:cULA\|selec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[10\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[10\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886418 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR PC:PC\|endereco\[3\] " "Ports ENA and CLR on the latch are fed by the same signal PC:PC\|endereco\[3\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886418 ""}  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[2\] " "Latch extensor_Bit:BIT\|imediato\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_3\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_3\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886418 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[1\] " "Latch extensor_Bit:BIT\|imediato\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[10\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[10\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886418 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[3\] " "Latch extensor_Bit:BIT\|imediato\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[3\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886418 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[6\] " "Latch extensor_Bit:BIT\|imediato\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_3\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_3\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886418 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[5\] " "Latch extensor_Bit:BIT\|imediato\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_3\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_3\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886418 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[4\] " "Latch extensor_Bit:BIT\|imediato\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[3\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886418 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[7\] " "Latch extensor_Bit:BIT\|imediato\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_3\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_3\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886418 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[9\] " "Latch extensor_Bit:BIT\|imediato\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_3\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_3\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886418 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[8\] " "Latch extensor_Bit:BIT\|imediato\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_3\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_3\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886418 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[10\] " "Latch extensor_Bit:BIT\|imediato\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_3\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_3\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[28\] " "Latch extensor_Bit:BIT\|imediato\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[6\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[24\] " "Latch extensor_Bit:BIT\|imediato\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[6\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[23\] " "Latch extensor_Bit:BIT\|imediato\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[6\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[22\] " "Latch extensor_Bit:BIT\|imediato\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[6\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[21\] " "Latch extensor_Bit:BIT\|imediato\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[6\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[20\] " "Latch extensor_Bit:BIT\|imediato\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[6\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[19\] " "Latch extensor_Bit:BIT\|imediato\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[6\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[18\] " "Latch extensor_Bit:BIT\|imediato\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[6\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[17\] " "Latch extensor_Bit:BIT\|imediato\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[6\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[16\] " "Latch extensor_Bit:BIT\|imediato\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[6\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[15\] " "Latch extensor_Bit:BIT\|imediato\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_3\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_3\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886419 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[14\] " "Latch extensor_Bit:BIT\|imediato\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[4\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[4\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886420 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[13\] " "Latch extensor_Bit:BIT\|imediato\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[3\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886420 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[12\] " "Latch extensor_Bit:BIT\|imediato\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[3\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886420 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886420 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[11\] " "Latch extensor_Bit:BIT\|imediato\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC\|endereco\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:PC\|endereco\[2\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1689293886420 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1689293886420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689293904829 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689293955523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689293955523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61180 " "Implemented 61180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689293958743 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689293958743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61093 " "Implemented 61093 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689293958743 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1689293958743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689293958743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 172 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5144 " "Peak virtual memory: 5144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689293958817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 13 21:19:18 2023 " "Processing ended: Thu Jul 13 21:19:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689293958817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689293958817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689293958817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689293958817 ""}
