.model h_u_pg_rca16
.inputs  a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15]
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16]
.names a[0] a_0
1 1
.names a[1] a_1
1 1
.names a[2] a_2
1 1
.names a[3] a_3
1 1
.names a[4] a_4
1 1
.names a[5] a_5
1 1
.names a[6] a_6
1 1
.names a[7] a_7
1 1
.names a[8] a_8
1 1
.names a[9] a_9
1 1
.names a[10] a_10
1 1
.names a[11] a_11
1 1
.names a[12] a_12
1 1
.names a[13] a_13
1 1
.names a[14] a_14
1 1
.names a[15] a_15
1 1
.names b[0] b_0
1 1
.names b[1] b_1
1 1
.names b[2] b_2
1 1
.names b[3] b_3
1 1
.names b[4] b_4
1 1
.names b[5] b_5
1 1
.names b[6] b_6
1 1
.names b[7] b_7
1 1
.names b[8] b_8
1 1
.names b[9] b_9
1 1
.names b[10] b_10
1 1
.names b[11] b_11
1 1
.names b[12] b_12
1 1
.names b[13] b_13
1 1
.names b[14] b_14
1 1
.names b[15] b_15
1 1
.names a_0 constant_wire_value_0_a_0
1 1
.names b_0 constant_wire_value_0_b_0
1 1
.subckt constant_wire_value_0 a=constant_wire_value_0_a_0 b=constant_wire_value_0_b_0 constant_wire_0=constant_wire_0
.names a_0 h_u_pg_rca16_fa0_a_0
1 1
.names b_0 h_u_pg_rca16_fa0_b_0
1 1
.names constant_wire_0 h_u_pg_rca16_fa0_constant_wire_0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa0_a_0 b=h_u_pg_rca16_fa0_b_0 cin=h_u_pg_rca16_fa0_constant_wire_0 fa_cla_y0=h_u_pg_rca16_fa0_y0 fa_cla_y1=h_u_pg_rca16_fa0_y1 fa_cla_y2=h_u_pg_rca16_fa0_y2
.names constant_wire_0 h_u_pg_rca16_and0_constant_wire_0
1 1
.names h_u_pg_rca16_fa0_y0 h_u_pg_rca16_and0_h_u_pg_rca16_fa0_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and0_constant_wire_0 _b=h_u_pg_rca16_and0_h_u_pg_rca16_fa0_y0 _y0=h_u_pg_rca16_and0_y0
.names h_u_pg_rca16_and0_y0 h_u_pg_rca16_or0_h_u_pg_rca16_and0_y0
1 1
.names h_u_pg_rca16_fa0_y1 h_u_pg_rca16_or0_h_u_pg_rca16_fa0_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or0_h_u_pg_rca16_and0_y0 _b=h_u_pg_rca16_or0_h_u_pg_rca16_fa0_y1 _y0=h_u_pg_rca16_or0_y0
.names a_1 h_u_pg_rca16_fa1_a_1
1 1
.names b_1 h_u_pg_rca16_fa1_b_1
1 1
.names h_u_pg_rca16_or0_y0 h_u_pg_rca16_fa1_h_u_pg_rca16_or0_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa1_a_1 b=h_u_pg_rca16_fa1_b_1 cin=h_u_pg_rca16_fa1_h_u_pg_rca16_or0_y0 fa_cla_y0=h_u_pg_rca16_fa1_y0 fa_cla_y1=h_u_pg_rca16_fa1_y1 fa_cla_y2=h_u_pg_rca16_fa1_y2
.names h_u_pg_rca16_or0_y0 h_u_pg_rca16_and1_h_u_pg_rca16_or0_y0
1 1
.names h_u_pg_rca16_fa1_y0 h_u_pg_rca16_and1_h_u_pg_rca16_fa1_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and1_h_u_pg_rca16_or0_y0 _b=h_u_pg_rca16_and1_h_u_pg_rca16_fa1_y0 _y0=h_u_pg_rca16_and1_y0
.names h_u_pg_rca16_and1_y0 h_u_pg_rca16_or1_h_u_pg_rca16_and1_y0
1 1
.names h_u_pg_rca16_fa1_y1 h_u_pg_rca16_or1_h_u_pg_rca16_fa1_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or1_h_u_pg_rca16_and1_y0 _b=h_u_pg_rca16_or1_h_u_pg_rca16_fa1_y1 _y0=h_u_pg_rca16_or1_y0
.names a_2 h_u_pg_rca16_fa2_a_2
1 1
.names b_2 h_u_pg_rca16_fa2_b_2
1 1
.names h_u_pg_rca16_or1_y0 h_u_pg_rca16_fa2_h_u_pg_rca16_or1_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa2_a_2 b=h_u_pg_rca16_fa2_b_2 cin=h_u_pg_rca16_fa2_h_u_pg_rca16_or1_y0 fa_cla_y0=h_u_pg_rca16_fa2_y0 fa_cla_y1=h_u_pg_rca16_fa2_y1 fa_cla_y2=h_u_pg_rca16_fa2_y2
.names h_u_pg_rca16_or1_y0 h_u_pg_rca16_and2_h_u_pg_rca16_or1_y0
1 1
.names h_u_pg_rca16_fa2_y0 h_u_pg_rca16_and2_h_u_pg_rca16_fa2_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and2_h_u_pg_rca16_or1_y0 _b=h_u_pg_rca16_and2_h_u_pg_rca16_fa2_y0 _y0=h_u_pg_rca16_and2_y0
.names h_u_pg_rca16_and2_y0 h_u_pg_rca16_or2_h_u_pg_rca16_and2_y0
1 1
.names h_u_pg_rca16_fa2_y1 h_u_pg_rca16_or2_h_u_pg_rca16_fa2_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or2_h_u_pg_rca16_and2_y0 _b=h_u_pg_rca16_or2_h_u_pg_rca16_fa2_y1 _y0=h_u_pg_rca16_or2_y0
.names a_3 h_u_pg_rca16_fa3_a_3
1 1
.names b_3 h_u_pg_rca16_fa3_b_3
1 1
.names h_u_pg_rca16_or2_y0 h_u_pg_rca16_fa3_h_u_pg_rca16_or2_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa3_a_3 b=h_u_pg_rca16_fa3_b_3 cin=h_u_pg_rca16_fa3_h_u_pg_rca16_or2_y0 fa_cla_y0=h_u_pg_rca16_fa3_y0 fa_cla_y1=h_u_pg_rca16_fa3_y1 fa_cla_y2=h_u_pg_rca16_fa3_y2
.names h_u_pg_rca16_or2_y0 h_u_pg_rca16_and3_h_u_pg_rca16_or2_y0
1 1
.names h_u_pg_rca16_fa3_y0 h_u_pg_rca16_and3_h_u_pg_rca16_fa3_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and3_h_u_pg_rca16_or2_y0 _b=h_u_pg_rca16_and3_h_u_pg_rca16_fa3_y0 _y0=h_u_pg_rca16_and3_y0
.names h_u_pg_rca16_and3_y0 h_u_pg_rca16_or3_h_u_pg_rca16_and3_y0
1 1
.names h_u_pg_rca16_fa3_y1 h_u_pg_rca16_or3_h_u_pg_rca16_fa3_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or3_h_u_pg_rca16_and3_y0 _b=h_u_pg_rca16_or3_h_u_pg_rca16_fa3_y1 _y0=h_u_pg_rca16_or3_y0
.names a_4 h_u_pg_rca16_fa4_a_4
1 1
.names b_4 h_u_pg_rca16_fa4_b_4
1 1
.names h_u_pg_rca16_or3_y0 h_u_pg_rca16_fa4_h_u_pg_rca16_or3_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa4_a_4 b=h_u_pg_rca16_fa4_b_4 cin=h_u_pg_rca16_fa4_h_u_pg_rca16_or3_y0 fa_cla_y0=h_u_pg_rca16_fa4_y0 fa_cla_y1=h_u_pg_rca16_fa4_y1 fa_cla_y2=h_u_pg_rca16_fa4_y2
.names h_u_pg_rca16_or3_y0 h_u_pg_rca16_and4_h_u_pg_rca16_or3_y0
1 1
.names h_u_pg_rca16_fa4_y0 h_u_pg_rca16_and4_h_u_pg_rca16_fa4_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and4_h_u_pg_rca16_or3_y0 _b=h_u_pg_rca16_and4_h_u_pg_rca16_fa4_y0 _y0=h_u_pg_rca16_and4_y0
.names h_u_pg_rca16_and4_y0 h_u_pg_rca16_or4_h_u_pg_rca16_and4_y0
1 1
.names h_u_pg_rca16_fa4_y1 h_u_pg_rca16_or4_h_u_pg_rca16_fa4_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or4_h_u_pg_rca16_and4_y0 _b=h_u_pg_rca16_or4_h_u_pg_rca16_fa4_y1 _y0=h_u_pg_rca16_or4_y0
.names a_5 h_u_pg_rca16_fa5_a_5
1 1
.names b_5 h_u_pg_rca16_fa5_b_5
1 1
.names h_u_pg_rca16_or4_y0 h_u_pg_rca16_fa5_h_u_pg_rca16_or4_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa5_a_5 b=h_u_pg_rca16_fa5_b_5 cin=h_u_pg_rca16_fa5_h_u_pg_rca16_or4_y0 fa_cla_y0=h_u_pg_rca16_fa5_y0 fa_cla_y1=h_u_pg_rca16_fa5_y1 fa_cla_y2=h_u_pg_rca16_fa5_y2
.names h_u_pg_rca16_or4_y0 h_u_pg_rca16_and5_h_u_pg_rca16_or4_y0
1 1
.names h_u_pg_rca16_fa5_y0 h_u_pg_rca16_and5_h_u_pg_rca16_fa5_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and5_h_u_pg_rca16_or4_y0 _b=h_u_pg_rca16_and5_h_u_pg_rca16_fa5_y0 _y0=h_u_pg_rca16_and5_y0
.names h_u_pg_rca16_and5_y0 h_u_pg_rca16_or5_h_u_pg_rca16_and5_y0
1 1
.names h_u_pg_rca16_fa5_y1 h_u_pg_rca16_or5_h_u_pg_rca16_fa5_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or5_h_u_pg_rca16_and5_y0 _b=h_u_pg_rca16_or5_h_u_pg_rca16_fa5_y1 _y0=h_u_pg_rca16_or5_y0
.names a_6 h_u_pg_rca16_fa6_a_6
1 1
.names b_6 h_u_pg_rca16_fa6_b_6
1 1
.names h_u_pg_rca16_or5_y0 h_u_pg_rca16_fa6_h_u_pg_rca16_or5_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa6_a_6 b=h_u_pg_rca16_fa6_b_6 cin=h_u_pg_rca16_fa6_h_u_pg_rca16_or5_y0 fa_cla_y0=h_u_pg_rca16_fa6_y0 fa_cla_y1=h_u_pg_rca16_fa6_y1 fa_cla_y2=h_u_pg_rca16_fa6_y2
.names h_u_pg_rca16_or5_y0 h_u_pg_rca16_and6_h_u_pg_rca16_or5_y0
1 1
.names h_u_pg_rca16_fa6_y0 h_u_pg_rca16_and6_h_u_pg_rca16_fa6_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and6_h_u_pg_rca16_or5_y0 _b=h_u_pg_rca16_and6_h_u_pg_rca16_fa6_y0 _y0=h_u_pg_rca16_and6_y0
.names h_u_pg_rca16_and6_y0 h_u_pg_rca16_or6_h_u_pg_rca16_and6_y0
1 1
.names h_u_pg_rca16_fa6_y1 h_u_pg_rca16_or6_h_u_pg_rca16_fa6_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or6_h_u_pg_rca16_and6_y0 _b=h_u_pg_rca16_or6_h_u_pg_rca16_fa6_y1 _y0=h_u_pg_rca16_or6_y0
.names a_7 h_u_pg_rca16_fa7_a_7
1 1
.names b_7 h_u_pg_rca16_fa7_b_7
1 1
.names h_u_pg_rca16_or6_y0 h_u_pg_rca16_fa7_h_u_pg_rca16_or6_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa7_a_7 b=h_u_pg_rca16_fa7_b_7 cin=h_u_pg_rca16_fa7_h_u_pg_rca16_or6_y0 fa_cla_y0=h_u_pg_rca16_fa7_y0 fa_cla_y1=h_u_pg_rca16_fa7_y1 fa_cla_y2=h_u_pg_rca16_fa7_y2
.names h_u_pg_rca16_or6_y0 h_u_pg_rca16_and7_h_u_pg_rca16_or6_y0
1 1
.names h_u_pg_rca16_fa7_y0 h_u_pg_rca16_and7_h_u_pg_rca16_fa7_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and7_h_u_pg_rca16_or6_y0 _b=h_u_pg_rca16_and7_h_u_pg_rca16_fa7_y0 _y0=h_u_pg_rca16_and7_y0
.names h_u_pg_rca16_and7_y0 h_u_pg_rca16_or7_h_u_pg_rca16_and7_y0
1 1
.names h_u_pg_rca16_fa7_y1 h_u_pg_rca16_or7_h_u_pg_rca16_fa7_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or7_h_u_pg_rca16_and7_y0 _b=h_u_pg_rca16_or7_h_u_pg_rca16_fa7_y1 _y0=h_u_pg_rca16_or7_y0
.names a_8 h_u_pg_rca16_fa8_a_8
1 1
.names b_8 h_u_pg_rca16_fa8_b_8
1 1
.names h_u_pg_rca16_or7_y0 h_u_pg_rca16_fa8_h_u_pg_rca16_or7_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa8_a_8 b=h_u_pg_rca16_fa8_b_8 cin=h_u_pg_rca16_fa8_h_u_pg_rca16_or7_y0 fa_cla_y0=h_u_pg_rca16_fa8_y0 fa_cla_y1=h_u_pg_rca16_fa8_y1 fa_cla_y2=h_u_pg_rca16_fa8_y2
.names h_u_pg_rca16_or7_y0 h_u_pg_rca16_and8_h_u_pg_rca16_or7_y0
1 1
.names h_u_pg_rca16_fa8_y0 h_u_pg_rca16_and8_h_u_pg_rca16_fa8_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and8_h_u_pg_rca16_or7_y0 _b=h_u_pg_rca16_and8_h_u_pg_rca16_fa8_y0 _y0=h_u_pg_rca16_and8_y0
.names h_u_pg_rca16_and8_y0 h_u_pg_rca16_or8_h_u_pg_rca16_and8_y0
1 1
.names h_u_pg_rca16_fa8_y1 h_u_pg_rca16_or8_h_u_pg_rca16_fa8_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or8_h_u_pg_rca16_and8_y0 _b=h_u_pg_rca16_or8_h_u_pg_rca16_fa8_y1 _y0=h_u_pg_rca16_or8_y0
.names a_9 h_u_pg_rca16_fa9_a_9
1 1
.names b_9 h_u_pg_rca16_fa9_b_9
1 1
.names h_u_pg_rca16_or8_y0 h_u_pg_rca16_fa9_h_u_pg_rca16_or8_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa9_a_9 b=h_u_pg_rca16_fa9_b_9 cin=h_u_pg_rca16_fa9_h_u_pg_rca16_or8_y0 fa_cla_y0=h_u_pg_rca16_fa9_y0 fa_cla_y1=h_u_pg_rca16_fa9_y1 fa_cla_y2=h_u_pg_rca16_fa9_y2
.names h_u_pg_rca16_or8_y0 h_u_pg_rca16_and9_h_u_pg_rca16_or8_y0
1 1
.names h_u_pg_rca16_fa9_y0 h_u_pg_rca16_and9_h_u_pg_rca16_fa9_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and9_h_u_pg_rca16_or8_y0 _b=h_u_pg_rca16_and9_h_u_pg_rca16_fa9_y0 _y0=h_u_pg_rca16_and9_y0
.names h_u_pg_rca16_and9_y0 h_u_pg_rca16_or9_h_u_pg_rca16_and9_y0
1 1
.names h_u_pg_rca16_fa9_y1 h_u_pg_rca16_or9_h_u_pg_rca16_fa9_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or9_h_u_pg_rca16_and9_y0 _b=h_u_pg_rca16_or9_h_u_pg_rca16_fa9_y1 _y0=h_u_pg_rca16_or9_y0
.names a_10 h_u_pg_rca16_fa10_a_10
1 1
.names b_10 h_u_pg_rca16_fa10_b_10
1 1
.names h_u_pg_rca16_or9_y0 h_u_pg_rca16_fa10_h_u_pg_rca16_or9_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa10_a_10 b=h_u_pg_rca16_fa10_b_10 cin=h_u_pg_rca16_fa10_h_u_pg_rca16_or9_y0 fa_cla_y0=h_u_pg_rca16_fa10_y0 fa_cla_y1=h_u_pg_rca16_fa10_y1 fa_cla_y2=h_u_pg_rca16_fa10_y2
.names h_u_pg_rca16_or9_y0 h_u_pg_rca16_and10_h_u_pg_rca16_or9_y0
1 1
.names h_u_pg_rca16_fa10_y0 h_u_pg_rca16_and10_h_u_pg_rca16_fa10_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and10_h_u_pg_rca16_or9_y0 _b=h_u_pg_rca16_and10_h_u_pg_rca16_fa10_y0 _y0=h_u_pg_rca16_and10_y0
.names h_u_pg_rca16_and10_y0 h_u_pg_rca16_or10_h_u_pg_rca16_and10_y0
1 1
.names h_u_pg_rca16_fa10_y1 h_u_pg_rca16_or10_h_u_pg_rca16_fa10_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or10_h_u_pg_rca16_and10_y0 _b=h_u_pg_rca16_or10_h_u_pg_rca16_fa10_y1 _y0=h_u_pg_rca16_or10_y0
.names a_11 h_u_pg_rca16_fa11_a_11
1 1
.names b_11 h_u_pg_rca16_fa11_b_11
1 1
.names h_u_pg_rca16_or10_y0 h_u_pg_rca16_fa11_h_u_pg_rca16_or10_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa11_a_11 b=h_u_pg_rca16_fa11_b_11 cin=h_u_pg_rca16_fa11_h_u_pg_rca16_or10_y0 fa_cla_y0=h_u_pg_rca16_fa11_y0 fa_cla_y1=h_u_pg_rca16_fa11_y1 fa_cla_y2=h_u_pg_rca16_fa11_y2
.names h_u_pg_rca16_or10_y0 h_u_pg_rca16_and11_h_u_pg_rca16_or10_y0
1 1
.names h_u_pg_rca16_fa11_y0 h_u_pg_rca16_and11_h_u_pg_rca16_fa11_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and11_h_u_pg_rca16_or10_y0 _b=h_u_pg_rca16_and11_h_u_pg_rca16_fa11_y0 _y0=h_u_pg_rca16_and11_y0
.names h_u_pg_rca16_and11_y0 h_u_pg_rca16_or11_h_u_pg_rca16_and11_y0
1 1
.names h_u_pg_rca16_fa11_y1 h_u_pg_rca16_or11_h_u_pg_rca16_fa11_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or11_h_u_pg_rca16_and11_y0 _b=h_u_pg_rca16_or11_h_u_pg_rca16_fa11_y1 _y0=h_u_pg_rca16_or11_y0
.names a_12 h_u_pg_rca16_fa12_a_12
1 1
.names b_12 h_u_pg_rca16_fa12_b_12
1 1
.names h_u_pg_rca16_or11_y0 h_u_pg_rca16_fa12_h_u_pg_rca16_or11_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa12_a_12 b=h_u_pg_rca16_fa12_b_12 cin=h_u_pg_rca16_fa12_h_u_pg_rca16_or11_y0 fa_cla_y0=h_u_pg_rca16_fa12_y0 fa_cla_y1=h_u_pg_rca16_fa12_y1 fa_cla_y2=h_u_pg_rca16_fa12_y2
.names h_u_pg_rca16_or11_y0 h_u_pg_rca16_and12_h_u_pg_rca16_or11_y0
1 1
.names h_u_pg_rca16_fa12_y0 h_u_pg_rca16_and12_h_u_pg_rca16_fa12_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and12_h_u_pg_rca16_or11_y0 _b=h_u_pg_rca16_and12_h_u_pg_rca16_fa12_y0 _y0=h_u_pg_rca16_and12_y0
.names h_u_pg_rca16_and12_y0 h_u_pg_rca16_or12_h_u_pg_rca16_and12_y0
1 1
.names h_u_pg_rca16_fa12_y1 h_u_pg_rca16_or12_h_u_pg_rca16_fa12_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or12_h_u_pg_rca16_and12_y0 _b=h_u_pg_rca16_or12_h_u_pg_rca16_fa12_y1 _y0=h_u_pg_rca16_or12_y0
.names a_13 h_u_pg_rca16_fa13_a_13
1 1
.names b_13 h_u_pg_rca16_fa13_b_13
1 1
.names h_u_pg_rca16_or12_y0 h_u_pg_rca16_fa13_h_u_pg_rca16_or12_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa13_a_13 b=h_u_pg_rca16_fa13_b_13 cin=h_u_pg_rca16_fa13_h_u_pg_rca16_or12_y0 fa_cla_y0=h_u_pg_rca16_fa13_y0 fa_cla_y1=h_u_pg_rca16_fa13_y1 fa_cla_y2=h_u_pg_rca16_fa13_y2
.names h_u_pg_rca16_or12_y0 h_u_pg_rca16_and13_h_u_pg_rca16_or12_y0
1 1
.names h_u_pg_rca16_fa13_y0 h_u_pg_rca16_and13_h_u_pg_rca16_fa13_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and13_h_u_pg_rca16_or12_y0 _b=h_u_pg_rca16_and13_h_u_pg_rca16_fa13_y0 _y0=h_u_pg_rca16_and13_y0
.names h_u_pg_rca16_and13_y0 h_u_pg_rca16_or13_h_u_pg_rca16_and13_y0
1 1
.names h_u_pg_rca16_fa13_y1 h_u_pg_rca16_or13_h_u_pg_rca16_fa13_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or13_h_u_pg_rca16_and13_y0 _b=h_u_pg_rca16_or13_h_u_pg_rca16_fa13_y1 _y0=h_u_pg_rca16_or13_y0
.names a_14 h_u_pg_rca16_fa14_a_14
1 1
.names b_14 h_u_pg_rca16_fa14_b_14
1 1
.names h_u_pg_rca16_or13_y0 h_u_pg_rca16_fa14_h_u_pg_rca16_or13_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa14_a_14 b=h_u_pg_rca16_fa14_b_14 cin=h_u_pg_rca16_fa14_h_u_pg_rca16_or13_y0 fa_cla_y0=h_u_pg_rca16_fa14_y0 fa_cla_y1=h_u_pg_rca16_fa14_y1 fa_cla_y2=h_u_pg_rca16_fa14_y2
.names h_u_pg_rca16_or13_y0 h_u_pg_rca16_and14_h_u_pg_rca16_or13_y0
1 1
.names h_u_pg_rca16_fa14_y0 h_u_pg_rca16_and14_h_u_pg_rca16_fa14_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and14_h_u_pg_rca16_or13_y0 _b=h_u_pg_rca16_and14_h_u_pg_rca16_fa14_y0 _y0=h_u_pg_rca16_and14_y0
.names h_u_pg_rca16_and14_y0 h_u_pg_rca16_or14_h_u_pg_rca16_and14_y0
1 1
.names h_u_pg_rca16_fa14_y1 h_u_pg_rca16_or14_h_u_pg_rca16_fa14_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or14_h_u_pg_rca16_and14_y0 _b=h_u_pg_rca16_or14_h_u_pg_rca16_fa14_y1 _y0=h_u_pg_rca16_or14_y0
.names a_15 h_u_pg_rca16_fa15_a_15
1 1
.names b_15 h_u_pg_rca16_fa15_b_15
1 1
.names h_u_pg_rca16_or14_y0 h_u_pg_rca16_fa15_h_u_pg_rca16_or14_y0
1 1
.subckt fa_cla a=h_u_pg_rca16_fa15_a_15 b=h_u_pg_rca16_fa15_b_15 cin=h_u_pg_rca16_fa15_h_u_pg_rca16_or14_y0 fa_cla_y0=h_u_pg_rca16_fa15_y0 fa_cla_y1=h_u_pg_rca16_fa15_y1 fa_cla_y2=h_u_pg_rca16_fa15_y2
.names h_u_pg_rca16_or14_y0 h_u_pg_rca16_and15_h_u_pg_rca16_or14_y0
1 1
.names h_u_pg_rca16_fa15_y0 h_u_pg_rca16_and15_h_u_pg_rca16_fa15_y0
1 1
.subckt and_gate _a=h_u_pg_rca16_and15_h_u_pg_rca16_or14_y0 _b=h_u_pg_rca16_and15_h_u_pg_rca16_fa15_y0 _y0=h_u_pg_rca16_and15_y0
.names h_u_pg_rca16_and15_y0 h_u_pg_rca16_or15_h_u_pg_rca16_and15_y0
1 1
.names h_u_pg_rca16_fa15_y1 h_u_pg_rca16_or15_h_u_pg_rca16_fa15_y1
1 1
.subckt or_gate _a=h_u_pg_rca16_or15_h_u_pg_rca16_and15_y0 _b=h_u_pg_rca16_or15_h_u_pg_rca16_fa15_y1 _y0=h_u_pg_rca16_or15_y0
.names h_u_pg_rca16_fa0_y2 out[0]
1 1
.names h_u_pg_rca16_fa1_y2 out[1]
1 1
.names h_u_pg_rca16_fa2_y2 out[2]
1 1
.names h_u_pg_rca16_fa3_y2 out[3]
1 1
.names h_u_pg_rca16_fa4_y2 out[4]
1 1
.names h_u_pg_rca16_fa5_y2 out[5]
1 1
.names h_u_pg_rca16_fa6_y2 out[6]
1 1
.names h_u_pg_rca16_fa7_y2 out[7]
1 1
.names h_u_pg_rca16_fa8_y2 out[8]
1 1
.names h_u_pg_rca16_fa9_y2 out[9]
1 1
.names h_u_pg_rca16_fa10_y2 out[10]
1 1
.names h_u_pg_rca16_fa11_y2 out[11]
1 1
.names h_u_pg_rca16_fa12_y2 out[12]
1 1
.names h_u_pg_rca16_fa13_y2 out[13]
1 1
.names h_u_pg_rca16_fa14_y2 out[14]
1 1
.names h_u_pg_rca16_fa15_y2 out[15]
1 1
.names h_u_pg_rca16_or15_y0 out[16]
1 1
.end

.model fa_cla
.inputs a b cin
.outputs fa_cla_y0 fa_cla_y1 fa_cla_y2
.names a fa_cla_a
1 1
.names b fa_cla_b
1 1
.names cin fa_cla_cin
1 1
.subckt xor_gate _a=fa_cla_a _b=fa_cla_b _y0=fa_cla_y0
.subckt and_gate _a=fa_cla_a _b=fa_cla_b _y0=fa_cla_y1
.subckt xor_gate _a=fa_cla_y0 _b=fa_cla_cin _y0=fa_cla_y2
.end

.model constant_wire_value_0
.inputs a b
.outputs constant_wire_0
.names a constant_wire_value_0_a
1 1
.names b constant_wire_value_0_b
1 1
.subckt xor_gate _a=constant_wire_value_0_a _b=constant_wire_value_0_b _y0=constant_wire_value_0_y0
.subckt xnor_gate _a=constant_wire_value_0_a _b=constant_wire_value_0_b _y0=constant_wire_value_0_y1
.subckt nor_gate _a=constant_wire_value_0_y0 _b=constant_wire_value_0_y1 _y0=constant_wire_0
.end

.model or_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
1- 1
-1 1
.end

.model and_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
11 1
.end

.model nor_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
00 1
.end

.model xnor_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
00 1
11 1
.end

.model xor_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
01 1
10 1
.end
