<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ATV: fifo_ctrl.behavioral Architecture Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ATV
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d0/dfd/classfifo__ctrl.html">fifo_ctrl</a></li><li class="navelem"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html">behavioral</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">fifo_ctrl.behavioral Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html">fifo_ctrl::behavioral</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:ac7b2262a2320766c3923b0cf9ca08c18" id="r_ac7b2262a2320766c3923b0cf9ca08c18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#ac7b2262a2320766c3923b0cf9ca08c18">next_state_logic</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#adf12d3d70ec2ac787f2827f63ae31da5">full_logic</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a7debce8b92a43e9460ee559f5aa8dec9">empty_logic</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#ac336a6a7c920e463d41429977cab62e9">wr_rd</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a91db294fcb9fcb66fc8d9ca0f821c4a6" id="r_a91db294fcb9fcb66fc8d9ca0f821c4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a91db294fcb9fcb66fc8d9ca0f821c4a6">sync_par_counter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d9/db8/classsync__par__counter.html">&lt;Entity sync_par_counter&gt; </a></em></td></tr>
<tr class="memitem:abb1f4b1077fed42215491ace6164cf2c" id="r_abb1f4b1077fed42215491ace6164cf2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#abb1f4b1077fed42215491ace6164cf2c">register_d</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d1/df2/classregister__d.html">&lt;Entity register_d&gt; </a></em></td></tr>
<tr class="memdesc:abb1f4b1077fed42215491ace6164cf2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter output.  <a href="#abb1f4b1077fed42215491ace6164cf2c"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a83591d3b1f60415f3d298e96d62fc453" id="r_a83591d3b1f60415f3d298e96d62fc453"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a83591d3b1f60415f3d298e96d62fc453">w_ptr_logic_reset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a83591d3b1f60415f3d298e96d62fc453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data output. Write pointer logic reset signal.  <a href="#a83591d3b1f60415f3d298e96d62fc453"></a><br /></td></tr>
<tr class="memitem:a50be445c3040d55da0593c440894cd24" id="r_a50be445c3040d55da0593c440894cd24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a50be445c3040d55da0593c440894cd24">w_ptr_logic_cnt_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a50be445c3040d55da0593c440894cd24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write pointer count enable signal.  <a href="#a50be445c3040d55da0593c440894cd24"></a><br /></td></tr>
<tr class="memitem:ad84b7aedc156892b94156a68f654e079" id="r_ad84b7aedc156892b94156a68f654e079"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#ad84b7aedc156892b94156a68f654e079">w_ptr_logic</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d0/dfd/classfifo__ctrl.html#a97ed8c4ac7d6de2665dc3b2d8ab90ea3">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad84b7aedc156892b94156a68f654e079"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write pointer logic signal.  <a href="#ad84b7aedc156892b94156a68f654e079"></a><br /></td></tr>
<tr class="memitem:a48ec1fb0978694aa2cc1e78a00d02e14" id="r_a48ec1fb0978694aa2cc1e78a00d02e14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a48ec1fb0978694aa2cc1e78a00d02e14">r_ptr_logic_reset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a48ec1fb0978694aa2cc1e78a00d02e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read pointer logic reset signal.  <a href="#a48ec1fb0978694aa2cc1e78a00d02e14"></a><br /></td></tr>
<tr class="memitem:a69abee2b6109dfb788a6e015aec31639" id="r_a69abee2b6109dfb788a6e015aec31639"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a69abee2b6109dfb788a6e015aec31639">r_ptr_logic_cnt_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a69abee2b6109dfb788a6e015aec31639"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read pointer count enable signal.  <a href="#a69abee2b6109dfb788a6e015aec31639"></a><br /></td></tr>
<tr class="memitem:a6b591c00e9d3e4c5533c96a1ac62f74d" id="r_a6b591c00e9d3e4c5533c96a1ac62f74d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a6b591c00e9d3e4c5533c96a1ac62f74d">r_ptr_logic</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d0/dfd/classfifo__ctrl.html#a97ed8c4ac7d6de2665dc3b2d8ab90ea3">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6b591c00e9d3e4c5533c96a1ac62f74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read pointer logic signal.  <a href="#a6b591c00e9d3e4c5533c96a1ac62f74d"></a><br /></td></tr>
<tr class="memitem:a5457df53249f75874056171ab0e0f172" id="r_a5457df53249f75874056171ab0e0f172"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a5457df53249f75874056171ab0e0f172">last_op_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5457df53249f75874056171ab0e0f172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last operation enable signal.  <a href="#a5457df53249f75874056171ab0e0f172"></a><br /></td></tr>
<tr class="memitem:a6d8503e8caf3e22894645b7cc3c03eec" id="r_a6d8503e8caf3e22894645b7cc3c03eec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a6d8503e8caf3e22894645b7cc3c03eec">last_op_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6d8503e8caf3e22894645b7cc3c03eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last operation output signal.  <a href="#a6d8503e8caf3e22894645b7cc3c03eec"></a><br /></td></tr>
<tr class="memitem:adf12d3d70ec2ac787f2827f63ae31da5" id="r_adf12d3d70ec2ac787f2827f63ae31da5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#adf12d3d70ec2ac787f2827f63ae31da5">full_logic</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adf12d3d70ec2ac787f2827f63ae31da5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Full logic signal.  <a href="#adf12d3d70ec2ac787f2827f63ae31da5"></a><br /></td></tr>
<tr class="memitem:a7debce8b92a43e9460ee559f5aa8dec9" id="r_a7debce8b92a43e9460ee559f5aa8dec9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a7debce8b92a43e9460ee559f5aa8dec9">empty_logic</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7debce8b92a43e9460ee559f5aa8dec9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Empty logic signal.  <a href="#a7debce8b92a43e9460ee559f5aa8dec9"></a><br /></td></tr>
<tr class="memitem:ac336a6a7c920e463d41429977cab62e9" id="r_ac336a6a7c920e463d41429977cab62e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#ac336a6a7c920e463d41429977cab62e9">wr_rd</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac336a6a7c920e463d41429977cab62e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write-read operation signal.  <a href="#ac336a6a7c920e463d41429977cab62e9"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:aa24124938c79eb3ed3dc2e0f42105090" id="r_aa24124938c79eb3ed3dc2e0f42105090"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#aa24124938c79eb3ed3dc2e0f42105090">w_ptr_logic_counter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sync_par_counter</b>  <em><a class="el" href="../../d9/db8/classsync__par__counter.html">&lt;Entity sync_par_counter&gt;</a></em></td></tr>
<tr class="memitem:ad81115b1844f663fdfd47a8ca16bb17e" id="r_ad81115b1844f663fdfd47a8ca16bb17e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#ad81115b1844f663fdfd47a8ca16bb17e">r_ptr_logic_counter</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>sync_par_counter</b>  <em><a class="el" href="../../d9/db8/classsync__par__counter.html">&lt;Entity sync_par_counter&gt;</a></em></td></tr>
<tr class="memitem:a6be5d2aaf49e6156a8249d90ba27fa3b" id="r_a6be5d2aaf49e6156a8249d90ba27fa3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a6be5d2aaf49e6156a8249d90ba27fa3b">last_op_reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>register_d</b>  <em><a class="el" href="../../d1/df2/classregister__d.html">&lt;Entity register_d&gt;</a></em></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>\architecture behavioral Behavioral Architecture of FIFO Control</p>
<p>This architecture implements the control logic for the FIFO buffer, including the read and write pointers. </p>
</div><h2 class="groupheader">Member Function/Procedure/Process Documentation</h2>
<a id="ac7b2262a2320766c3923b0cf9ca08c18" name="ac7b2262a2320766c3923b0cf9ca08c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7b2262a2320766c3923b0cf9ca08c18">&#9670;&#160;</a></span>next_state_logic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">next_state_logic </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>full_logic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>empty_logic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>wr_rd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a7debce8b92a43e9460ee559f5aa8dec9" name="a7debce8b92a43e9460ee559f5aa8dec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7debce8b92a43e9460ee559f5aa8dec9">&#9670;&#160;</a></span>empty_logic</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a7debce8b92a43e9460ee559f5aa8dec9">empty_logic</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Empty logic signal. </p>

</div>
</div>
<a id="adf12d3d70ec2ac787f2827f63ae31da5" name="adf12d3d70ec2ac787f2827f63ae31da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf12d3d70ec2ac787f2827f63ae31da5">&#9670;&#160;</a></span>full_logic</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#adf12d3d70ec2ac787f2827f63ae31da5">full_logic</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Full logic signal. </p>

</div>
</div>
<a id="a5457df53249f75874056171ab0e0f172" name="a5457df53249f75874056171ab0e0f172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5457df53249f75874056171ab0e0f172">&#9670;&#160;</a></span>last_op_en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a5457df53249f75874056171ab0e0f172">last_op_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Last operation enable signal. </p>

</div>
</div>
<a id="a6d8503e8caf3e22894645b7cc3c03eec" name="a6d8503e8caf3e22894645b7cc3c03eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8503e8caf3e22894645b7cc3c03eec">&#9670;&#160;</a></span>last_op_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a6d8503e8caf3e22894645b7cc3c03eec">last_op_out</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Last operation output signal. </p>

</div>
</div>
<a id="a6be5d2aaf49e6156a8249d90ba27fa3b" name="a6be5d2aaf49e6156a8249d90ba27fa3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be5d2aaf49e6156a8249d90ba27fa3b">&#9670;&#160;</a></span>last_op_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a6be5d2aaf49e6156a8249d90ba27fa3b">last_op_reg</a> <b><span class="vhdlchar">register_d</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b591c00e9d3e4c5533c96a1ac62f74d" name="a6b591c00e9d3e4c5533c96a1ac62f74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b591c00e9d3e4c5533c96a1ac62f74d">&#9670;&#160;</a></span>r_ptr_logic</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a6b591c00e9d3e4c5533c96a1ac62f74d">r_ptr_logic</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d0/dfd/classfifo__ctrl.html#a97ed8c4ac7d6de2665dc3b2d8ab90ea3">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read pointer logic signal. </p>

</div>
</div>
<a id="a69abee2b6109dfb788a6e015aec31639" name="a69abee2b6109dfb788a6e015aec31639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69abee2b6109dfb788a6e015aec31639">&#9670;&#160;</a></span>r_ptr_logic_cnt_en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a69abee2b6109dfb788a6e015aec31639">r_ptr_logic_cnt_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read pointer count enable signal. </p>

</div>
</div>
<a id="ad81115b1844f663fdfd47a8ca16bb17e" name="ad81115b1844f663fdfd47a8ca16bb17e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad81115b1844f663fdfd47a8ca16bb17e">&#9670;&#160;</a></span>r_ptr_logic_counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#ad81115b1844f663fdfd47a8ca16bb17e">r_ptr_logic_counter</a> <b><span class="vhdlchar">sync_par_counter</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a48ec1fb0978694aa2cc1e78a00d02e14" name="a48ec1fb0978694aa2cc1e78a00d02e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48ec1fb0978694aa2cc1e78a00d02e14">&#9670;&#160;</a></span>r_ptr_logic_reset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a48ec1fb0978694aa2cc1e78a00d02e14">r_ptr_logic_reset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read pointer logic reset signal. </p>

</div>
</div>
<a id="abb1f4b1077fed42215491ace6164cf2c" name="abb1f4b1077fed42215491ace6164cf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1f4b1077fed42215491ace6164cf2c">&#9670;&#160;</a></span>register_d</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#abb1f4b1077fed42215491ace6164cf2c">register_d</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Counter output. </p>

</div>
</div>
<a id="a91db294fcb9fcb66fc8d9ca0f821c4a6" name="a91db294fcb9fcb66fc8d9ca0f821c4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91db294fcb9fcb66fc8d9ca0f821c4a6">&#9670;&#160;</a></span>sync_par_counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a91db294fcb9fcb66fc8d9ca0f821c4a6">sync_par_counter</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>\component <a class="el" href="../../d9/db8/classsync__par__counter.html">sync_par_counter</a> Synchronous Parallel Counter Component</p>
<p>This component implements a synchronous parallel counter used for the read and write pointers. </p>

</div>
</div>
<a id="ad84b7aedc156892b94156a68f654e079" name="ad84b7aedc156892b94156a68f654e079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad84b7aedc156892b94156a68f654e079">&#9670;&#160;</a></span>w_ptr_logic</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#ad84b7aedc156892b94156a68f654e079">w_ptr_logic</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d0/dfd/classfifo__ctrl.html#a97ed8c4ac7d6de2665dc3b2d8ab90ea3">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write pointer logic signal. </p>

</div>
</div>
<a id="a50be445c3040d55da0593c440894cd24" name="a50be445c3040d55da0593c440894cd24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50be445c3040d55da0593c440894cd24">&#9670;&#160;</a></span>w_ptr_logic_cnt_en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a50be445c3040d55da0593c440894cd24">w_ptr_logic_cnt_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write pointer count enable signal. </p>

</div>
</div>
<a id="aa24124938c79eb3ed3dc2e0f42105090" name="aa24124938c79eb3ed3dc2e0f42105090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24124938c79eb3ed3dc2e0f42105090">&#9670;&#160;</a></span>w_ptr_logic_counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#aa24124938c79eb3ed3dc2e0f42105090">w_ptr_logic_counter</a> <b><span class="vhdlchar">sync_par_counter</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a83591d3b1f60415f3d298e96d62fc453" name="a83591d3b1f60415f3d298e96d62fc453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83591d3b1f60415f3d298e96d62fc453">&#9670;&#160;</a></span>w_ptr_logic_reset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#a83591d3b1f60415f3d298e96d62fc453">w_ptr_logic_reset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data output. Write pointer logic reset signal. </p>

</div>
</div>
<a id="ac336a6a7c920e463d41429977cab62e9" name="ac336a6a7c920e463d41429977cab62e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac336a6a7c920e463d41429977cab62e9">&#9670;&#160;</a></span>wr_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d9d/classfifo__ctrl_1_1behavioral.html#ac336a6a7c920e463d41429977cab62e9">wr_rd</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write-read operation signal. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>components/fifo/<a class="el" href="../../d2/d93/fifo__ctrl_8vhdl.html">fifo_ctrl.vhdl</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
