41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 115 40 0 \NUL
Gee, Chantel
22 8 96 85 72 0 \NUL
chmagee
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 64 472 400 448 0 \NUL
Switches work like binary and light up the 
22 64 496 310 472 0 \NUL
7 segment display accordingly.
22 448 472 550 448 0 \NUL
B0 stays off.
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 448 496 661 472 0 \NUL
B1 lights up based on in_0.
22 272 728 606 704 0 \NUL
c_0 follows the truth table using SOP/POS
22 272 752 617 728 0 \NUL
c_1 follows the truth table using NAND only
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
22 448 520 766 496 0 \NUL
B2 uses in_1 and in_0 to turn on and off.
22 271 776 605 752 0 \NUL
c_2 follows the truth table using NOR only
1 470 159 481 198
1 409 198 398 159
1 337 198 326 159
1 265 198 262 159
1 169 390 136 302
1 169 396 120 326
1 169 402 104 350
1 169 408 88 374
1 328 622 361 639
1 328 662 361 679
1 472 382 473 335
1 544 382 545 335
1 616 382 617 335
1 328 582 361 599
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 115 40 0 \NUL
Gee, Chantel
22 8 96 85 72 0 \NUL
chmagee
19 392 168 451 149 0
a0
7 448 496 497 447 0 1
19 424 408 483 389 0
c0
7 496 408 545 359 0 1
7 496 456 545 407 0 1
7 448 376 497 327 0 1
19 424 432 483 413 0
c1
19 424 288 483 269 0
b0
7 496 288 545 239 0 1
7 496 336 545 287 0 1
7 448 256 497 207 0 1
19 424 312 483 293 0
b1
19 344 200 403 181 0
a1
7 400 496 449 447 0 1
19 384 528 443 509 0
d0
19 344 504 403 485 0
d1
7 360 456 409 407 0 1
19 296 456 355 437 0
e1
19 296 424 355 405 0
e0
7 360 408 409 359 0 1
7 400 376 449 327 0 1
7 360 336 409 287 0 1
19 296 288 355 269 0
f1
19 296 248 355 229 0
f0
7 360 288 409 239 0 1
7 400 256 449 207 0 1
19 296 376 355 357 0
g1
19 296 344 355 325 0
g0
7 200 376 249 327 0 1
7 152 376 201 327 0 1
19 136 408 195 389 0
h0
19 96 384 155 365 0
h1
22 279 60 752 36 0 \NUL
Your circuit must use senders to interface with these LEDs.
22 280 32 522 12 0 \NUL
Do not add any circuitry to this page.
1 480 398 497 383
1 480 422 497 431
1 480 278 497 263
1 449 231 448 158
1 480 302 497 311
1 449 471 440 518
1 401 471 400 494
1 352 446 361 431
1 352 414 361 383
1 352 278 361 311
1 352 238 361 263
1 401 231 400 190
1 352 366 449 351
1 352 334 401 351
1 201 351 192 398
1 153 351 152 374
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 115 40 0 \NUL
Gee, Chantel
22 8 96 85 72 0 \NUL
chmagee
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 32 184 262 164 0 \NUL
placeholder senders and receivers
20 128 400 187 381 0
e1
20 128 424 187 405 0
e0
20 128 448 187 429 0
f1
20 128 472 187 453 0
f0
20 128 496 187 477 0
g1
20 128 520 187 501 0
g0
20 128 544 187 525 0
h1
20 128 568 187 549 0
h0
20 128 208 187 189 0
a1
20 128 232 187 213 0
a0
20 128 256 187 237 0
b1
20 128 280 187 261 0
b0
20 128 304 187 285 0
c1
20 128 328 187 309 0
c0
20 128 352 187 333 0
d1
20 128 376 187 357 0
d0
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 115 40 0 \NUL
Gee, Chantel
22 8 96 85 72 0 \NUL
chmagee
19 8 156 67 137 0
in_3
19 8 185 67 166 0
in_2
19 9 213 68 194 0
in_1
19 9 241 68 222 0
in_0
20 103 156 162 137 0
a_3
20 104 185 163 166 0
a_2
20 105 213 164 194 0
a_1
20 105 241 164 222 0
a_0
22 8 128 62 104 0 \NUL
Part A
22 10 296 314 272 0 \NUL
Connect the wires from the user input
22 10 322 378 298 0 \NUL
switches to the 7 segment display component.
1 104 146 64 146
1 105 175 64 175
1 106 203 65 203
1 106 231 65 231
38 5
22 8 32 55 8 0 \NUL
Lab 1
22 8 64 115 40 0 \NUL
Gee, Chantel
22 8 96 85 72 0 \NUL
chmagee
22 8 130 62 106 0 \NUL
Part B
20 175 323 234 304 0
b_1
20 175 259 234 240 0
b_0
20 173 211 232 192 0
b_2
19 14 227 73 208 0
in_1
19 18 323 77 304 0
in_0
14 99 274 148 225
19 15 195 74 176 0
in_0
35 113 226 162 177 0 0
22 17 390 354 366 0 \NUL
Design a circuit that outputs the three bits
22 18 420 428 396 0 \NUL
shown in the truth table given the four bits as input.
1 176 313 74 313
1 176 249 145 249
1 70 217 114 215
1 71 185 114 187
1 159 201 174 201
38 6
22 8 32 55 8 0 \NUL
Lab 1
22 8 64 115 40 0 \NUL
Gee, Chantel
22 8 96 85 72 0 \NUL
chmagee
20 331 244 390 225 0
c_0
22 7 130 149 106 0 \NUL
Part C (SOP/POS)
19 19 183 78 164 0
in_2
19 19 221 78 202 0
in_0
3 183 229 232 180 0 0
5 90 198 139 149 0
19 21 272 80 253 0
in_2
19 21 316 80 297 0
in_1
5 94 331 143 282 0
4 260 259 309 210 0 0
3 182 294 231 245 0 0
22 18 393 269 369 0 \NUL
Implement the truth table using
22 18 421 411 397 0 \NUL
Sum of Products (SOP) or Product of Sums (POS).
1 184 218 75 211
1 75 173 91 173
1 136 173 184 190
1 229 204 261 220
1 77 262 183 255
1 77 306 95 306
1 140 306 183 283
1 228 269 261 248
1 306 234 332 234
38 7
3 211 373 260 324 0 1
3 122 437 171 388 0 1
3 138 255 187 206 0 1
3 210 288 259 239 0 1
19 27 382 86 363 0
in_2
19 19 424 78 405 0
in_1
3 269 333 318 284 0 1
20 357 317 416 298 0
c_1
19 24 290 83 271 0
in_0
19 23 242 82 223 0
in_2
22 8 130 174 106 0 \NUL
Part C (NAND ONLY)
22 8 96 85 72 0 \NUL
chmagee
22 8 64 115 40 0 \NUL
Gee, Chantel
22 8 32 55 8 0 \NUL
Lab 1
22 12 487 396 463 0 \NUL
Implement the truth table with only NAND gates.
1 358 307 315 308
1 270 322 257 348
1 270 294 256 263
1 212 362 168 412
1 212 334 83 372
1 211 249 184 230
1 211 277 80 280
1 123 426 75 414
1 123 398 75 414
1 139 244 79 232
1 139 216 79 232
38 8
22 7 126 162 102 0 \NUL
Part C (NOR ONLY)
19 25 210 84 191 0
in_2
19 23 286 82 267 0
in_0
19 24 430 83 411 0
in_1
19 26 378 85 359 0
in_2
4 131 222 180 173 0 1
4 129 442 178 393 0 1
4 246 221 295 172 0 1
4 241 292 290 243 0 1
4 347 276 396 227 0 1
4 247 403 296 354 0 1
4 245 446 294 397 0 1
4 351 430 400 381 0 1
4 415 350 464 301 0 1
20 566 338 625 319 0
c_2
4 489 354 538 305 0 1
22 8 32 55 8 0 \NUL
Lab 1
22 8 64 115 40 0 \NUL
Gee, Chantel
22 8 96 85 72 0 \NUL
chmagee
22 12 487 385 463 0 \NUL
Implement the truth table with only NOR gates.
1 132 183 81 200
1 132 211 81 200
1 247 182 177 197
1 247 210 177 197
1 242 253 79 276
1 242 281 79 276
1 348 237 292 196
1 348 265 287 267
1 416 311 393 251
1 248 364 82 368
1 248 392 82 368
1 130 403 80 420
1 130 431 80 420
1 246 407 175 417
1 246 435 175 417
1 352 419 291 421
1 352 391 293 378
1 416 339 397 405
1 490 315 461 325
1 490 343 461 325
1 567 328 535 329
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
