

================================================================
== Vitis HLS Report for 'insert_sort'
================================================================
* Date:           Thu May 22 09:26:21 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        insert_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.124 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_insert_sort_Pipeline_VITIS_LOOP_7_2_fu_69  |insert_sort_Pipeline_VITIS_LOOP_7_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_4_1  |        ?|        ?|         ?|          -|          -|  10239|        no|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'j_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:3]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln4 = store i14 1, i14 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 12 'store' 'store_ln4' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln4 = br void %VITIS_LOOP_7_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 13 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i14 %j"   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln4 = icmp_eq  i14 %i, i14 10240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 15 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10239, i64 10239, i64 10239"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %VITIS_LOOP_7_2.split, void %for.end" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 17 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i14 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 18 'zext' 'zext_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 19 'getelementptr' 'A_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.24ns)   --->   "%A_load = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 20 'load' 'A_load' <Predicate = (!icmp_ln4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_2 : Operation 21 [1/1] (0.76ns)   --->   "%add_ln4 = add i14 %i, i14 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 21 'add' 'add_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln4 = store i14 %add_ln4, i14 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 22 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.38>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:13]   --->   Operation 23 'ret' 'ret_ln13' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 24 [1/2] (1.24ns)   --->   "%A_load = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 24 'load' 'A_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 25 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 26 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.75ns)   --->   "%icmp_ln7 = icmp_eq  i23 %trunc_ln7, i23 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 27 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%item = bitcast i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 28 'bitcast' 'item' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [2/2] (0.38ns)   --->   "%call_ln5 = call void @insert_sort_Pipeline_VITIS_LOOP_7_2, i14 %i, i32 %A, i31 %trunc_ln5, i1 %icmp_ln7, i32 %item, i14 %j_1_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 29 'call' 'call_ln5' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln5 = call void @insert_sort_Pipeline_VITIS_LOOP_7_2, i14 %i, i32 %A, i31 %trunc_ln5, i1 %icmp_ln7, i32 %item, i14 %j_1_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:5]   --->   Operation 30 'call' 'call_ln5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 31 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%j_1_loc_load = load i14 %j_1_loc"   --->   Operation 32 'load' 'j_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i14 %j_1_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:11]   --->   Operation 33 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:11]   --->   Operation 34 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (1.24ns)   --->   "%store_ln11 = store i32 %A_load, i14 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:11]   --->   Operation 35 'store' 'store_ln11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln4 = br void %VITIS_LOOP_7_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4]   --->   Operation 36 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 0111111]
j_1_loc           (alloca           ) [ 0011111]
spectopmodule_ln3 (spectopmodule    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
store_ln4         (store            ) [ 0000000]
br_ln4            (br               ) [ 0000000]
i                 (load             ) [ 0001110]
icmp_ln4          (icmp             ) [ 0011111]
empty             (speclooptripcount) [ 0000000]
br_ln4            (br               ) [ 0000000]
zext_ln4          (zext             ) [ 0000000]
A_addr            (getelementptr    ) [ 0001000]
add_ln4           (add              ) [ 0000000]
store_ln4         (store            ) [ 0000000]
ret_ln13          (ret              ) [ 0000000]
A_load            (load             ) [ 0000111]
trunc_ln5         (trunc            ) [ 0000110]
trunc_ln7         (trunc            ) [ 0000000]
icmp_ln7          (icmp             ) [ 0000110]
item              (bitcast          ) [ 0000010]
call_ln5          (call             ) [ 0000000]
specloopname_ln4  (specloopname     ) [ 0000000]
j_1_loc_load      (load             ) [ 0000000]
zext_ln11         (zext             ) [ 0000000]
A_addr_2          (getelementptr    ) [ 0000000]
store_ln11        (store            ) [ 0000000]
br_ln4            (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="insert_sort_Pipeline_VITIS_LOOP_7_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="j_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="j_1_loc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1_loc/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="A_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="14" slack="0"/>
<pin id="52" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="14" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="3"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/2 store_ln11/6 "/>
</bind>
</comp>

<comp id="61" class="1004" name="A_addr_2_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="14" slack="0"/>
<pin id="65" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/6 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_insert_sort_Pipeline_VITIS_LOOP_7_2_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="14" slack="2"/>
<pin id="72" dir="0" index="2" bw="32" slack="0"/>
<pin id="73" dir="0" index="3" bw="31" slack="1"/>
<pin id="74" dir="0" index="4" bw="1" slack="1"/>
<pin id="75" dir="0" index="5" bw="32" slack="0"/>
<pin id="76" dir="0" index="6" bw="14" slack="3"/>
<pin id="77" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln5/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln4_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="14" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="1"/>
<pin id="87" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln4_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="0" index="1" bw="14" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln4_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln4_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln4_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="0" index="1" bw="14" slack="1"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln7_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln7_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="23" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="item_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="item/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_1_loc_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="5"/>
<pin id="130" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_loc_load/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln11_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/6 "/>
</bind>
</comp>

<comp id="136" class="1005" name="j_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="143" class="1005" name="j_1_loc_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="3"/>
<pin id="145" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="j_1_loc "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="2"/>
<pin id="151" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="157" class="1005" name="A_addr_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="1"/>
<pin id="159" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="A_load_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="168" class="1005" name="trunc_ln5_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="1"/>
<pin id="170" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="icmp_ln7_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="178" class="1005" name="item_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="item "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="30" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="103"><net_src comp="85" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="99" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="55" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="55" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="69" pin=5"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="139"><net_src comp="40" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="146"><net_src comp="44" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="69" pin=6"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="152"><net_src comp="85" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="160"><net_src comp="48" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="165"><net_src comp="55" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="171"><net_src comp="110" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="69" pin=3"/></net>

<net id="176"><net_src comp="118" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="69" pin=4"/></net>

<net id="181"><net_src comp="124" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="69" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {4 5 6 }
 - Input state : 
	Port: insert_sort : A | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln4 : 1
	State 2
		icmp_ln4 : 1
		br_ln4 : 2
		zext_ln4 : 1
		A_addr : 2
		A_load : 3
		add_ln4 : 1
		store_ln4 : 2
	State 3
		trunc_ln5 : 1
		trunc_ln7 : 1
		icmp_ln7 : 2
	State 4
		call_ln5 : 1
	State 5
	State 6
		zext_ln11 : 1
		A_addr_2 : 2
		store_ln11 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|   call   | grp_insert_sort_Pipeline_VITIS_LOOP_7_2_fu_69 | 1.19386 |   287   |   173   |
|----------|-----------------------------------------------|---------|---------|---------|
|   icmp   |                 icmp_ln4_fu_88                |    0    |    0    |    12   |
|          |                icmp_ln7_fu_118                |    0    |    0    |    16   |
|----------|-----------------------------------------------|---------|---------|---------|
|    add   |                 add_ln4_fu_99                 |    0    |    0    |    21   |
|----------|-----------------------------------------------|---------|---------|---------|
|   zext   |                 zext_ln4_fu_94                |    0    |    0    |    0    |
|          |                zext_ln11_fu_131               |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   trunc  |                trunc_ln5_fu_110               |    0    |    0    |    0    |
|          |                trunc_ln7_fu_114               |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               | 1.19386 |   287   |   222   |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  A_addr_reg_157 |   14   |
|  A_load_reg_162 |   32   |
|    i_reg_149    |   14   |
| icmp_ln7_reg_173|    1   |
|   item_reg_178  |   32   |
| j_1_loc_reg_143 |   14   |
|    j_reg_136    |   14   |
|trunc_ln5_reg_168|   31   |
+-----------------+--------+
|      Total      |   152  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_55               |  p0  |   3  |  14  |   42   ||    14   |
| grp_insert_sort_Pipeline_VITIS_LOOP_7_2_fu_69 |  p5  |   2  |  32  |   64   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   106  || 0.806857||    23   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   287  |   222  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   23   |
|  Register |    -   |   152  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   439  |   245  |
+-----------+--------+--------+--------+
