<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\YunexDev\TangNano\Tang20K_Hello_world\blink\impl\gwsynthesis\blink.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\YunexDev\TangNano\Tang20K_Hello_world\blink\src\blink.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\YunexDev\TangNano\Tang20K_Hello_world\blink\src\blink.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 27 09:11:09 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>148</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>159</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>Clock</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Clock_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Clock</td>
<td>100.000(MHz)</td>
<td>244.198(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>Clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.905</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/tx_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.060</td>
</tr>
<tr>
<td>2</td>
<td>6.280</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_8_s2/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.685</td>
</tr>
<tr>
<td>3</td>
<td>6.280</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_7_s2/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.685</td>
</tr>
<tr>
<td>4</td>
<td>6.280</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_6_s2/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.685</td>
</tr>
<tr>
<td>5</td>
<td>6.280</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/bit_index_2_s1/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.685</td>
</tr>
<tr>
<td>6</td>
<td>6.280</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/bit_index_3_s1/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.685</td>
</tr>
<tr>
<td>7</td>
<td>6.288</td>
<td>count_value_reg_18_s0/Q</td>
<td>uart_data_6_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.677</td>
</tr>
<tr>
<td>8</td>
<td>6.315</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/bit_index_1_s1/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.650</td>
</tr>
<tr>
<td>9</td>
<td>6.412</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/bit_index_1_s1/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.553</td>
</tr>
<tr>
<td>10</td>
<td>6.424</td>
<td>count_value_reg_18_s0/Q</td>
<td>direction_s4/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.541</td>
</tr>
<tr>
<td>11</td>
<td>6.482</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_1_s2/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.483</td>
</tr>
<tr>
<td>12</td>
<td>6.482</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_0_s2/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.483</td>
</tr>
<tr>
<td>13</td>
<td>6.487</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_5_s2/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.478</td>
</tr>
<tr>
<td>14</td>
<td>6.487</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_4_s2/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.478</td>
</tr>
<tr>
<td>15</td>
<td>6.487</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_3_s2/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.478</td>
</tr>
<tr>
<td>16</td>
<td>6.487</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_2_s2/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.478</td>
</tr>
<tr>
<td>17</td>
<td>6.487</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_1_s2/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.478</td>
</tr>
<tr>
<td>18</td>
<td>6.487</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_0_s2/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.478</td>
</tr>
<tr>
<td>19</td>
<td>6.501</td>
<td>count_value_reg_18_s0/Q</td>
<td>led_state_0_s2/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.464</td>
</tr>
<tr>
<td>20</td>
<td>6.501</td>
<td>count_value_reg_18_s0/Q</td>
<td>led_state_1_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.464</td>
</tr>
<tr>
<td>21</td>
<td>6.501</td>
<td>count_value_reg_18_s0/Q</td>
<td>led_state_2_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.464</td>
</tr>
<tr>
<td>22</td>
<td>6.501</td>
<td>count_value_reg_18_s0/Q</td>
<td>led_state_3_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.464</td>
</tr>
<tr>
<td>23</td>
<td>6.501</td>
<td>count_value_reg_18_s0/Q</td>
<td>led_state_5_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.464</td>
</tr>
<tr>
<td>24</td>
<td>6.555</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_7_s2/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.410</td>
</tr>
<tr>
<td>25</td>
<td>6.555</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/shift_reg_6_s2/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.410</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.328</td>
<td>uart_inst/transmitting_s0/Q</td>
<td>uart_inst/baud_counter_0_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>uart_inst/bit_index_1_s1/Q</td>
<td>uart_inst/bit_index_1_s1/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>uart_inst/bit_index_2_s1/Q</td>
<td>uart_inst/bit_index_2_s1/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>uart_inst/baud_counter_0_s0/Q</td>
<td>uart_inst/baud_counter_0_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>uart_inst/baud_counter_2_s0/Q</td>
<td>uart_inst/baud_counter_2_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>uart_inst/baud_counter_6_s0/Q</td>
<td>uart_inst/baud_counter_6_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>uart_inst/baud_counter_8_s0/Q</td>
<td>uart_inst/baud_counter_8_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>uart_inst/baud_counter_12_s0/Q</td>
<td>uart_inst/baud_counter_12_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>uart_inst/baud_counter_14_s0/Q</td>
<td>uart_inst/baud_counter_14_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>count_value_reg_2_s0/Q</td>
<td>count_value_reg_2_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>count_value_reg_8_s0/Q</td>
<td>count_value_reg_8_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>count_value_reg_12_s0/Q</td>
<td>count_value_reg_12_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>count_value_reg_20_s0/Q</td>
<td>count_value_reg_20_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>direction_s4/Q</td>
<td>direction_s4/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>count_value_reg_0_s0/Q</td>
<td>count_value_reg_0_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>count_value_reg_6_s0/Q</td>
<td>count_value_reg_6_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>count_value_reg_14_s0/Q</td>
<td>count_value_reg_14_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>count_value_reg_18_s0/Q</td>
<td>count_value_reg_18_s0/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.429</td>
<td>uart_inst/bit_index_0_s3/Q</td>
<td>uart_inst/bit_index_0_s3/D</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>20</td>
<td>0.459</td>
<td>uart_inst/transmitting_s0/Q</td>
<td>uart_inst/baud_counter_12_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>21</td>
<td>0.459</td>
<td>uart_inst/transmitting_s0/Q</td>
<td>uart_inst/baud_counter_13_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>22</td>
<td>0.459</td>
<td>uart_inst/transmitting_s0/Q</td>
<td>uart_inst/baud_counter_14_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>23</td>
<td>0.459</td>
<td>uart_inst/transmitting_s0/Q</td>
<td>uart_inst/baud_counter_15_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>24</td>
<td>0.462</td>
<td>uart_inst/transmitting_s0/Q</td>
<td>uart_inst/baud_counter_1_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>25</td>
<td>0.462</td>
<td>uart_inst/transmitting_s0/Q</td>
<td>uart_inst/baud_counter_2_s0/CE</td>
<td>Clock:[R]</td>
<td>Clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Clock</td>
<td>count_value_reg_22_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Clock</td>
<td>count_value_reg_20_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Clock</td>
<td>count_value_reg_16_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Clock</td>
<td>count_value_reg_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Clock</td>
<td>led_state_0_s2</td>
</tr>
<tr>
<td>6</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Clock</td>
<td>uart_inst/bit_index_0_s3</td>
</tr>
<tr>
<td>7</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Clock</td>
<td>uart_inst/shift_reg_8_s2</td>
</tr>
<tr>
<td>8</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Clock</td>
<td>count_value_reg_23_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Clock</td>
<td>uart_inst/shift_reg_7_s2</td>
</tr>
<tr>
<td>10</td>
<td>1.801</td>
<td>2.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Clock</td>
<td>uart_inst/shift_reg_6_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/tx_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.901</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>9.389</td>
<td>1.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">uart_inst/tx_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>uart_inst/tx_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR49[A]</td>
<td>uart_inst/tx_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.572, 38.719%; route: 2.256, 55.567%; tC2Q: 0.232, 5.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>9.015</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_8_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>uart_inst/shift_reg_8_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>uart_inst/shift_reg_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 50.659%; route: 1.586, 43.046%; tC2Q: 0.232, 6.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>9.015</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_7_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>uart_inst/shift_reg_7_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>uart_inst/shift_reg_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 50.659%; route: 1.586, 43.046%; tC2Q: 0.232, 6.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>9.015</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_6_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>uart_inst/shift_reg_6_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>uart_inst/shift_reg_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 50.659%; route: 1.586, 43.046%; tC2Q: 0.232, 6.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/bit_index_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>9.015</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">uart_inst/bit_index_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>uart_inst/bit_index_2_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>uart_inst/bit_index_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 50.659%; route: 1.586, 43.046%; tC2Q: 0.232, 6.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/bit_index_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>9.015</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">uart_inst/bit_index_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>uart_inst/bit_index_3_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>uart_inst/bit_index_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 50.659%; route: 1.586, 43.046%; tC2Q: 0.232, 6.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>count_value_reg_18_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_18_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n85_s9/I0</td>
</tr>
<tr>
<td>6.529</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n85_s9/F</td>
</tr>
<tr>
<td>6.701</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>7.072</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>7.486</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n85_s1/I2</td>
</tr>
<tr>
<td>7.857</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>8.292</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>uart_data_6_s7/I0</td>
</tr>
<tr>
<td>8.862</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">uart_data_6_s7/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">uart_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>uart_data_6_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>uart_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.861, 50.618%; route: 1.584, 43.072%; tC2Q: 0.232, 6.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/bit_index_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>8.979</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">uart_inst/bit_index_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>uart_inst/bit_index_1_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>uart_inst/bit_index_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 51.154%; route: 1.551, 42.490%; tC2Q: 0.232, 6.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/bit_index_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.312</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>uart_inst/n20_s2/I2</td>
</tr>
<tr>
<td>8.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n20_s2/F</td>
</tr>
<tr>
<td>8.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">uart_inst/bit_index_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>uart_inst/bit_index_1_s1/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>uart_inst/bit_index_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.110, 59.383%; route: 1.211, 34.087%; tC2Q: 0.232, 6.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>direction_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>count_value_reg_18_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_18_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n85_s9/I0</td>
</tr>
<tr>
<td>6.529</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n85_s9/F</td>
</tr>
<tr>
<td>6.701</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>7.072</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>7.486</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n85_s1/I2</td>
</tr>
<tr>
<td>7.857</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>8.301</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>n68_s4/I1</td>
</tr>
<tr>
<td>8.871</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" background: #97FFFF;">n68_s4/F</td>
</tr>
<tr>
<td>8.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">direction_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>direction_s4/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>direction_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.861, 52.550%; route: 1.448, 40.899%; tC2Q: 0.232, 6.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.350</td>
<td>0.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>uart_inst/n16_s2/I1</td>
</tr>
<tr>
<td>8.812</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td style=" background: #97FFFF;">uart_inst/n16_s2/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>uart_inst/shift_reg_1_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>uart_inst/shift_reg_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.002, 57.481%; route: 1.249, 35.858%; tC2Q: 0.232, 6.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.350</td>
<td>0.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>uart_inst/n17_s2/I1</td>
</tr>
<tr>
<td>8.812</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n17_s2/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>uart_inst/shift_reg_0_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>uart_inst/shift_reg_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.002, 57.481%; route: 1.249, 35.858%; tC2Q: 0.232, 6.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>8.807</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_5_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>uart_inst/shift_reg_5_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>uart_inst/shift_reg_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 53.682%; route: 1.379, 39.647%; tC2Q: 0.232, 6.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>8.807</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_4_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>uart_inst/shift_reg_4_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>uart_inst/shift_reg_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 53.682%; route: 1.379, 39.647%; tC2Q: 0.232, 6.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>8.807</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>uart_inst/shift_reg_3_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>uart_inst/shift_reg_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 53.682%; route: 1.379, 39.647%; tC2Q: 0.232, 6.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>8.807</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td>uart_inst/shift_reg_2_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[1][B]</td>
<td>uart_inst/shift_reg_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 53.682%; route: 1.379, 39.647%; tC2Q: 0.232, 6.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>8.807</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>uart_inst/shift_reg_1_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>uart_inst/shift_reg_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 53.682%; route: 1.379, 39.647%; tC2Q: 0.232, 6.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>uart_inst/bit_index_3_s5/I0</td>
</tr>
<tr>
<td>8.649</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/bit_index_3_s5/F</td>
</tr>
<tr>
<td>8.807</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>uart_inst/shift_reg_0_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>uart_inst/shift_reg_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 53.682%; route: 1.379, 39.647%; tC2Q: 0.232, 6.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>count_value_reg_18_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_18_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n85_s9/I0</td>
</tr>
<tr>
<td>6.529</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n85_s9/F</td>
</tr>
<tr>
<td>6.701</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>7.072</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>7.486</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n85_s1/I2</td>
</tr>
<tr>
<td>7.857</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>8.126</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>led_state_5_s4/I1</td>
</tr>
<tr>
<td>8.453</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">led_state_5_s4/F</td>
</tr>
<tr>
<td>8.794</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">led_state_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>led_state_0_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>led_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.618, 46.705%; route: 1.614, 46.598%; tC2Q: 0.232, 6.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>count_value_reg_18_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_18_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n85_s9/I0</td>
</tr>
<tr>
<td>6.529</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n85_s9/F</td>
</tr>
<tr>
<td>6.701</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>7.072</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>7.486</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n85_s1/I2</td>
</tr>
<tr>
<td>7.857</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>8.126</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>led_state_5_s4/I1</td>
</tr>
<tr>
<td>8.453</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">led_state_5_s4/F</td>
</tr>
<tr>
<td>8.794</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">led_state_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>led_state_1_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>led_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.618, 46.705%; route: 1.614, 46.598%; tC2Q: 0.232, 6.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>count_value_reg_18_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_18_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n85_s9/I0</td>
</tr>
<tr>
<td>6.529</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n85_s9/F</td>
</tr>
<tr>
<td>6.701</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>7.072</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>7.486</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n85_s1/I2</td>
</tr>
<tr>
<td>7.857</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>8.126</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>led_state_5_s4/I1</td>
</tr>
<tr>
<td>8.453</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">led_state_5_s4/F</td>
</tr>
<tr>
<td>8.794</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td style=" font-weight:bold;">led_state_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>led_state_2_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[2][A]</td>
<td>led_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.618, 46.705%; route: 1.614, 46.598%; tC2Q: 0.232, 6.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>count_value_reg_18_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_18_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n85_s9/I0</td>
</tr>
<tr>
<td>6.529</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n85_s9/F</td>
</tr>
<tr>
<td>6.701</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>7.072</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>7.486</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n85_s1/I2</td>
</tr>
<tr>
<td>7.857</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>8.126</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>led_state_5_s4/I1</td>
</tr>
<tr>
<td>8.453</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">led_state_5_s4/F</td>
</tr>
<tr>
<td>8.794</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td style=" font-weight:bold;">led_state_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>led_state_3_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[2][B]</td>
<td>led_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.618, 46.705%; route: 1.614, 46.598%; tC2Q: 0.232, 6.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>count_value_reg_18_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_18_s0/Q</td>
</tr>
<tr>
<td>5.980</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n85_s9/I0</td>
</tr>
<tr>
<td>6.529</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n85_s9/F</td>
</tr>
<tr>
<td>6.701</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>7.072</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>7.486</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>n85_s1/I2</td>
</tr>
<tr>
<td>7.857</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>8.126</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>led_state_5_s4/I1</td>
</tr>
<tr>
<td>8.453</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">led_state_5_s4/F</td>
</tr>
<tr>
<td>8.794</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">led_state_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>led_state_5_s0/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>led_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.618, 46.705%; route: 1.614, 46.598%; tC2Q: 0.232, 6.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>uart_inst/n10_s0/I2</td>
</tr>
<tr>
<td>8.739</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" background: #97FFFF;">uart_inst/n10_s0/F</td>
</tr>
<tr>
<td>8.739</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>uart_inst/shift_reg_7_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>uart_inst/shift_reg_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.110, 61.876%; route: 1.068, 31.321%; tC2Q: 0.232, 6.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/shift_reg_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>uart_inst/n49_s6/I1</td>
</tr>
<tr>
<td>6.313</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s6/F</td>
</tr>
<tr>
<td>6.485</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>uart_inst/n49_s3/I0</td>
</tr>
<tr>
<td>6.938</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s3/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>uart_inst/n49_s2/I0</td>
</tr>
<tr>
<td>7.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n49_s2/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>uart_inst/n11_s2/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n11_s2/F</td>
</tr>
<tr>
<td>8.739</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td style=" font-weight:bold;">uart_inst/shift_reg_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>15.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>uart_inst/shift_reg_6_s2/CLK</td>
</tr>
<tr>
<td>15.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>uart_inst/shift_reg_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.110, 61.876%; route: 1.068, 31.321%; tC2Q: 0.232, 6.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/transmitting_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>uart_inst/transmitting_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/transmitting_s0/Q</td>
</tr>
<tr>
<td>3.922</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.422%; tC2Q: 0.202, 59.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/bit_index_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/bit_index_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>uart_inst/bit_index_1_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">uart_inst/bit_index_1_s1/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>uart_inst/n20_s2/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n20_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">uart_inst/bit_index_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>uart_inst/bit_index_1_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>uart_inst/bit_index_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/bit_index_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/bit_index_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>uart_inst/bit_index_2_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">uart_inst/bit_index_2_s1/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>uart_inst/n19_s4/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n19_s4/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">uart_inst/bit_index_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>uart_inst/bit_index_2_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>uart_inst/bit_index_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/n39_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n39_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>uart_inst/baud_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>uart_inst/baud_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td>uart_inst/n37_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n37_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>uart_inst/baud_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>uart_inst/baud_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>uart_inst/baud_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_6_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td>uart_inst/n33_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n33_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>uart_inst/baud_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>uart_inst/baud_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>uart_inst/baud_counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_8_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td>uart_inst/n31_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n31_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>uart_inst/baud_counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>uart_inst/baud_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>uart_inst/baud_counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_12_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C32[0][A]</td>
<td>uart_inst/n27_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n27_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>uart_inst/baud_counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>uart_inst/baud_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/baud_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>uart_inst/baud_counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_14_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td>uart_inst/n25_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n25_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>uart_inst/baud_counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>uart_inst/baud_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>count_value_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_2_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>count_value_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>count_value_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>count_value_reg_8_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_8_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[1][A]</td>
<td>n23_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">n23_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>count_value_reg_8_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>count_value_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>count_value_reg_12_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_12_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C27[0][A]</td>
<td>n19_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">n19_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>count_value_reg_12_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>count_value_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>count_value_reg_20_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_20_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C28[1][A]</td>
<td>n11_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">n11_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>count_value_reg_20_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>count_value_reg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>direction_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>direction_s4/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">direction_s4/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>n68_s4/I0</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" background: #97FFFF;">n68_s4/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">direction_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>direction_s4/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>direction_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>count_value_reg_0_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>n31_s2/I0</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">n31_s2/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>count_value_reg_0_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>count_value_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>count_value_reg_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_6_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td>n25_s/I1</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">n25_s/SUM</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>count_value_reg_6_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>count_value_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>count_value_reg_14_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_14_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C27[1][A]</td>
<td>n17_s/I1</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" background: #97FFFF;">n17_s/SUM</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">count_value_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>count_value_reg_14_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>count_value_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_value_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_value_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>count_value_reg_18_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_18_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C28[0][A]</td>
<td>n13_s/I1</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" background: #97FFFF;">n13_s/SUM</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">count_value_reg_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>count_value_reg_18_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>count_value_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/bit_index_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>uart_inst/bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">uart_inst/bit_index_0_s3/Q</td>
</tr>
<tr>
<td>3.791</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>uart_inst/n21_s4/I0</td>
</tr>
<tr>
<td>4.023</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n21_s4/F</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">uart_inst/bit_index_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>uart_inst/bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>uart_inst/bit_index_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/transmitting_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>uart_inst/transmitting_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/transmitting_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>uart_inst/baud_counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>uart_inst/baud_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.047%; tC2Q: 0.202, 42.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/transmitting_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>uart_inst/transmitting_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/transmitting_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>uart_inst/baud_counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>uart_inst/baud_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.047%; tC2Q: 0.202, 42.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/transmitting_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>uart_inst/transmitting_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/transmitting_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>uart_inst/baud_counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>uart_inst/baud_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.047%; tC2Q: 0.202, 42.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/transmitting_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>uart_inst/transmitting_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/transmitting_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>uart_inst/baud_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>uart_inst/baud_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.047%; tC2Q: 0.202, 42.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/transmitting_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>uart_inst/transmitting_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/transmitting_s0/Q</td>
</tr>
<tr>
<td>4.056</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>uart_inst/baud_counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>uart_inst/baud_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.319%; tC2Q: 0.202, 42.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/transmitting_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/baud_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>uart_inst/transmitting_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/transmitting_s0/Q</td>
</tr>
<tr>
<td>4.056</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">uart_inst/baud_counter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL7[A]</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>uart_inst/baud_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>uart_inst/baud_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.319%; tC2Q: 0.202, 42.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_value_reg_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>count_value_reg_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>count_value_reg_22_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_value_reg_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>count_value_reg_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>count_value_reg_20_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_value_reg_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>count_value_reg_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>count_value_reg_16_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_value_reg_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>count_value_reg_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>count_value_reg_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_state_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>led_state_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>led_state_0_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/bit_index_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/bit_index_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/bit_index_0_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/shift_reg_8_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/shift_reg_8_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/shift_reg_8_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_value_reg_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>count_value_reg_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>count_value_reg_23_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/shift_reg_7_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/shift_reg_7_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/shift_reg_7_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/shift_reg_6_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>10.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/shift_reg_6_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Clock_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>Clock_ibuf/O</td>
</tr>
<tr>
<td>13.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/shift_reg_6_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>63</td>
<td>Clock_d</td>
<td>5.905</td>
<td>3.468</td>
</tr>
<tr>
<td>32</td>
<td>tx_3</td>
<td>5.905</td>
<td>1.903</td>
</tr>
<tr>
<td>27</td>
<td>n85_4</td>
<td>6.288</td>
<td>0.456</td>
</tr>
<tr>
<td>20</td>
<td>transmitting</td>
<td>7.325</td>
<td>0.592</td>
</tr>
<tr>
<td>12</td>
<td>bit_index_3_12</td>
<td>6.280</td>
<td>0.433</td>
</tr>
<tr>
<td>8</td>
<td>direction</td>
<td>7.413</td>
<td>0.451</td>
</tr>
<tr>
<td>6</td>
<td>led_state_5_8</td>
<td>6.501</td>
<td>0.417</td>
</tr>
<tr>
<td>5</td>
<td>uart_data[6]</td>
<td>8.144</td>
<td>0.693</td>
</tr>
<tr>
<td>5</td>
<td>bit_index[0]</td>
<td>8.430</td>
<td>0.425</td>
</tr>
<tr>
<td>4</td>
<td>led_state[1]</td>
<td>7.160</td>
<td>0.407</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C31</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C26</td>
<td>81.94%</td>
</tr>
<tr>
<td>R25C27</td>
<td>79.17%</td>
</tr>
<tr>
<td>R27C30</td>
<td>76.39%</td>
</tr>
<tr>
<td>R25C28</td>
<td>76.39%</td>
</tr>
<tr>
<td>R26C25</td>
<td>75.00%</td>
</tr>
<tr>
<td>R27C31</td>
<td>70.83%</td>
</tr>
<tr>
<td>R25C30</td>
<td>63.89%</td>
</tr>
<tr>
<td>R25C25</td>
<td>61.11%</td>
</tr>
<tr>
<td>R25C32</td>
<td>52.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
