# Generated by njd-cli hdl synth

# Design files
read_verilog top.v
read_verilog modules/adder/adder.v
read_verilog modules/vga/vga.v
read_verilog modules/hdmi/hdmi.v

# Synth
synth_ice40 -top top -json demo.json

show
