// Seed: 2954408632
module module_0 (
    input wand id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output uwire id_5,
    input wire id_6,
    input tri id_7
);
  static logic [7:0] id_9;
  logic id_10, id_11;
  assign module_1.id_4 = 0;
  assign id_9[1'd0] = -1;
  parameter id_12 = 1;
  assign id_2 = id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd69,
    parameter id_3 = 32'd46
) (
    input tri id_0,
    input supply0 id_1,
    input supply0 _id_2,
    input wire _id_3,
    output wire id_4,
    input supply0 id_5
);
  logic [id_3  ==  id_2 : id_3] id_7;
  ;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_0,
      id_0
  );
endmodule
