#![cfg(feature = "simd")]

use std::path::PathBuf;

use tinyvm::{Val, ValueType, WasmError, WasmModule};

const LEFT: [i16; 8] = [30_000, -30_000, 100, -100, 32_767, -32_768, 20_000, -20_000];
const RIGHT: [i16; 8] = [10_000, -10_000, 200, -200, 1, -1, -25_000, 25_000];
const EXPECTED: [i16; 8] = [32_767, -32_768, 300, -300, 32_767, -32_768, -5_000, 5_000];
const EXPECTED_SUBTRACT: [i16; 8] = [20_000, -20_000, -100, 100, 32_766, -32_767, 32_767, -32_768];
const LOGIC_LEFT: [u8; 16] = [
    0x00, 0xff, 0x0f, 0xf0, 0xaa, 0x55, 0x81, 0x7e, 0x12, 0x34, 0x56, 0x78, 0x9a, 0xbc, 0xde, 0xf0,
];
const LOGIC_RIGHT: [u8; 16] = [
    0xff, 0x00, 0x33, 0x55, 0x0f, 0xf0, 0x7e, 0x81, 0x87, 0x65, 0x43, 0x21, 0xfe, 0xdc, 0xba, 0x98,
];
const LOGIC_MASK: [u8; 16] = [
    0xff, 0xff, 0x00, 0x00, 0xf0, 0x0f, 0xaa, 0x55, 0xcc, 0x33, 0x5a, 0xa5, 0x80, 0x01, 0x7f, 0xfe,
];

fn must<T>(result: Result<T, WasmError>, context: &str) -> T {
    result.unwrap_or_else(|error| panic!("{context}: {}", error.message()))
}

fn write_samples(memory: &mut [u8], offset: usize, samples: &[i16; 8]) {
    for (lane, sample) in samples.iter().enumerate() {
        let start = offset + lane * 2;
        memory[start..start + 2].copy_from_slice(&sample.to_le_bytes());
    }
}

fn read_samples(memory: &[u8], offset: usize) -> [i16; 8] {
    core::array::from_fn(|lane| {
        let start = offset + lane * 2;
        i16::from_le_bytes([memory[start], memory[start + 1]])
    })
}

fn expected_logic() -> [[u8; 16]; 6] {
    core::array::from_fn(|operation| {
        core::array::from_fn(|index| match operation {
            0 => LOGIC_LEFT[index] & LOGIC_RIGHT[index],
            1 => LOGIC_LEFT[index] | LOGIC_RIGHT[index],
            2 => LOGIC_LEFT[index] ^ LOGIC_RIGHT[index],
            3 => LOGIC_LEFT[index] & !LOGIC_RIGHT[index],
            4 => !LOGIC_LEFT[index],
            5 => {
                (LOGIC_LEFT[index] & LOGIC_MASK[index]) | (LOGIC_RIGHT[index] & !LOGIC_MASK[index])
            }
            _ => unreachable!(),
        })
    })
}

fn expected_rearrange() -> [[u8; 16]; 2] {
    [
        core::array::from_fn(|index| {
            if index % 2 == 0 {
                LOGIC_LEFT[index]
            } else {
                LOGIC_RIGHT[index]
            }
        }),
        core::array::from_fn(|index| match index {
            0..=13 => LOGIC_LEFT[15 - index],
            _ => 0,
        }),
    ]
}

fn expected_lanes() -> [[u8; 16]; 11] {
    const OPERATIONS: [(usize, u8); 11] = [
        (1, 0),
        (1, 1),
        (2, 0),
        (2, 1),
        (2, 2),
        (4, 0),
        (4, 1),
        (4, 2),
        (8, 0),
        (8, 1),
        (8, 2),
    ];
    core::array::from_fn(|operation| {
        let (width, arithmetic) = OPERATIONS[operation];
        let mask = if width == 8 {
            u64::MAX
        } else {
            (1_u64 << (width * 8)) - 1
        };
        let mut vector = [0; 16];
        for start in (0..16).step_by(width) {
            let mut left = 0_u64;
            let mut right = 0_u64;
            for byte in 0..width {
                left |= u64::from(LOGIC_LEFT[start + byte]) << (byte * 8);
                right |= u64::from(LOGIC_RIGHT[start + byte]) << (byte * 8);
            }
            let value = match arithmetic {
                0 => left.wrapping_add(right),
                1 => left.wrapping_sub(right),
                2 => left.wrapping_mul(right),
                _ => unreachable!(),
            } & mask;
            for byte in 0..width {
                vector[start + byte] = (value >> (byte * 8)) as u8;
            }
        }
        vector
    })
}

fn expected_bridge() -> [u8; 240] {
    let mut output = [0; 240];
    let lane16 = (33_059_u16).to_le_bytes();
    let lane32 = 305_419_896_i32.to_le_bytes();
    let lane64 = 81_985_529_216_486_895_i64.to_le_bytes();
    let lane_f32 = (-13.25_f32).to_le_bytes();
    let lane_f64 = 12_345.5_f64.to_le_bytes();

    output[0..16].fill(0x80);
    for start in (16..32).step_by(2) {
        output[start..start + 2].copy_from_slice(&lane16);
    }
    for start in (32..48).step_by(4) {
        output[start..start + 4].copy_from_slice(&lane32);
    }
    for start in (48..64).step_by(8) {
        output[start..start + 8].copy_from_slice(&lane64);
    }
    for start in (64..80).step_by(4) {
        output[start..start + 4].copy_from_slice(&lane_f32);
    }
    for start in (80..96).step_by(8) {
        output[start..start + 8].copy_from_slice(&lane_f64);
    }

    output[111] = 0xfe;
    output[124..126].copy_from_slice(&lane16);
    output[136..140].copy_from_slice(&lane32);
    output[152..160].copy_from_slice(&lane64);
    output[172..176].copy_from_slice(&lane_f32);
    output[176..184].copy_from_slice(&lane_f64);

    output[192..196].copy_from_slice(&(-128_i32).to_le_bytes());
    output[196..200].copy_from_slice(&128_i32.to_le_bytes());
    output[200..204].copy_from_slice(&(-32_767_i32).to_le_bytes());
    output[204..208].copy_from_slice(&32_769_i32.to_le_bytes());
    output[208..212].copy_from_slice(&lane32);
    output[216..224].copy_from_slice(&lane64);
    output[224..228].copy_from_slice(&lane_f32);
    output[232..240].copy_from_slice(&lane_f64);
    output
}

#[test]
#[ignore = "run through smoke-wabt-simd-audio.sh with an independently compiled fixture"]
fn wabt_compiled_simd_game_kernels_match_tinyvm() {
    let path = PathBuf::from(
        std::env::var_os("TINYVM_WABT_SIMD_WASM")
            .expect("TINYVM_WABT_SIMD_WASM is set by the smoke script"),
    );
    let bytes = std::fs::read(path).expect("read WABT-produced SIMD wasm");
    let module = must(WasmModule::from_bytes(&bytes), "load SIMD module");
    assert!(module.feature_usage().simd);
    let mut instance = must(module.instantiate(), "instantiate SIMD module");
    {
        let mut memory = must(instance.memory_mut(), "borrow SIMD memory");
        write_samples(&mut memory, 0, &LEFT);
        write_samples(&mut memory, 16, &RIGHT);
        memory[32..48].fill(0x5a);
    }
    let result = must(
        instance.invoke_by_name("mix", &[Val::I32(0), Val::I32(16), Val::I32(32)]),
        "mix SIMD samples",
    );
    assert!(result.is_empty());
    assert_eq!(
        read_samples(&must(instance.memory(), "read SIMD memory"), 32),
        EXPECTED
    );
    must(
        instance.invoke_by_name("subtract", &[Val::I32(0), Val::I32(16), Val::I32(32)]),
        "subtract SIMD samples",
    );
    assert_eq!(
        read_samples(&must(instance.memory(), "read subtracted SIMD memory"), 32),
        EXPECTED_SUBTRACT
    );

    for operation in ["mix", "subtract"] {
        let tail_before = must(instance.memory(), "read tail before trap")[65_520..].to_vec();
        let error = match instance
            .invoke_by_name(operation, &[Val::I32(0), Val::I32(16), Val::I32(65_528)])
        {
            Err(error) => error,
            Ok(_) => panic!("out-of-bounds SIMD {operation} store must trap"),
        };
        assert!(error.message().starts_with("memory access ["));
        assert_eq!(
            &must(instance.memory(), "read tail after trap")[65_520..],
            tail_before
        );
    }

    {
        let mut memory = must(instance.memory_mut(), "borrow SIMD mask memory");
        memory[0..16].copy_from_slice(&LOGIC_LEFT);
        memory[16..32].copy_from_slice(&LOGIC_RIGHT);
        memory[32..48].copy_from_slice(&LOGIC_MASK);
        memory[64..192].fill(0);
    }
    must(
        instance.invoke_by_name(
            "logic",
            &[Val::I32(0), Val::I32(16), Val::I32(32), Val::I32(64)],
        ),
        "run SIMD mask kernel",
    );
    let memory = must(instance.memory(), "read SIMD mask results");
    for (operation, expected) in expected_logic().iter().enumerate() {
        let start = 64 + operation * 16;
        assert_eq!(&memory[start..start + 16], expected);
    }
    drop(memory);
    assert!(matches!(
        must(
            instance.invoke_by_name("any", &[Val::I32(0)]),
            "test nonzero vector"
        )
        .as_slice(),
        [Val::I32(1)]
    ));
    assert!(matches!(
        must(
            instance.invoke_by_name("any", &[Val::I32(176)]),
            "test zero vector"
        )
        .as_slice(),
        [Val::I32(0)]
    ));

    {
        let mut memory = must(instance.memory_mut(), "borrow SIMD rearrange memory");
        memory[0..16].copy_from_slice(&LOGIC_LEFT);
        memory[16..32].copy_from_slice(&LOGIC_RIGHT);
        memory[192..224].fill(0xa5);
    }
    must(
        instance.invoke_by_name("rearrange", &[Val::I32(0), Val::I32(16), Val::I32(192)]),
        "run SIMD byte rearrangement",
    );
    let memory = must(instance.memory(), "read SIMD rearrangement results");
    for (operation, expected) in expected_rearrange().iter().enumerate() {
        let start = 192 + operation * 16;
        assert_eq!(&memory[start..start + 16], expected);
    }
    drop(memory);

    {
        let mut memory = must(instance.memory_mut(), "borrow SIMD lane memory");
        memory[0..16].copy_from_slice(&LOGIC_LEFT);
        memory[16..32].copy_from_slice(&LOGIC_RIGHT);
        memory[256..432].fill(0);
    }
    must(
        instance.invoke_by_name("lanes", &[Val::I32(0), Val::I32(16), Val::I32(256)]),
        "run SIMD integer lane kernel",
    );
    let memory = must(instance.memory(), "read SIMD integer lane results");
    for (operation, expected) in expected_lanes().iter().enumerate() {
        let start = 256 + operation * 16;
        assert_eq!(&memory[start..start + 16], expected);
    }
    drop(memory);

    assert!(matches!(
        must(
            instance.invoke_by_name("comparisons", &[]),
            "run SIMD integer comparisons"
        )
        .as_slice(),
        [Val::I32(1)]
    ));
    assert!(matches!(
        must(
            instance.invoke_by_name("reductions", &[]),
            "run SIMD integer reductions"
        )
        .as_slice(),
        [Val::I32(1)]
    ));
    assert!(matches!(
        must(
            instance.invoke_by_name("lane_bounds", &[]),
            "run SIMD integer lane bounds"
        )
        .as_slice(),
        [Val::I32(1)]
    ));

    {
        let mut memory = must(instance.memory_mut(), "borrow SIMD bridge memory");
        memory[448..688].fill(0xa5);
    }
    must(
        instance.invoke_by_name("bridge", &[Val::I32(448)]),
        "run SIMD scalar/vector bridge",
    );
    assert_eq!(
        &must(instance.memory(), "read SIMD bridge results")[448..688],
        &expected_bridge()
    );
}

#[test]
fn unsupported_simd_instruction_fails_during_decode() {
    let bytes = wat::parse_str(
        "(module (func (param v128) (result v128) local.get 0 i16x8.q15mulr_sat_s))",
    )
    .expect("compile unsupported SIMD instruction");
    let error = match WasmModule::from_bytes(&bytes) {
        Err(error) => error,
        Ok(_) => panic!("unsupported SIMD must fail at load"),
    };
    assert_eq!(error.message(), "unsupported 0xfd opcode");
}

#[test]
fn integer_lane_min_max_and_unsigned_average_have_standard_semantics() {
    struct Case {
        shape: &'static str,
        left: &'static str,
        right: &'static str,
        operations: &'static [(&'static str, [u8; 16])],
    }

    const I8: &[(&str, [u8; 16])] = &[
        (
            "min_s",
            [
                0x80, 0xff, 0x80, 0xff, 0x80, 0xff, 0x80, 0xff, 0x80, 0xff, 0x80, 0xff, 0x80, 0xff,
                0x80, 0xff,
            ],
        ),
        (
            "min_u",
            [
                0x01, 0x7f, 0x01, 0x7f, 0x01, 0x7f, 0x01, 0x7f, 0x01, 0x7f, 0x01, 0x7f, 0x01, 0x7f,
                0x01, 0x7f,
            ],
        ),
        (
            "max_s",
            [
                0x01, 0x7f, 0x01, 0x7f, 0x01, 0x7f, 0x01, 0x7f, 0x01, 0x7f, 0x01, 0x7f, 0x01, 0x7f,
                0x01, 0x7f,
            ],
        ),
        (
            "max_u",
            [
                0x80, 0xff, 0x80, 0xff, 0x80, 0xff, 0x80, 0xff, 0x80, 0xff, 0x80, 0xff, 0x80, 0xff,
                0x80, 0xff,
            ],
        ),
        (
            "avgr_u",
            [
                0x41, 0xbf, 0x41, 0xbf, 0x41, 0xbf, 0x41, 0xbf, 0x41, 0xbf, 0x41, 0xbf, 0x41, 0xbf,
                0x41, 0xbf,
            ],
        ),
    ];
    const I16: &[(&str, [u8; 16])] = &[
        (
            "min_s",
            [
                0x00, 0x80, 0xff, 0xff, 0x00, 0x80, 0xff, 0xff, 0x00, 0x80, 0xff, 0xff, 0x00, 0x80,
                0xff, 0xff,
            ],
        ),
        (
            "min_u",
            [
                0x01, 0x00, 0xff, 0x7f, 0x01, 0x00, 0xff, 0x7f, 0x01, 0x00, 0xff, 0x7f, 0x01, 0x00,
                0xff, 0x7f,
            ],
        ),
        (
            "max_s",
            [
                0x01, 0x00, 0xff, 0x7f, 0x01, 0x00, 0xff, 0x7f, 0x01, 0x00, 0xff, 0x7f, 0x01, 0x00,
                0xff, 0x7f,
            ],
        ),
        (
            "max_u",
            [
                0x00, 0x80, 0xff, 0xff, 0x00, 0x80, 0xff, 0xff, 0x00, 0x80, 0xff, 0xff, 0x00, 0x80,
                0xff, 0xff,
            ],
        ),
        (
            "avgr_u",
            [
                0x01, 0x40, 0xff, 0xbf, 0x01, 0x40, 0xff, 0xbf, 0x01, 0x40, 0xff, 0xbf, 0x01, 0x40,
                0xff, 0xbf,
            ],
        ),
    ];
    const I32: &[(&str, [u8; 16])] = &[
        (
            "min_s",
            [
                0x00, 0x00, 0x00, 0x80, 0xff, 0xff, 0xff, 0xff, 0x00, 0x00, 0x00, 0x80, 0xff, 0xff,
                0xff, 0xff,
            ],
        ),
        (
            "min_u",
            [
                0x01, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0x7f, 0x01, 0x00, 0x00, 0x00, 0xff, 0xff,
                0xff, 0x7f,
            ],
        ),
        (
            "max_s",
            [
                0x01, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0x7f, 0x01, 0x00, 0x00, 0x00, 0xff, 0xff,
                0xff, 0x7f,
            ],
        ),
        (
            "max_u",
            [
                0x00, 0x00, 0x00, 0x80, 0xff, 0xff, 0xff, 0xff, 0x00, 0x00, 0x00, 0x80, 0xff, 0xff,
                0xff, 0xff,
            ],
        ),
    ];

    for case in [
        Case {
            shape: "i8x16",
            left: "128 127 128 127 128 127 128 127 128 127 128 127 128 127 128 127",
            right: "1 255 1 255 1 255 1 255 1 255 1 255 1 255 1 255",
            operations: I8,
        },
        Case {
            shape: "i16x8",
            left: "32768 32767 32768 32767 32768 32767 32768 32767",
            right: "1 65535 1 65535 1 65535 1 65535",
            operations: I16,
        },
        Case {
            shape: "i32x4",
            left: "2147483648 2147483647 2147483648 2147483647",
            right: "1 4294967295 1 4294967295",
            operations: I32,
        },
    ] {
        for &(operation, expected) in case.operations {
            let source = format!(
                "(module (func (export \"run\") (result v128) v128.const {} {} v128.const {} {} {}.{}))",
                case.shape, case.left, case.shape, case.right, case.shape, operation
            );
            let bytes = wat::parse_str(source).expect("encode SIMD lane binary fixture");
            let module = must(
                WasmModule::from_bytes(&bytes),
                "load SIMD lane binary fixture",
            );
            let mut instance = must(module.instantiate(), "instantiate SIMD lane binary fixture");
            assert!(
                matches!(
                    must(instance.invoke_by_name("run", &[]), "execute SIMD lane binary fixture").as_slice(),
                    [Val::V128(actual)] if *actual == expected
                ),
                "wrong result for {}.{}",
                case.shape,
                operation
            );
        }
    }
}

#[test]
fn v128_game_kernel_validation_rejects_scalar_and_missing_operands() {
    for (source, expected) in [
        (
            "(module (func (result v128) i32.const 1 i32.const 2 v128.and))",
            "validation: type mismatch",
        ),
        (
            "(module (func (result v128) v128.const i32x4 0 0 0 0 v128.const i32x4 0 0 0 0 v128.bitselect))",
            "validation: operand stack underflow",
        ),
        (
            "(module (func (result i32) i32.const 1 v128.any_true))",
            "validation: type mismatch",
        ),
        (
            "(module (func (result v128) i32.const 1 i32.const 2 i32x4.add))",
            "validation: type mismatch",
        ),
        (
            "(module (func (result v128) i32.const 1 i32.const 2 i8x16.eq))",
            "validation: type mismatch",
        ),
        (
            "(module (func (result i32) i32.const 1 i8x16.all_true))",
            "validation: type mismatch",
        ),
        (
            "(module (func (result v128) i64.const 1 i32x4.splat))",
            "validation: type mismatch",
        ),
        (
            "(module (func (result i32) i32.const 1 i8x16.extract_lane_s 0))",
            "validation: type mismatch",
        ),
        (
            "(module (func (result v128) v128.const i32x4 0 0 0 0 i64.const 1 i32x4.replace_lane 0))",
            "validation: type mismatch",
        ),
    ] {
        let bytes = wat::parse_str(source).expect("encode invalid SIMD type fixture");
        let error = match WasmModule::from_bytes(&bytes) {
            Err(error) => error,
            Ok(_) => panic!("invalid SIMD mask operands must fail at load"),
        };
        assert_eq!(error.message(), expected);
    }
}

#[test]
fn simd_lane_immediate_is_range_checked_during_decode() {
    let mut bytes = wat::parse_str(
        "(module (func (result i32) i32.const -1 i8x16.splat i8x16.extract_lane_s 15))",
    )
    .expect("encode valid SIMD lane fixture");
    let opcode = bytes
        .windows(3)
        .position(|window| window == [0xfd, 0x15, 0x0f])
        .expect("find extract-lane opcode");
    bytes[opcode + 2] = 16;
    let error = match WasmModule::from_bytes(&bytes) {
        Err(error) => error,
        Ok(_) => panic!("out-of-range SIMD lane must fail at load"),
    };
    assert_eq!(error.message(), "SIMD lane index out of range");
}

#[test]
fn simd_shuffle_immediate_is_range_checked_during_decode() {
    let mut bytes = wat::parse_str(
        "(module (func (result v128) v128.const i32x4 0 0 0 0 v128.const i32x4 0 0 0 0 i8x16.shuffle 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 31))",
    )
    .expect("encode valid SIMD shuffle fixture");
    let immediate = bytes
        .windows(2)
        .position(|window| window == [0xfd, 0x0d])
        .expect("find shuffle opcode")
        + 2;
    bytes[immediate + 15] = 32;
    let error = match WasmModule::from_bytes(&bytes) {
        Err(error) => error,
        Ok(_) => panic!("out-of-range SIMD shuffle lane must fail at load"),
    };
    assert_eq!(error.message(), "i8x16.shuffle lane out of range");
}

#[test]
fn every_integer_lane_comparison_has_standard_mask_semantics() {
    const FULL: [u8; 16] = [0xff; 16];
    const EMPTY: [u8; 16] = [0; 16];
    const RELATIONS: [(&str, i64, i64, i64, i64); 10] = [
        ("eq", 5, 5, 5, 4),
        ("ne", 5, 4, 5, 5),
        ("lt_s", -1, 1, 1, -1),
        ("lt_u", 1, 2, 2, 1),
        ("gt_s", 1, -1, -1, 1),
        ("gt_u", 2, 1, 1, 2),
        ("le_s", -1, -1, 1, -1),
        ("le_u", 1, 1, 2, 1),
        ("ge_s", 1, -1, -1, 1),
        ("ge_u", 2, 1, 1, 2),
    ];
    const ALL_RELATIONS: [usize; 10] = [0, 1, 2, 3, 4, 5, 6, 7, 8, 9];
    const I64_RELATIONS: [usize; 6] = [0, 1, 2, 4, 6, 8];

    for (shape, lanes, relations) in [
        ("i8x16", 16, ALL_RELATIONS.as_slice()),
        ("i16x8", 8, ALL_RELATIONS.as_slice()),
        ("i32x4", 4, ALL_RELATIONS.as_slice()),
        ("i64x2", 2, I64_RELATIONS.as_slice()),
    ] {
        for &relation_index in relations {
            let (relation, true_left, true_right, false_left, false_right) =
                RELATIONS[relation_index];
            for (left, right, expected) in [
                (true_left, true_right, FULL),
                (false_left, false_right, EMPTY),
            ] {
                let left = vec![left.to_string(); lanes].join(" ");
                let right = vec![right.to_string(); lanes].join(" ");
                let source = format!(
                    "(module (func (export \"run\") (result v128) v128.const {shape} {left} v128.const {shape} {right} {shape}.{relation}))"
                );
                let bytes = wat::parse_str(source).expect("encode SIMD comparison fixture");
                let module = must(WasmModule::from_bytes(&bytes), "load SIMD comparison");
                let mut instance = must(module.instantiate(), "instantiate SIMD comparison");
                let values = must(
                    instance.invoke_by_name("run", &[]),
                    "execute SIMD comparison",
                );
                assert!(
                    matches!(values.as_slice(), [Val::V128(actual)] if actual == &expected),
                    "wrong mask for {shape}.{relation}({left}, {right})"
                );
            }
        }
    }
}

#[test]
fn every_integer_lane_reduction_has_standard_scalar_semantics() {
    for (shape, lanes) in [("i8x16", 16), ("i16x8", 8), ("i32x4", 4), ("i64x2", 2)] {
        for (last, expected) in [(1, 1), (0, 0)] {
            let mut values = vec!["1"; lanes];
            values[lanes - 1] = if last == 0 { "0" } else { "1" };
            let source = format!(
                "(module (func (export \"run\") (result i32) v128.const {shape} {} {shape}.all_true))",
                values.join(" ")
            );
            let bytes = wat::parse_str(source).expect("encode SIMD all_true fixture");
            let module = must(WasmModule::from_bytes(&bytes), "load SIMD all_true");
            let mut instance = must(module.instantiate(), "instantiate SIMD all_true");
            assert!(matches!(
                must(instance.invoke_by_name("run", &[]), "execute SIMD all_true").as_slice(),
                [Val::I32(actual)] if *actual == expected
            ));
        }

        let values = (0..lanes)
            .map(|lane| if lane % 2 == 0 { "-1" } else { "1" })
            .collect::<Vec<_>>()
            .join(" ");
        let source = format!(
            "(module (func (export \"run\") (result i32) v128.const {shape} {values} {shape}.bitmask))"
        );
        let bytes = wat::parse_str(source).expect("encode SIMD bitmask fixture");
        let module = must(WasmModule::from_bytes(&bytes), "load SIMD bitmask");
        let mut instance = must(module.instantiate(), "instantiate SIMD bitmask");
        let expected = (0..lanes)
            .filter(|lane| lane % 2 == 0)
            .fold(0, |mask, lane| mask | (1 << lane));
        assert!(matches!(
            must(instance.invoke_by_name("run", &[]), "execute SIMD bitmask").as_slice(),
            [Val::I32(actual)] if *actual == expected
        ));
    }
}

#[test]
fn v128_function_local_constant_and_alignment_are_standard_typed() {
    let bytes = wat::parse_str(
        r#"(module
          (memory 1)
          (func (export "pass") (param v128) (result v128) local.get 0)
          (func (export "zero") (result v128) (local v128) local.get 0)
          (func (export "constant") (result v128)
            v128.const i32x4 1 2 3 4)
          (global $constant v128 (v128.const i32x4 1 2 3 4))
          (func (export "global") (result v128) global.get $constant)
          (func (export "load") (param i32) (result v128)
            local.get 0 v128.load))"#,
    )
    .expect("compile v128 type fixture");
    let mut instance = must(
        must(WasmModule::from_bytes(&bytes), "load v128 type fixture").instantiate(),
        "instantiate v128 type fixture",
    );
    let value = [0xA5; 16];
    let passed = must(
        instance.invoke_by_name("pass", &[Val::V128(value)]),
        "pass v128",
    );
    assert!(matches!(passed.as_slice(), [Val::V128(actual)] if *actual == value));
    let zero = must(instance.invoke_by_name("zero", &[]), "zero v128 local");
    assert!(matches!(zero.as_slice(), [Val::V128(actual)] if *actual == [0; 16]));
    let mut expected = [0; 16];
    for (lane, number) in [1_i32, 2, 3, 4].iter().enumerate() {
        expected[lane * 4..lane * 4 + 4].copy_from_slice(&number.to_le_bytes());
    }
    let constant = must(instance.invoke_by_name("constant", &[]), "v128.const");
    assert!(matches!(constant.as_slice(), [Val::V128(actual)] if *actual == expected));
    let global = must(instance.invoke_by_name("global", &[]), "v128 global");
    assert!(matches!(global.as_slice(), [Val::V128(actual)] if *actual == expected));

    let mut over_aligned = wat::parse_str(
        "(module (memory 1) (func (param i32) (result v128) local.get 0 v128.load))",
    )
    .expect("compile SIMD load fixture");
    let memarg = over_aligned
        .windows(4)
        .position(|window| window == [0xFD, 0x00, 0x04, 0x00])
        .expect("locate v128.load memarg");
    over_aligned[memarg + 2] = 0x05;
    let error = match WasmModule::from_bytes(&over_aligned) {
        Err(error) => error,
        Ok(_) => panic!("over-aligned SIMD load must fail at load"),
    };
    assert_eq!(
        error.message(),
        "memory alignment exceeds natural alignment"
    );
}

#[test]
fn v128_round_trips_through_the_typed_host_boundary() {
    let bytes = wat::parse_str(
        r#"(module
          (import "host" "identity" (func $identity (param v128) (result v128)))
          (func (export "run") (result v128)
            v128.const i32x4 1 2 3 4
            call $identity))"#,
    )
    .expect("compile v128 host fixture");
    let mut module = must(WasmModule::from_bytes(&bytes), "load v128 host fixture");
    assert!(module.import_parameter_type(0, 0) == Some(ValueType::V128));
    assert!(module.import_result_type(0, 0) == Some(ValueType::V128));
    must(
        module.bind_import_typed("host", "identity", |arguments, _memory| {
            let [Val::V128(value)] = arguments else {
                return Err(WasmError::Trap("v128 host argument"));
            };
            Ok(vec![Val::V128(*value)])
        }),
        "bind v128 host identity",
    );
    let result = must(
        module.invoke_by_name("run", &[]),
        "invoke v128 host identity",
    );
    let mut expected = [0; 16];
    for (lane, number) in [1_i32, 2, 3, 4].iter().enumerate() {
        expected[lane * 4..lane * 4 + 4].copy_from_slice(&number.to_le_bytes());
    }
    assert!(matches!(result.as_slice(), [Val::V128(actual)] if *actual == expected));
}
