{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 19:23:42 2020 " "Info: Processing started: Wed Jun 17 19:23:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xuat_xung.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file xuat_xung.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xuat_xung " "Info: Found entity 1: xuat_xung" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(31) " "Warning (10268): Verilog HDL information at test.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc_filter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file enc_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enc_filter " "Info: Found entity 1: enc_filter" {  } { { "enc_filter.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/enc_filter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "encoder_module.bdf " "Warning: Can't analyze file -- file encoder_module.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Info: Found entity 1: encoder" {  } { { "encoder.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_bustri0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_bustri0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_xor0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_xor0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor0 " "Info: Found entity 1: lpm_xor0" {  } { { "lpm_xor0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_xor0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_counter0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_enc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_enc " "Info: Found entity 1: lpm_counter_enc" {  } { { "lpm_counter_enc.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_counter_enc.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_counter " "Info: Found entity 1: encoder_counter" {  } { { "encoder_counter.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/encoder_counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file read_encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 read_encoder " "Info: Found entity 1: read_encoder" {  } { { "read_encoder.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/read_encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_limit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file read_limit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 read_limit " "Info: Found entity 1: read_limit" {  } { { "read_limit.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/read_limit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "limit_capture.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file limit_capture.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 limit_capture " "Info: Found entity 1: limit_capture" {  } { { "limit_capture.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/limit_capture.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "xuat_xung " "Info: Elaborating entity \"xuat_xung\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "STOP " "Warning: Pin \"STOP\" not connected" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 240 -304 -136 256 "STOP" "" } { 232 -136 -80 248 "STOP" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dda_module.bdf 1 1 " "Warning: Using design file dda_module.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dda_module " "Info: Found entity 1: dda_module" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dda_module dda_module:inst " "Info: Elaborating entity \"dda_module\" for hierarchy \"dda_module:inst\"" {  } { { "xuat_xung.bdf" "inst" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 0 632 792 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test dda_module:inst\|test:inst " "Info: Elaborating entity \"test\" for hierarchy \"dda_module:inst\|test:inst\"" {  } { { "dda_module.bdf" "inst" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 88 1240 1352 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 test.v(14) " "Warning (10230): Verilog HDL assignment warning at test.v(14): truncated value with size 32 to match size of target (9)" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 test.v(39) " "Warning (10230): Verilog HDL assignment warning at test.v(39): truncated value with size 32 to match size of target (9)" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 test.v(46) " "Warning (10230): Verilog HDL assignment warning at test.v(46): truncated value with size 32 to match size of target (9)" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 test.v(52) " "Warning (10230): Verilog HDL assignment warning at test.v(52): truncated value with size 32 to match size of target (9)" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 test.v(59) " "Warning (10230): Verilog HDL assignment warning at test.v(59): truncated value with size 32 to match size of target (9)" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b dda_module:inst\|74373b:inst2 " "Info: Elaborating entity \"74373b\" for hierarchy \"dda_module:inst\|74373b:inst2\"" {  } { { "dda_module.bdf" "inst2" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 128 856 992 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst\|74373b:inst2 " "Info: Elaborated megafunction instantiation \"dda_module:inst\|74373b:inst2\"" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 128 856 992 208 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 dda_module:inst\|74138:inst41 " "Info: Elaborating entity \"74138\" for hierarchy \"dda_module:inst\|74138:inst41\"" {  } { { "dda_module.bdf" "inst41" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 360 288 408 520 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dda_module:inst\|74138:inst41 " "Info: Elaborated megafunction instantiation \"dda_module:inst\|74138:inst41\"" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 360 288 408 520 "inst41" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_encoder read_encoder:inst16 " "Info: Elaborating entity \"read_encoder\" for hierarchy \"read_encoder:inst16\"" {  } { { "xuat_xung.bdf" "inst16" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 544 856 1056 704 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 read_encoder:inst16\|lpm_bustri0:inst3 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"read_encoder:inst16\|lpm_bustri0:inst3\"" {  } { { "read_encoder.bdf" "inst3" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/read_encoder.bdf" { { 216 -40 40 256 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri read_encoder:inst16\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"read_encoder:inst16\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.v" "lpm_bustri_component" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_bustri0.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "read_encoder:inst16\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"read_encoder:inst16\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_bustri0.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_encoder:inst16\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"read_encoder:inst16\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_bustri0.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:inst9 " "Info: Elaborating entity \"encoder\" for hierarchy \"encoder:inst9\"" {  } { { "xuat_xung.bdf" "inst9" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 552 40 176 680 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_counter encoder:inst9\|encoder_counter:inst1 " "Info: Elaborating entity \"encoder_counter\" for hierarchy \"encoder:inst9\|encoder_counter:inst1\"" {  } { { "encoder.bdf" "inst1" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/encoder.bdf" { { 112 360 488 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_enc encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5 " "Info: Elaborating entity \"lpm_counter_enc\" for hierarchy \"encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\"" {  } { { "encoder_counter.bdf" "inst5" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/encoder_counter.bdf" { { 72 624 768 168 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter_enc.v" "lpm_counter_component" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_counter_enc.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter_enc.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_counter_enc.v" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Info: Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter_enc.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_counter_enc.v" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_r2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2h " "Info: Found entity 1: cntr_r2h" {  } { { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r2h encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated " "Info: Elaborating entity \"cntr_r2h\" for hierarchy \"encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor0 encoder:inst9\|encoder_counter:inst1\|lpm_xor0:inst " "Info: Elaborating entity \"lpm_xor0\" for hierarchy \"encoder:inst9\|encoder_counter:inst1\|lpm_xor0:inst\"" {  } { { "encoder_counter.bdf" "inst" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/encoder_counter.bdf" { { 88 496 560 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor encoder:inst9\|encoder_counter:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component " "Info: Elaborating entity \"lpm_xor\" for hierarchy \"encoder:inst9\|encoder_counter:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component\"" {  } { { "lpm_xor0.v" "lpm_xor_component" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_xor0.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder:inst9\|encoder_counter:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component " "Info: Elaborated megafunction instantiation \"encoder:inst9\|encoder_counter:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component\"" {  } { { "lpm_xor0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_xor0.v" 63 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder:inst9\|encoder_counter:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component " "Info: Instantiated megafunction \"encoder:inst9\|encoder_counter:inst1\|lpm_xor0:inst\|lpm_xor:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Info: Parameter \"lpm_size\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_XOR " "Info: Parameter \"lpm_type\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_xor0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_xor0.v" 63 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc_filter encoder:inst9\|enc_filter:inst " "Info: Elaborating entity \"enc_filter\" for hierarchy \"encoder:inst9\|enc_filter:inst\"" {  } { { "encoder.bdf" "inst" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/encoder.bdf" { { 112 176 272 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 encoder:inst9\|lpm_counter0:inst3 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"encoder:inst9\|lpm_counter0:inst3\"" {  } { { "encoder.bdf" "inst3" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/encoder.bdf" { { 272 176 320 336 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.v" "lpm_counter_component" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_counter0.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_counter0.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/lpm_counter0.v" 64 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g7h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g7h " "Info: Found entity 1: cntr_g7h" {  } { { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g7h encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated " "Info: Elaborating entity \"cntr_g7h\" for hierarchy \"encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limit_capture limit_capture:inst17 " "Info: Elaborating entity \"limit_capture\" for hierarchy \"limit_capture:inst17\"" {  } { { "xuat_xung.bdf" "inst17" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 224 296 496 320 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74377b inst " "Warning: Block or symbol \"74377b\" of instance \"inst\" overlaps another block or symbol" {  } { { "limit_capture.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/limit_capture.bdf" { { 80 304 440 160 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74377b limit_capture:inst17\|74377b:inst " "Info: Elaborating entity \"74377b\" for hierarchy \"limit_capture:inst17\|74377b:inst\"" {  } { { "limit_capture.bdf" "inst" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/limit_capture.bdf" { { 80 304 440 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "limit_capture:inst17\|74377b:inst " "Info: Elaborated megafunction instantiation \"limit_capture:inst17\|74377b:inst\"" {  } { { "limit_capture.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/limit_capture.bdf" { { 80 304 440 160 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enadff limit_capture:inst17\|74377b:inst\|enadff:15 " "Info: Elaborating entity \"enadff\" for hierarchy \"limit_capture:inst17\|74377b:inst\|enadff:15\"" {  } { { "74377b.bdf" "15" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74377b.bdf" { { 304 288 352 384 "15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "limit_capture:inst17\|74377b:inst\|enadff:15 limit_capture:inst17\|74377b:inst " "Info: Elaborated megafunction instantiation \"limit_capture:inst17\|74377b:inst\|enadff:15\", which is child of megafunction instantiation \"limit_capture:inst17\|74377b:inst\"" {  } { { "74377b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74377b.bdf" { { 304 288 352 384 "15" "" } } } } { "limit_capture.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/limit_capture.bdf" { { 80 304 440 160 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_limit read_limit:inst15 " "Info: Elaborating entity \"read_limit\" for hierarchy \"read_limit:inst15\"" {  } { { "xuat_xung.bdf" "inst15" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 360 32 160 520 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 read_limit:inst15\|74244:inst7 " "Info: Elaborating entity \"74244\" for hierarchy \"read_limit:inst15\|74244:inst7\"" {  } { { "read_limit.bdf" "inst7" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/read_limit.bdf" { { 64 480 584 256 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "read_limit:inst15\|74244:inst7 " "Info: Elaborated megafunction instantiation \"read_limit:inst15\|74244:inst7\"" {  } { { "read_limit.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/read_limit.bdf" { { 64 480 584 256 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|73 " "Warning: Converted tri-state buffer \"74373b:inst1\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|72 " "Warning: Converted tri-state buffer \"74373b:inst1\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|71 " "Warning: Converted tri-state buffer \"74373b:inst1\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|69 " "Warning: Converted tri-state buffer \"74373b:inst1\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|68 " "Warning: Converted tri-state buffer \"74373b:inst1\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst1\|67 " "Warning: Converted tri-state buffer \"74373b:inst1\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst20\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst20\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst18\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst18\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst7\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst7\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|74 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|73 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|72 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|71 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|70 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|69 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|68 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dda_module:inst\|74373b:inst2\|67 " "Warning: Converted tri-state buffer \"dda_module:inst\|74373b:inst2\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder:inst14\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder:inst14\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder:inst13\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder:inst13\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\] " "Info: Register \"encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STOP " "Warning (15610): No output dependent on input pin \"STOP\"" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 240 -304 -136 256 "STOP" "" } { 232 -136 -80 248 "STOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "671 " "Info: Implemented 671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "627 " "Info: Implemented 627 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.map.smsg " "Info: Generated suppressed messages file F:/THESIS/SOURCE/robot_CPLD/CPLD/test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 19:23:46 2020 " "Info: Processing ended: Wed Jun 17 19:23:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 19:23:47 2020 " "Info: Processing started: Wed Jun 17 19:23:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 44 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LIMIT " "Info: Pin LIMIT not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LIMIT } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 264 1000 1176 280 "LIMIT" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LIMIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 1758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 560 632 112 "CLK" "" } { 616 -8 40 632 "CLK" "" } { 616 240 288 632 "CLK" "" } { 616 512 560 632 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 1749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 560 632 112 "CLK" "" } { 616 -8 40 632 "CLK" "" } { 616 240 288 632 "CLK" "" } { 616 512 560 632 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder:inst13\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder:inst13\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder:inst13\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"encoder:inst13\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder:inst14\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder:inst14\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder:inst14\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"encoder:inst14\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1 " "Info: Destination \"encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 22 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 29 11 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.108 ns register pin " "Info: Estimated most critical path is register to pin delay of 11.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst13\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|safe_q\[17\] 1 REG LAB_X4_Y5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y5; Fanout = 5; REG Node = 'encoder:inst13\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|safe_q\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst13|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 293 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(0.740 ns) 3.046 ns read_limit:inst15\|74244:inst7\|6~6 2 COMB LAB_X7_Y6 1 " "Info: 2: + IC(2.306 ns) + CELL(0.740 ns) = 3.046 ns; Loc. = LAB_X7_Y6; Fanout = 1; COMB Node = 'read_limit:inst15\|74244:inst7\|6~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.046 ns" { encoder:inst13|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[17] read_limit:inst15|74244:inst7|6~6 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.740 ns) 5.332 ns read_limit:inst15\|74244:inst7\|6~9 3 COMB LAB_X8_Y5 1 " "Info: 3: + IC(1.546 ns) + CELL(0.740 ns) = 5.332 ns; Loc. = LAB_X8_Y5; Fanout = 1; COMB Node = 'read_limit:inst15\|74244:inst7\|6~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { read_limit:inst15|74244:inst7|6~6 read_limit:inst15|74244:inst7|6~9 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 6.515 ns read_limit:inst15\|74244:inst7\|6~12 4 COMB LAB_X8_Y5 1 " "Info: 4: + IC(0.269 ns) + CELL(0.914 ns) = 6.515 ns; Loc. = LAB_X8_Y5; Fanout = 1; COMB Node = 'read_limit:inst15\|74244:inst7\|6~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { read_limit:inst15|74244:inst7|6~9 read_limit:inst15|74244:inst7|6~12 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(2.322 ns) 11.108 ns Data\[1\] 5 PIN PIN_72 0 " "Info: 5: + IC(2.271 ns) + CELL(2.322 ns) = 11.108 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'Data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { read_limit:inst15|74244:inst7|6~12 Data[1] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 376 160 209 392 "Data\[7..0\]" "" } { 32 560 632 48 "Data\[7..0\]" "" } { 560 1056 1121 576 "Data\[15..0\]" "" } { 376 864 929 392 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.716 ns ( 42.46 % ) " "Info: Total cell delay = 4.716 ns ( 42.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.392 ns ( 57.54 % ) " "Info: Total interconnect delay = 6.392 ns ( 57.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.108 ns" { encoder:inst13|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[17] read_limit:inst15|74244:inst7|6~6 read_limit:inst15|74244:inst7|6~9 read_limit:inst15|74244:inst7|6~12 Data[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "40 " "Info: Average interconnect usage is 40% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 40% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 19:23:54 2020 " "Info: Processing ended: Wed Jun 17 19:23:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 19:23:56 2020 " "Info: Processing started: Wed Jun 17 19:23:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 19:23:57 2020 " "Info: Processing ended: Wed Jun 17 19:23:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 19:23:58 2020 " "Info: Processing started: Wed Jun 17 19:23:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|15 " "Warning: Node \"dda_module:inst\|74373b:inst7\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|14 " "Warning: Node \"dda_module:inst\|74373b:inst7\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|13 " "Warning: Node \"dda_module:inst\|74373b:inst7\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|12 " "Warning: Node \"dda_module:inst\|74373b:inst7\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|16 " "Warning: Node \"dda_module:inst\|74373b:inst7\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|17 " "Warning: Node \"dda_module:inst\|74373b:inst7\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|18 " "Warning: Node \"dda_module:inst\|74373b:inst7\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|15 " "Warning: Node \"dda_module:inst\|74373b:inst18\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|14 " "Warning: Node \"dda_module:inst\|74373b:inst18\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|13 " "Warning: Node \"dda_module:inst\|74373b:inst18\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|12 " "Warning: Node \"dda_module:inst\|74373b:inst18\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|16 " "Warning: Node \"dda_module:inst\|74373b:inst18\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|17 " "Warning: Node \"dda_module:inst\|74373b:inst18\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|18 " "Warning: Node \"dda_module:inst\|74373b:inst18\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|15 " "Warning: Node \"dda_module:inst\|74373b:inst20\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|14 " "Warning: Node \"dda_module:inst\|74373b:inst20\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|13 " "Warning: Node \"dda_module:inst\|74373b:inst20\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|12 " "Warning: Node \"dda_module:inst\|74373b:inst20\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|16 " "Warning: Node \"dda_module:inst\|74373b:inst20\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|17 " "Warning: Node \"dda_module:inst\|74373b:inst20\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|18 " "Warning: Node \"dda_module:inst\|74373b:inst20\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|15 " "Warning: Node \"dda_module:inst\|74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|14 " "Warning: Node \"dda_module:inst\|74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|13 " "Warning: Node \"dda_module:inst\|74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|12 " "Warning: Node \"dda_module:inst\|74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|16 " "Warning: Node \"dda_module:inst\|74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|17 " "Warning: Node \"dda_module:inst\|74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|18 " "Warning: Node \"dda_module:inst\|74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|17 " "Warning: Node \"74373b:inst1\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|16 " "Warning: Node \"74373b:inst1\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|18 " "Warning: Node \"74373b:inst1\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|12 " "Warning: Node \"74373b:inst1\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|14 " "Warning: Node \"74373b:inst1\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst1\|13 " "Warning: Node \"74373b:inst1\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst2\|19 " "Warning: Node \"dda_module:inst\|74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst7\|19 " "Warning: Node \"dda_module:inst\|74373b:inst7\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst18\|19 " "Warning: Node \"dda_module:inst\|74373b:inst18\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dda_module:inst\|74373b:inst20\|19 " "Warning: Node \"dda_module:inst\|74373b:inst20\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 560 632 112 "CLK" "" } { 616 -8 40 632 "CLK" "" } { 616 240 288 632 "CLK" "" } { 616 512 560 632 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LS1 " "Info: Assuming node \"LS1\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 408 -304 -136 424 "LS1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LS1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LS0 " "Info: Assuming node \"LS0\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 376 -304 -136 392 "LS0" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LS0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LS2 " "Info: Assuming node \"LS2\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 440 -304 -136 456 "LS2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LS2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NADV " "Info: Assuming node \"NADV\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NWE " "Info: Assuming node \"NWE\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 200 -304 -136 216 "NWE" "" } { 80 560 632 96 "NWE" "" } { 192 -136 -80 208 "NWE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|13 " "Info: Detected ripple clock \"74373b:inst1\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|14 " "Info: Detected ripple clock \"74373b:inst1\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|12 " "Info: Detected ripple clock \"74373b:inst1\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|18 " "Info: Detected ripple clock \"74373b:inst1\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|16 " "Info: Detected ripple clock \"74373b:inst1\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst1\|17 " "Info: Detected ripple clock \"74373b:inst1\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst1\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst14\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst14\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst14\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst13\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst13\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst13\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 58 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst22 " "Info: Detected gated clock \"dda_module:inst\|inst22\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst21 " "Info: Detected gated clock \"dda_module:inst\|inst21\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst10 " "Info: Detected gated clock \"dda_module:inst\|inst10\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst8 " "Info: Detected gated clock \"dda_module:inst\|inst8\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dda_module:inst\|inst8~0 " "Info: Detected gated clock \"dda_module:inst\|inst8~0\" as buffer" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dda_module:inst\|inst8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register encoder:inst9\|enc_filter:inst\|inst12 register encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|safe_q\[30\] 58.68 MHz 17.042 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 58.68 MHz between source register \"encoder:inst9\|enc_filter:inst\|inst12\" and destination register \"encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|safe_q\[30\]\" (period= 17.042 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.812 ns + Longest register register " "Info: + Longest register to register delay is 7.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder:inst9\|enc_filter:inst\|inst12 1 REG LC_X1_Y7_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N8; Fanout = 4; REG Node = 'encoder:inst9\|enc_filter:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder:inst9|enc_filter:inst|inst12 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.200 ns) 1.132 ns encoder:inst9\|encoder_counter:inst1\|inst7~0 2 COMB LC_X1_Y7_N9 55 " "Info: 2: + IC(0.932 ns) + CELL(0.200 ns) = 1.132 ns; Loc. = LC_X1_Y7_N9; Fanout = 55; COMB Node = 'encoder:inst9\|encoder_counter:inst1\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { encoder:inst9|enc_filter:inst|inst12 encoder:inst9|encoder_counter:inst1|inst7~0 } "NODE_NAME" } } { "encoder_counter.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/encoder_counter.bdf" { { -8 496 560 40 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(0.978 ns) 4.612 ns encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella6~COUT 3 COMB LC_X6_Y7_N0 2 " "Info: 3: + IC(2.502 ns) + CELL(0.978 ns) = 4.612 ns; Loc. = LC_X6_Y7_N0; Fanout = 2; COMB Node = 'encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella6~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { encoder:inst9|encoder_counter:inst1|inst7~0 encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella6~COUT } "NODE_NAME" } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.735 ns encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella7~COUT 4 COMB LC_X6_Y7_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.735 ns; Loc. = LC_X6_Y7_N1; Fanout = 2; COMB Node = 'encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella7~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella6~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella7~COUT } "NODE_NAME" } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.858 ns encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella8~COUT 5 COMB LC_X6_Y7_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.858 ns; Loc. = LC_X6_Y7_N2; Fanout = 2; COMB Node = 'encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella8~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella7~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella8~COUT } "NODE_NAME" } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.981 ns encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella9~COUT 6 COMB LC_X6_Y7_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.981 ns; Loc. = LC_X6_Y7_N3; Fanout = 2; COMB Node = 'encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella9~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella8~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella9~COUT } "NODE_NAME" } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 5.242 ns encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella10~COUT 7 COMB LC_X6_Y7_N4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.261 ns) = 5.242 ns; Loc. = LC_X6_Y7_N4; Fanout = 6; COMB Node = 'encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella10~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella9~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella10~COUT } "NODE_NAME" } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 113 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 5.591 ns encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella15~COUT 8 COMB LC_X6_Y7_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.349 ns) = 5.591 ns; Loc. = LC_X6_Y7_N9; Fanout = 6; COMB Node = 'encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella15~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella10~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella15~COUT } "NODE_NAME" } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 153 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 5.837 ns encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella20~COUT 9 COMB LC_X7_Y7_N4 6 " "Info: 9: + IC(0.000 ns) + CELL(0.246 ns) = 5.837 ns; Loc. = LC_X7_Y7_N4; Fanout = 6; COMB Node = 'encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella20~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella15~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella20~COUT } "NODE_NAME" } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 193 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 6.186 ns encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella25~COUT 10 COMB LC_X7_Y7_N9 6 " "Info: 10: + IC(0.000 ns) + CELL(0.349 ns) = 6.186 ns; Loc. = LC_X7_Y7_N9; Fanout = 6; COMB Node = 'encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|counter_cella25~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella20~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella25~COUT } "NODE_NAME" } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 233 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 7.812 ns encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|safe_q\[30\] 11 REG LC_X8_Y7_N4 4 " "Info: 11: + IC(0.000 ns) + CELL(1.626 ns) = 7.812 ns; Loc. = LC_X8_Y7_N4; Fanout = 4; REG Node = 'encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|safe_q\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella25~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] } "NODE_NAME" } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 293 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.378 ns ( 56.04 % ) " "Info: Total cell delay = 4.378 ns ( 56.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.434 ns ( 43.96 % ) " "Info: Total interconnect delay = 3.434 ns ( 43.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.812 ns" { encoder:inst9|enc_filter:inst|inst12 encoder:inst9|encoder_counter:inst1|inst7~0 encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella6~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella7~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella8~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella9~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella10~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella15~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella20~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella25~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.812 ns" { encoder:inst9|enc_filter:inst|inst12 {} encoder:inst9|encoder_counter:inst1|inst7~0 {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella6~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella7~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella8~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella9~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella10~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella15~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella20~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella25~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] {} } { 0.000ns 0.932ns 2.502ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.261ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.847 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 98 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 98; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 560 632 112 "CLK" "" } { 616 -8 40 632 "CLK" "" } { 616 240 288 632 "CLK" "" } { 616 512 560 632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y3_N3 43 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N3; Fanout = 43; REG Node = 'encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|safe_q\[30\] 3 REG LC_X8_Y7_N4 4 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X8_Y7_N4; Fanout = 4; REG Node = 'encoder:inst9\|encoder_counter:inst1\|lpm_counter_enc:inst5\|lpm_counter:lpm_counter_component\|cntr_r2h:auto_generated\|safe_q\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] } "NODE_NAME" } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 293 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.847 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 98 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 98; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 560 632 112 "CLK" "" } { 616 -8 40 632 "CLK" "" } { 616 240 288 632 "CLK" "" } { 616 512 560 632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\] 2 REG LC_X10_Y3_N3 43 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N3; Fanout = 43; REG Node = 'encoder:inst9\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns encoder:inst9\|enc_filter:inst\|inst12 3 REG LC_X1_Y7_N8 4 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X1_Y7_N8; Fanout = 4; REG Node = 'encoder:inst9\|enc_filter:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst9|enc_filter:inst|inst12 } "NODE_NAME" } } { "enc_filter.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst9|enc_filter:inst|inst12 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst9|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst9|enc_filter:inst|inst12 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst9|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "enc_filter.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 293 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "enc_filter.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/enc_filter.bdf" { { -16 536 600 64 "inst12" "" } } } } { "db/cntr_r2h.tdf" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/db/cntr_r2h.tdf" 293 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.812 ns" { encoder:inst9|enc_filter:inst|inst12 encoder:inst9|encoder_counter:inst1|inst7~0 encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella6~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella7~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella8~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella9~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella10~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella15~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella20~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella25~COUT encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.812 ns" { encoder:inst9|enc_filter:inst|inst12 {} encoder:inst9|encoder_counter:inst1|inst7~0 {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella6~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella7~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella8~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella9~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella10~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella15~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella20~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|counter_cella25~COUT {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] {} } { 0.000ns 0.932ns 2.502ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.261ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst9|encoder_counter:inst1|lpm_counter_enc:inst5|lpm_counter:lpm_counter_component|cntr_r2h:auto_generated|safe_q[30] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] encoder:inst9|enc_filter:inst|inst12 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} encoder:inst9|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[1] {} encoder:inst9|enc_filter:inst|inst12 {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LS1 " "Info: No valid register-to-register data paths exist for clock \"LS1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LS0 " "Info: No valid register-to-register data paths exist for clock \"LS0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LS2 " "Info: No valid register-to-register data paths exist for clock \"LS2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dda_module:inst\|test:inst\|acc\[8\] PULSE_WR CLK 7.966 ns register " "Info: tsu for register \"dda_module:inst\|test:inst\|acc\[8\]\" (data pin = \"PULSE_WR\", clock pin = \"CLK\") is 7.966 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.314 ns + Longest pin register " "Info: + Longest pin to register delay is 11.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns PULSE_WR 1 PIN PIN_75 19 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_75; Fanout = 19; PIN Node = 'PULSE_WR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_WR } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 160 -304 -136 176 "PULSE_WR" "" } { 152 -136 -74 168 "PULSE_WR" "" } { 16 560 632 32 "PULSE_WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.739 ns) + CELL(0.914 ns) 5.320 ns dda_module:inst\|test:inst4\|Equal0~0 2 COMB LC_X12_Y5_N0 65 " "Info: 2: + IC(2.739 ns) + CELL(0.914 ns) = 5.320 ns; Loc. = LC_X12_Y5_N0; Fanout = 65; COMB Node = 'dda_module:inst\|test:inst4\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.653 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.200 ns) 7.624 ns dda_module:inst\|test:inst4\|acc\[3\]~2 3 COMB LC_X11_Y3_N3 36 " "Info: 3: + IC(2.104 ns) + CELL(0.200 ns) = 7.624 ns; Loc. = LC_X11_Y3_N3; Fanout = 36; COMB Node = 'dda_module:inst\|test:inst4\|acc\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|acc[3]~2 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.447 ns) + CELL(1.243 ns) 11.314 ns dda_module:inst\|test:inst\|acc\[8\] 4 REG LC_X12_Y7_N2 1 " "Info: 4: + IC(2.447 ns) + CELL(1.243 ns) = 11.314 ns; Loc. = LC_X12_Y7_N2; Fanout = 1; REG Node = 'dda_module:inst\|test:inst\|acc\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.690 ns" { dda_module:inst|test:inst4|acc[3]~2 dda_module:inst|test:inst|acc[8] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.024 ns ( 35.57 % ) " "Info: Total cell delay = 4.024 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.290 ns ( 64.43 % ) " "Info: Total interconnect delay = 7.290 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.314 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|acc[3]~2 dda_module:inst|test:inst|acc[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.314 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst|test:inst4|Equal0~0 {} dda_module:inst|test:inst4|acc[3]~2 {} dda_module:inst|test:inst|acc[8] {} } { 0.000ns 0.000ns 2.739ns 2.104ns 2.447ns } { 0.000ns 1.667ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 98 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 98; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 560 632 112 "CLK" "" } { 616 -8 40 632 "CLK" "" } { 616 240 288 632 "CLK" "" } { 616 512 560 632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns dda_module:inst\|test:inst\|acc\[8\] 2 REG LC_X12_Y7_N2 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y7_N2; Fanout = 1; REG Node = 'dda_module:inst\|test:inst\|acc\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK dda_module:inst|test:inst|acc[8] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst|acc[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst|acc[8] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.314 ns" { PULSE_WR dda_module:inst|test:inst4|Equal0~0 dda_module:inst|test:inst4|acc[3]~2 dda_module:inst|test:inst|acc[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.314 ns" { PULSE_WR {} PULSE_WR~combout {} dda_module:inst|test:inst4|Equal0~0 {} dda_module:inst|test:inst4|acc[3]~2 {} dda_module:inst|test:inst|acc[8] {} } { 0.000ns 0.000ns 2.739ns 2.104ns 2.447ns } { 0.000ns 1.667ns 0.914ns 0.200ns 1.243ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK dda_module:inst|test:inst|acc[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} dda_module:inst|test:inst|acc[8] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NADV Data\[13\] 74373b:inst1\|13 21.382 ns register " "Info: tco from clock \"NADV\" to destination pin \"Data\[13\]\" through register \"74373b:inst1\|13\" is 21.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 4.714 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to source register is 4.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.382 ns) + CELL(0.200 ns) 4.714 ns 74373b:inst1\|13 2 REG LC_X8_Y4_N0 14 " "Info: 2: + IC(3.382 ns) + CELL(0.200 ns) = 4.714 ns; Loc. = LC_X8_Y4_N0; Fanout = 14; REG Node = '74373b:inst1\|13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.582 ns" { NADV 74373b:inst1|13 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 28.26 % ) " "Info: Total cell delay = 1.332 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.382 ns ( 71.74 % ) " "Info: Total interconnect delay = 3.382 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.714 ns" { NADV 74373b:inst1|13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.714 ns" { NADV {} NADV~combout {} 74373b:inst1|13 {} } { 0.000ns 0.000ns 3.382ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.668 ns + Longest register pin " "Info: + Longest register to pin delay is 16.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74373b:inst1\|13 1 REG LC_X8_Y4_N0 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N0; Fanout = 14; REG Node = '74373b:inst1\|13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74373b:inst1|13 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.202 ns) + CELL(0.740 ns) 5.942 ns read_encoder:inst16\|inst14 2 COMB LC_X8_Y5_N9 16 " "Info: 2: + IC(5.202 ns) + CELL(0.740 ns) = 5.942 ns; Loc. = LC_X8_Y5_N9; Fanout = 16; COMB Node = 'read_encoder:inst16\|inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.942 ns" { 74373b:inst1|13 read_encoder:inst16|inst14 } "NODE_NAME" } } { "read_encoder.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/read_encoder.bdf" { { 328 -216 -152 376 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.658 ns) + CELL(0.200 ns) 8.800 ns read_encoder:inst16\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[13\]~26 3 COMB LC_X8_Y7_N8 1 " "Info: 3: + IC(2.658 ns) + CELL(0.200 ns) = 8.800 ns; Loc. = LC_X8_Y7_N8; Fanout = 1; COMB Node = 'read_encoder:inst16\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[13\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { read_encoder:inst16|inst14 read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~26 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.612 ns) + CELL(0.511 ns) 11.923 ns read_encoder:inst16\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[13\]~33 4 COMB LC_X5_Y6_N8 1 " "Info: 4: + IC(2.612 ns) + CELL(0.511 ns) = 11.923 ns; Loc. = LC_X5_Y6_N8; Fanout = 1; COMB Node = 'read_encoder:inst16\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[13\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~26 read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~33 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(2.322 ns) 16.668 ns Data\[13\] 5 PIN PIN_81 0 " "Info: 5: + IC(2.423 ns) + CELL(2.322 ns) = 16.668 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'Data\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~33 Data[13] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 376 160 209 392 "Data\[7..0\]" "" } { 32 560 632 48 "Data\[7..0\]" "" } { 560 1056 1121 576 "Data\[15..0\]" "" } { 376 864 929 392 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.773 ns ( 22.64 % ) " "Info: Total cell delay = 3.773 ns ( 22.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.895 ns ( 77.36 % ) " "Info: Total interconnect delay = 12.895 ns ( 77.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.668 ns" { 74373b:inst1|13 read_encoder:inst16|inst14 read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~26 read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~33 Data[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.668 ns" { 74373b:inst1|13 {} read_encoder:inst16|inst14 {} read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~26 {} read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~33 {} Data[13] {} } { 0.000ns 5.202ns 2.658ns 2.612ns 2.423ns } { 0.000ns 0.740ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.714 ns" { NADV 74373b:inst1|13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.714 ns" { NADV {} NADV~combout {} 74373b:inst1|13 {} } { 0.000ns 0.000ns 3.382ns } { 0.000ns 1.132ns 0.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.668 ns" { 74373b:inst1|13 read_encoder:inst16|inst14 read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~26 read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~33 Data[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.668 ns" { 74373b:inst1|13 {} read_encoder:inst16|inst14 {} read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~26 {} read_encoder:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[13]~33 {} Data[13] {} } { 0.000ns 5.202ns 2.658ns 2.612ns 2.423ns } { 0.000ns 0.740ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NOE Data\[7\] 17.579 ns Longest " "Info: Longest tpd from source pin \"NOE\" to destination pin \"Data\[7\]\" is 17.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NOE 1 PIN PIN_67 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_67; Fanout = 4; PIN Node = 'NOE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 216 -304 -136 232 "NOE" "" } { 392 -8 32 408 "NOE" "" } { 592 800 856 608 "NOE" "" } { 408 608 664 424 "NOE" "" } { 208 -136 -80 224 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.645 ns) + CELL(0.740 ns) 4.517 ns read_limit:inst15\|74244:inst7\|26~2 2 COMB LC_X6_Y4_N0 9 " "Info: 2: + IC(2.645 ns) + CELL(0.740 ns) = 4.517 ns; Loc. = LC_X6_Y4_N0; Fanout = 9; COMB Node = 'read_limit:inst15\|74244:inst7\|26~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.385 ns" { NOE read_limit:inst15|74244:inst7|26~2 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.712 ns) + CELL(0.511 ns) 10.740 ns read_limit:inst15\|74244:inst7\|26~3 3 COMB LC_X8_Y6_N9 1 " "Info: 3: + IC(5.712 ns) + CELL(0.511 ns) = 10.740 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; COMB Node = 'read_limit:inst15\|74244:inst7\|26~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.223 ns" { read_limit:inst15|74244:inst7|26~2 read_limit:inst15|74244:inst7|26~3 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.740 ns) 12.208 ns read_limit:inst15\|74244:inst7\|26~5 4 COMB LC_X8_Y6_N6 1 " "Info: 4: + IC(0.728 ns) + CELL(0.740 ns) = 12.208 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; COMB Node = 'read_limit:inst15\|74244:inst7\|26~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { read_limit:inst15|74244:inst7|26~3 read_limit:inst15|74244:inst7|26~5 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.511 ns) 13.474 ns read_limit:inst15\|74244:inst7\|26~10 5 COMB LC_X8_Y6_N7 1 " "Info: 5: + IC(0.755 ns) + CELL(0.511 ns) = 13.474 ns; Loc. = LC_X8_Y6_N7; Fanout = 1; COMB Node = 'read_limit:inst15\|74244:inst7\|26~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { read_limit:inst15|74244:inst7|26~5 read_limit:inst15|74244:inst7|26~10 } "NODE_NAME" } } { "74244.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(2.322 ns) 17.579 ns Data\[7\] 6 PIN PIN_87 0 " "Info: 6: + IC(1.783 ns) + CELL(2.322 ns) = 17.579 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'Data\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.105 ns" { read_limit:inst15|74244:inst7|26~10 Data[7] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 376 160 209 392 "Data\[7..0\]" "" } { 32 560 632 48 "Data\[7..0\]" "" } { 560 1056 1121 576 "Data\[15..0\]" "" } { 376 864 929 392 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.956 ns ( 33.88 % ) " "Info: Total cell delay = 5.956 ns ( 33.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.623 ns ( 66.12 % ) " "Info: Total interconnect delay = 11.623 ns ( 66.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.579 ns" { NOE read_limit:inst15|74244:inst7|26~2 read_limit:inst15|74244:inst7|26~3 read_limit:inst15|74244:inst7|26~5 read_limit:inst15|74244:inst7|26~10 Data[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.579 ns" { NOE {} NOE~combout {} read_limit:inst15|74244:inst7|26~2 {} read_limit:inst15|74244:inst7|26~3 {} read_limit:inst15|74244:inst7|26~5 {} read_limit:inst15|74244:inst7|26~10 {} Data[7] {} } { 0.000ns 0.000ns 2.645ns 5.712ns 0.728ns 0.755ns 1.783ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dda_module:inst\|74373b:inst7\|19 Data\[7\] NADV 6.905 ns register " "Info: th for register \"dda_module:inst\|74373b:inst7\|19\" (data pin = \"Data\[7\]\", clock pin = \"NADV\") is 6.905 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 11.768 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 11.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 6; CLK Node = 'NADV'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 112 -304 -136 128 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.390 ns) + CELL(0.200 ns) 4.722 ns 74373b:inst1\|17 2 REG LC_X7_Y4_N9 10 " "Info: 2: + IC(3.390 ns) + CELL(0.200 ns) = 4.722 ns; Loc. = LC_X7_Y4_N9; Fanout = 10; REG Node = '74373b:inst1\|17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { NADV 74373b:inst1|17 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.740 ns) 7.160 ns dda_module:inst\|inst8~0 3 COMB LC_X10_Y4_N1 4 " "Info: 3: + IC(1.698 ns) + CELL(0.740 ns) = 7.160 ns; Loc. = LC_X10_Y4_N1; Fanout = 4; COMB Node = 'dda_module:inst\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { 74373b:inst1|17 dda_module:inst|inst8~0 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 128 712 776 176 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.103 ns) + CELL(0.740 ns) 10.003 ns dda_module:inst\|inst10 4 COMB LC_X10_Y2_N4 8 " "Info: 4: + IC(2.103 ns) + CELL(0.740 ns) = 10.003 ns; Loc. = LC_X10_Y2_N4; Fanout = 8; COMB Node = 'dda_module:inst\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { dda_module:inst|inst8~0 dda_module:inst|inst10 } "NODE_NAME" } } { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.914 ns) 11.768 ns dda_module:inst\|74373b:inst7\|19 5 REG LC_X10_Y2_N7 1 " "Info: 5: + IC(0.851 ns) + CELL(0.914 ns) = 11.768 ns; Loc. = LC_X10_Y2_N7; Fanout = 1; REG Node = 'dda_module:inst\|74373b:inst7\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { dda_module:inst|inst10 dda_module:inst|74373b:inst7|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.726 ns ( 31.66 % ) " "Info: Total cell delay = 3.726 ns ( 31.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.042 ns ( 68.34 % ) " "Info: Total interconnect delay = 8.042 ns ( 68.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.768 ns" { NADV 74373b:inst1|17 dda_module:inst|inst8~0 dda_module:inst|inst10 dda_module:inst|74373b:inst7|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.768 ns" { NADV {} NADV~combout {} 74373b:inst1|17 {} dda_module:inst|inst8~0 {} dda_module:inst|inst10 {} dda_module:inst|74373b:inst7|19 {} } { 0.000ns 0.000ns 3.390ns 1.698ns 2.103ns 0.851ns } { 0.000ns 1.132ns 0.200ns 0.740ns 0.740ns 0.914ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.863 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data\[7\] 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'Data\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 376 160 209 392 "Data\[7..0\]" "" } { 32 560 632 48 "Data\[7..0\]" "" } { 560 1056 1121 576 "Data\[15..0\]" "" } { 376 864 929 392 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Data~8 2 COMB IOC_X7_Y8_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X7_Y8_N0; Fanout = 4; COMB Node = 'Data~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Data[7] Data~8 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 376 160 209 392 "Data\[7..0\]" "" } { 32 560 632 48 "Data\[7..0\]" "" } { 560 1056 1121 576 "Data\[15..0\]" "" } { 376 864 929 392 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.531 ns) + CELL(0.200 ns) 4.863 ns dda_module:inst\|74373b:inst7\|19 3 REG LC_X10_Y2_N7 1 " "Info: 3: + IC(3.531 ns) + CELL(0.200 ns) = 4.863 ns; Loc. = LC_X10_Y2_N7; Fanout = 1; REG Node = 'dda_module:inst\|74373b:inst7\|19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { Data~8 dda_module:inst|74373b:inst7|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 27.39 % ) " "Info: Total cell delay = 1.332 ns ( 27.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.531 ns ( 72.61 % ) " "Info: Total interconnect delay = 3.531 ns ( 72.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { Data[7] Data~8 dda_module:inst|74373b:inst7|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.863 ns" { Data[7] {} Data~8 {} dda_module:inst|74373b:inst7|19 {} } { 0.000ns 0.000ns 3.531ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.768 ns" { NADV 74373b:inst1|17 dda_module:inst|inst8~0 dda_module:inst|inst10 dda_module:inst|74373b:inst7|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.768 ns" { NADV {} NADV~combout {} 74373b:inst1|17 {} dda_module:inst|inst8~0 {} dda_module:inst|inst10 {} dda_module:inst|74373b:inst7|19 {} } { 0.000ns 0.000ns 3.390ns 1.698ns 2.103ns 0.851ns } { 0.000ns 1.132ns 0.200ns 0.740ns 0.740ns 0.914ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { Data[7] Data~8 dda_module:inst|74373b:inst7|19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.863 ns" { Data[7] {} Data~8 {} dda_module:inst|74373b:inst7|19 {} } { 0.000ns 0.000ns 3.531ns } { 0.000ns 1.132ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 19:24:01 2020 " "Info: Processing ended: Wed Jun 17 19:24:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Info: Quartus II Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
