Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May  3 23:56:12 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MCU_control_sets_placed.rpt
| Design       : MCU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |             333 |          106 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            9 |
| Yes          | No                    | Yes                    |             257 |           77 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|               Clock Signal               |                      Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Tx/tx_next                           | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[7]                      | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[2]                      | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[0]                      | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[6]                      | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[5]                      | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[4]                      | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[1]                      | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/data_next[3]                      | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           |                                                         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                           | U_Core/U_ControlUnit/FSM_sequential_state[3]_i_1_n_0    | reset_IBUF       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Tx/data_count_next                   | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/tick_count_next                   | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Tx/tick_count_next                   | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                           | u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/start_tick_next | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                           | U_APB_Master/empty_reg_reg[0]                           | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                           | U_APB_Master/temp_addr_reg_reg[3]_1[0]                  | reset_IBUF       |                1 |              8 |         8.00 |
|  u_GP_UART/u_uart/U_Tx/temp_data_next__0 |                                                         |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                           | u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_next       | reset_IBUF       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_APB_UARTIntf/I11                            |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                           | u_GP_UART/u_uart/U_Rx/rx_done_reg_0                     |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                           | U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[0]   | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                           | U_APB_Master/FSM_onehot_state_reg[2]_2[0]               | reset_IBUF       |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG                           | U_APB_Master/FSM_onehot_state_reg[2]_3[0]               | reset_IBUF       |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG                           | U_APB_Master/FSM_onehot_state_reg[2]_0[0]               |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                           | U_APB_Master/FSM_onehot_state_reg[2]_4[0]               | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                           | U_Core/U_ControlUnit/E[0]                               | reset_IBUF       |               22 |             63 |         2.86 |
|  clk_IBUF_BUFG                           | U_Core/U_ControlUnit/regFileWe                          |                  |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG                           |                                                         | reset_IBUF       |              106 |            333 |         3.14 |
+------------------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+


