Analysis & Synthesis report for Coprocessor
Thu Apr 03 21:14:23 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MainCoprocessor|state
 11. State Machine - |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|altsyncram_ek72:altsyncram1
 18. Parameter Settings for User Entity Instance: Coprocessor:uut|determinante_5x5:det_calculator
 19. Parameter Settings for User Entity Instance: MemoryBlock:memory|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "MemoryBlock:memory"
 22. Port Connectivity Checks: "Coprocessor:uut"
 23. In-System Memory Content Editor Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 03 21:14:23 2025       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Coprocessor                                 ;
; Top-level Entity Name              ; MainCoprocessor                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 427                                         ;
;     Total combinational functions  ; 333                                         ;
;     Dedicated logic registers      ; 257                                         ;
; Total registers                    ; 257                                         ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,024                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; MainCoprocessor    ; Coprocessor        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; MemoryBlock.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/uemer/PBL_1_Sistemas_Digitais/MemoryBlock.v                                                      ;             ;
; MainCoprocessor.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v                                                  ;             ;
; Coprocessor.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v                                                      ;             ;
; MatrixAdder.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/uemer/PBL_1_Sistemas_Digitais/MatrixAdder.v                                                      ;             ;
; MatrixSubtractor.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/uemer/PBL_1_Sistemas_Digitais/MatrixSubtractor.v                                                 ;             ;
; transposicao_matriz.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/uemer/PBL_1_Sistemas_Digitais/transposicao_matriz.v                                              ;             ;
; oposicao_matriz.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/uemer/PBL_1_Sistemas_Digitais/oposicao_matriz.v                                                  ;             ;
; multiplicacao_num_matriz.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/uemer/PBL_1_Sistemas_Digitais/multiplicacao_num_matriz.v                                         ;             ;
; determinante_5x5.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; db/altsyncram_6fh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_6fh1.tdf                                             ;             ;
; db/altsyncram_ek72.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_ek72.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                  ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                        ; altera_sld  ;
; db/ip/sld63ed73fd/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                       ;             ;
; db/mult_rbt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/mult_rbt.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                     ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                    ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                ;             ;
; db/lpm_divide_6jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/lpm_divide_6jm.tdf                                              ;             ;
; db/sign_div_unsign_ulh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/sign_div_unsign_ulh.tdf                                         ;             ;
; db/alt_u_div_g7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/alt_u_div_g7f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/add_sub_8pc.tdf                                                 ;             ;
; db/mult_aat.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/uemer/PBL_1_Sistemas_Digitais/db/mult_aat.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 427                      ;
;                                             ;                          ;
; Total combinational functions               ; 333                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 147                      ;
;     -- 3 input functions                    ; 103                      ;
;     -- <=2 input functions                  ; 83                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 269                      ;
;     -- arithmetic mode                      ; 64                       ;
;                                             ;                          ;
; Total registers                             ; 257                      ;
;     -- Dedicated logic registers            ; 257                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 6                        ;
; Total memory bits                           ; 1024                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 169                      ;
; Total fan-out                               ; 2246                     ;
; Average fan-out                             ; 3.58                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MainCoprocessor                                                                                                                        ; 333 (104)           ; 257 (128)                 ; 1024        ; 0            ; 0       ; 0         ; 6    ; 0            ; |MainCoprocessor                                                                                                                                                                                                                                                                                                                                            ; MainCoprocessor                   ; work         ;
;    |Coprocessor:uut|                                                                                                                    ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|Coprocessor:uut                                                                                                                                                                                                                                                                                                                            ; Coprocessor                       ; work         ;
;       |MatrixSubtractor:subtractor|                                                                                                     ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|Coprocessor:uut|MatrixSubtractor:subtractor                                                                                                                                                                                                                                                                                                ; MatrixSubtractor                  ; work         ;
;    |MemoryBlock:memory|                                                                                                                 ; 68 (0)              ; 43 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|MemoryBlock:memory                                                                                                                                                                                                                                                                                                                         ; MemoryBlock                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 68 (0)              ; 43 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|MemoryBlock:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_6fh1:auto_generated|                                                                                               ; 68 (0)              ; 43 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_6fh1                   ; work         ;
;             |altsyncram_ek72:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|altsyncram_ek72:altsyncram1                                                                                                                                                                                                                              ; altsyncram_ek72                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 68 (50)             ; 43 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 120 (1)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 119 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 119 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 119 (1)             ; 86 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 118 (0)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 118 (82)            ; 81 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|altsyncram_ek72:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MainCoprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |MainCoprocessor|MemoryBlock:memory                                                                                                                                                                                                                                                  ; MemoryBlock.v   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |MainCoprocessor|state               ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|state                                ;
+-------------------+-----------------+------------------+------------+----------------+-------------------+------------+
; Name              ; state.SWAP_ROWS ; state.FIND_PIVOT ; state.DONE ; state.MULTIPLY ; state.ELIMINATION ; state.IDLE ;
+-------------------+-----------------+------------------+------------+----------------+-------------------+------------+
; state.IDLE        ; 0               ; 0                ; 0          ; 0              ; 0                 ; 0          ;
; state.ELIMINATION ; 0               ; 0                ; 0          ; 0              ; 1                 ; 1          ;
; state.MULTIPLY    ; 0               ; 0                ; 0          ; 1              ; 0                 ; 1          ;
; state.DONE        ; 0               ; 0                ; 1          ; 0              ; 0                 ; 1          ;
; state.FIND_PIVOT  ; 0               ; 1                ; 0          ; 0              ; 0                 ; 1          ;
; state.SWAP_ROWS   ; 1               ; 0                ; 0          ; 0              ; 0                 ; 1          ;
+-------------------+-----------------+------------------+------------+----------------+-------------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+--------------------------------------------------------------------+----------------------------------------+
; Register name                                                      ; Reason for Removal                     ;
+--------------------------------------------------------------------+----------------------------------------+
; matrix_b_Receive[32..38]                                           ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|temp_det[0..39]    ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|sign               ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|done               ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|determinant[0..31] ; Lost fanout                            ;
; matrix_a_Receive[32..37]                                           ; Merged with matrix_a_Receive[38]       ;
; matrix_Result[12][7]                                               ; Merged with matrix_Result[0][7]        ;
; matrix_Result[16][7]                                               ; Merged with matrix_Result[0][7]        ;
; matrix_Result[20][7]                                               ; Merged with matrix_Result[0][7]        ;
; matrix_Result[24][7]                                               ; Merged with matrix_Result[0][7]        ;
; matrix_Result[4][7]                                                ; Merged with matrix_Result[0][7]        ;
; matrix_Result[8][7]                                                ; Merged with matrix_Result[0][7]        ;
; matrix_Result[17][7]                                               ; Merged with matrix_Result[13][7]       ;
; matrix_Result[1][7]                                                ; Merged with matrix_Result[13][7]       ;
; matrix_Result[21][7]                                               ; Merged with matrix_Result[13][7]       ;
; matrix_Result[5][7]                                                ; Merged with matrix_Result[13][7]       ;
; matrix_Result[9][7]                                                ; Merged with matrix_Result[13][7]       ;
; matrix_Result[14][7]                                               ; Merged with matrix_Result[10][7]       ;
; matrix_Result[18][7]                                               ; Merged with matrix_Result[10][7]       ;
; matrix_Result[22][7]                                               ; Merged with matrix_Result[10][7]       ;
; matrix_Result[2][7]                                                ; Merged with matrix_Result[10][7]       ;
; matrix_Result[6][7]                                                ; Merged with matrix_Result[10][7]       ;
; matrix_Result[15][7]                                               ; Merged with matrix_Result[11][7]       ;
; matrix_Result[19][7]                                               ; Merged with matrix_Result[11][7]       ;
; matrix_Result[23][7]                                               ; Merged with matrix_Result[11][7]       ;
; matrix_Result[3][7]                                                ; Merged with matrix_Result[11][7]       ;
; matrix_Result[7][7]                                                ; Merged with matrix_Result[11][7]       ;
; matrix_Result[12][6]                                               ; Merged with matrix_Result[0][6]        ;
; matrix_Result[16][6]                                               ; Merged with matrix_Result[0][6]        ;
; matrix_Result[20][6]                                               ; Merged with matrix_Result[0][6]        ;
; matrix_Result[24][6]                                               ; Merged with matrix_Result[0][6]        ;
; matrix_Result[4][6]                                                ; Merged with matrix_Result[0][6]        ;
; matrix_Result[8][6]                                                ; Merged with matrix_Result[0][6]        ;
; matrix_Result[17][6]                                               ; Merged with matrix_Result[13][6]       ;
; matrix_Result[1][6]                                                ; Merged with matrix_Result[13][6]       ;
; matrix_Result[21][6]                                               ; Merged with matrix_Result[13][6]       ;
; matrix_Result[5][6]                                                ; Merged with matrix_Result[13][6]       ;
; matrix_Result[9][6]                                                ; Merged with matrix_Result[13][6]       ;
; matrix_Result[14][6]                                               ; Merged with matrix_Result[10][6]       ;
; matrix_Result[18][6]                                               ; Merged with matrix_Result[10][6]       ;
; matrix_Result[22][6]                                               ; Merged with matrix_Result[10][6]       ;
; matrix_Result[2][6]                                                ; Merged with matrix_Result[10][6]       ;
; matrix_Result[6][6]                                                ; Merged with matrix_Result[10][6]       ;
; matrix_Result[15][6]                                               ; Merged with matrix_Result[11][6]       ;
; matrix_Result[19][6]                                               ; Merged with matrix_Result[11][6]       ;
; matrix_Result[23][6]                                               ; Merged with matrix_Result[11][6]       ;
; matrix_Result[3][6]                                                ; Merged with matrix_Result[11][6]       ;
; matrix_Result[7][6]                                                ; Merged with matrix_Result[11][6]       ;
; matrix_Result[12][5]                                               ; Merged with matrix_Result[0][5]        ;
; matrix_Result[16][5]                                               ; Merged with matrix_Result[0][5]        ;
; matrix_Result[20][5]                                               ; Merged with matrix_Result[0][5]        ;
; matrix_Result[24][5]                                               ; Merged with matrix_Result[0][5]        ;
; matrix_Result[4][5]                                                ; Merged with matrix_Result[0][5]        ;
; matrix_Result[8][5]                                                ; Merged with matrix_Result[0][5]        ;
; matrix_Result[17][5]                                               ; Merged with matrix_Result[13][5]       ;
; matrix_Result[1][5]                                                ; Merged with matrix_Result[13][5]       ;
; matrix_Result[21][5]                                               ; Merged with matrix_Result[13][5]       ;
; matrix_Result[5][5]                                                ; Merged with matrix_Result[13][5]       ;
; matrix_Result[9][5]                                                ; Merged with matrix_Result[13][5]       ;
; matrix_Result[14][5]                                               ; Merged with matrix_Result[10][5]       ;
; matrix_Result[18][5]                                               ; Merged with matrix_Result[10][5]       ;
; matrix_Result[22][5]                                               ; Merged with matrix_Result[10][5]       ;
; matrix_Result[2][5]                                                ; Merged with matrix_Result[10][5]       ;
; matrix_Result[6][5]                                                ; Merged with matrix_Result[10][5]       ;
; matrix_Result[15][5]                                               ; Merged with matrix_Result[11][5]       ;
; matrix_Result[19][5]                                               ; Merged with matrix_Result[11][5]       ;
; matrix_Result[23][5]                                               ; Merged with matrix_Result[11][5]       ;
; matrix_Result[3][5]                                                ; Merged with matrix_Result[11][5]       ;
; matrix_Result[7][5]                                                ; Merged with matrix_Result[11][5]       ;
; matrix_Result[12][4]                                               ; Merged with matrix_Result[0][4]        ;
; matrix_Result[16][4]                                               ; Merged with matrix_Result[0][4]        ;
; matrix_Result[20][4]                                               ; Merged with matrix_Result[0][4]        ;
; matrix_Result[24][4]                                               ; Merged with matrix_Result[0][4]        ;
; matrix_Result[4][4]                                                ; Merged with matrix_Result[0][4]        ;
; matrix_Result[8][4]                                                ; Merged with matrix_Result[0][4]        ;
; matrix_Result[17][4]                                               ; Merged with matrix_Result[13][4]       ;
; matrix_Result[1][4]                                                ; Merged with matrix_Result[13][4]       ;
; matrix_Result[21][4]                                               ; Merged with matrix_Result[13][4]       ;
; matrix_Result[5][4]                                                ; Merged with matrix_Result[13][4]       ;
; matrix_Result[9][4]                                                ; Merged with matrix_Result[13][4]       ;
; matrix_Result[14][4]                                               ; Merged with matrix_Result[10][4]       ;
; matrix_Result[18][4]                                               ; Merged with matrix_Result[10][4]       ;
; matrix_Result[22][4]                                               ; Merged with matrix_Result[10][4]       ;
; matrix_Result[2][4]                                                ; Merged with matrix_Result[10][4]       ;
; matrix_Result[6][4]                                                ; Merged with matrix_Result[10][4]       ;
; matrix_Result[15][4]                                               ; Merged with matrix_Result[11][4]       ;
; matrix_Result[19][4]                                               ; Merged with matrix_Result[11][4]       ;
; matrix_Result[23][4]                                               ; Merged with matrix_Result[11][4]       ;
; matrix_Result[3][4]                                                ; Merged with matrix_Result[11][4]       ;
; matrix_Result[7][4]                                                ; Merged with matrix_Result[11][4]       ;
; matrix_Result[12][3]                                               ; Merged with matrix_Result[0][3]        ;
; matrix_Result[16][3]                                               ; Merged with matrix_Result[0][3]        ;
; matrix_Result[20][3]                                               ; Merged with matrix_Result[0][3]        ;
; matrix_Result[24][3]                                               ; Merged with matrix_Result[0][3]        ;
; matrix_Result[4][3]                                                ; Merged with matrix_Result[0][3]        ;
; matrix_Result[8][3]                                                ; Merged with matrix_Result[0][3]        ;
; matrix_Result[17][3]                                               ; Merged with matrix_Result[13][3]       ;
; matrix_Result[1][3]                                                ; Merged with matrix_Result[13][3]       ;
; matrix_Result[21][3]                                               ; Merged with matrix_Result[13][3]       ;
; matrix_Result[5][3]                                                ; Merged with matrix_Result[13][3]       ;
; matrix_Result[9][3]                                                ; Merged with matrix_Result[13][3]       ;
; matrix_Result[14][3]                                               ; Merged with matrix_Result[10][3]       ;
; matrix_Result[18][3]                                               ; Merged with matrix_Result[10][3]       ;
; matrix_Result[22][3]                                               ; Merged with matrix_Result[10][3]       ;
; matrix_Result[2][3]                                                ; Merged with matrix_Result[10][3]       ;
; matrix_Result[6][3]                                                ; Merged with matrix_Result[10][3]       ;
; matrix_Result[15][3]                                               ; Merged with matrix_Result[11][3]       ;
; matrix_Result[19][3]                                               ; Merged with matrix_Result[11][3]       ;
; matrix_Result[23][3]                                               ; Merged with matrix_Result[11][3]       ;
; matrix_Result[3][3]                                                ; Merged with matrix_Result[11][3]       ;
; matrix_Result[7][3]                                                ; Merged with matrix_Result[11][3]       ;
; matrix_Result[12][2]                                               ; Merged with matrix_Result[0][2]        ;
; matrix_Result[16][2]                                               ; Merged with matrix_Result[0][2]        ;
; matrix_Result[20][2]                                               ; Merged with matrix_Result[0][2]        ;
; matrix_Result[24][2]                                               ; Merged with matrix_Result[0][2]        ;
; matrix_Result[4][2]                                                ; Merged with matrix_Result[0][2]        ;
; matrix_Result[8][2]                                                ; Merged with matrix_Result[0][2]        ;
; matrix_Result[17][2]                                               ; Merged with matrix_Result[13][2]       ;
; matrix_Result[1][2]                                                ; Merged with matrix_Result[13][2]       ;
; matrix_Result[21][2]                                               ; Merged with matrix_Result[13][2]       ;
; matrix_Result[5][2]                                                ; Merged with matrix_Result[13][2]       ;
; matrix_Result[9][2]                                                ; Merged with matrix_Result[13][2]       ;
; matrix_Result[14][2]                                               ; Merged with matrix_Result[10][2]       ;
; matrix_Result[18][2]                                               ; Merged with matrix_Result[10][2]       ;
; matrix_Result[22][2]                                               ; Merged with matrix_Result[10][2]       ;
; matrix_Result[2][2]                                                ; Merged with matrix_Result[10][2]       ;
; matrix_Result[6][2]                                                ; Merged with matrix_Result[10][2]       ;
; matrix_Result[15][2]                                               ; Merged with matrix_Result[11][2]       ;
; matrix_Result[19][2]                                               ; Merged with matrix_Result[11][2]       ;
; matrix_Result[23][2]                                               ; Merged with matrix_Result[11][2]       ;
; matrix_Result[3][2]                                                ; Merged with matrix_Result[11][2]       ;
; matrix_Result[7][2]                                                ; Merged with matrix_Result[11][2]       ;
; matrix_Result[12][1]                                               ; Merged with matrix_Result[0][1]        ;
; matrix_Result[16][1]                                               ; Merged with matrix_Result[0][1]        ;
; matrix_Result[20][1]                                               ; Merged with matrix_Result[0][1]        ;
; matrix_Result[24][1]                                               ; Merged with matrix_Result[0][1]        ;
; matrix_Result[4][1]                                                ; Merged with matrix_Result[0][1]        ;
; matrix_Result[8][1]                                                ; Merged with matrix_Result[0][1]        ;
; matrix_Result[17][1]                                               ; Merged with matrix_Result[13][1]       ;
; matrix_Result[1][1]                                                ; Merged with matrix_Result[13][1]       ;
; matrix_Result[21][1]                                               ; Merged with matrix_Result[13][1]       ;
; matrix_Result[5][1]                                                ; Merged with matrix_Result[13][1]       ;
; matrix_Result[9][1]                                                ; Merged with matrix_Result[13][1]       ;
; matrix_Result[14][1]                                               ; Merged with matrix_Result[10][1]       ;
; matrix_Result[18][1]                                               ; Merged with matrix_Result[10][1]       ;
; matrix_Result[22][1]                                               ; Merged with matrix_Result[10][1]       ;
; matrix_Result[2][1]                                                ; Merged with matrix_Result[10][1]       ;
; matrix_Result[6][1]                                                ; Merged with matrix_Result[10][1]       ;
; matrix_Result[15][1]                                               ; Merged with matrix_Result[11][1]       ;
; matrix_Result[19][1]                                               ; Merged with matrix_Result[11][1]       ;
; matrix_Result[23][1]                                               ; Merged with matrix_Result[11][1]       ;
; matrix_Result[3][1]                                                ; Merged with matrix_Result[11][1]       ;
; matrix_Result[7][1]                                                ; Merged with matrix_Result[11][1]       ;
; matrix_Result[12][0]                                               ; Merged with matrix_Result[0][0]        ;
; matrix_Result[16][0]                                               ; Merged with matrix_Result[0][0]        ;
; matrix_Result[20][0]                                               ; Merged with matrix_Result[0][0]        ;
; matrix_Result[24][0]                                               ; Merged with matrix_Result[0][0]        ;
; matrix_Result[4][0]                                                ; Merged with matrix_Result[0][0]        ;
; matrix_Result[8][0]                                                ; Merged with matrix_Result[0][0]        ;
; matrix_Result[17][0]                                               ; Merged with matrix_Result[13][0]       ;
; matrix_Result[1][0]                                                ; Merged with matrix_Result[13][0]       ;
; matrix_Result[21][0]                                               ; Merged with matrix_Result[13][0]       ;
; matrix_Result[5][0]                                                ; Merged with matrix_Result[13][0]       ;
; matrix_Result[9][0]                                                ; Merged with matrix_Result[13][0]       ;
; matrix_Result[14][0]                                               ; Merged with matrix_Result[10][0]       ;
; matrix_Result[18][0]                                               ; Merged with matrix_Result[10][0]       ;
; matrix_Result[22][0]                                               ; Merged with matrix_Result[10][0]       ;
; matrix_Result[2][0]                                                ; Merged with matrix_Result[10][0]       ;
; matrix_Result[6][0]                                                ; Merged with matrix_Result[10][0]       ;
; matrix_Result[15][0]                                               ; Merged with matrix_Result[11][0]       ;
; matrix_Result[19][0]                                               ; Merged with matrix_Result[11][0]       ;
; matrix_Result[23][0]                                               ; Merged with matrix_Result[11][0]       ;
; matrix_Result[3][0]                                                ; Merged with matrix_Result[11][0]       ;
; matrix_Result[7][0]                                                ; Merged with matrix_Result[11][0]       ;
; matrix_a_Receive[38]                                               ; Stuck at GND due to stuck port data_in ;
; mem_data_in[9..15]                                                 ; Stuck at GND due to stuck port data_in ;
; state~8                                                            ; Lost fanout                            ;
; state~9                                                            ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|state~10           ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|state~11           ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|state~12           ; Lost fanout                            ;
; start_deter                                                        ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|i[0..2]            ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|k[0..2]            ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|j[0..2]            ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][1][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][2][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][3][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][4][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][0][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][1][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][2][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][3][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][4][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][0][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][1][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][2][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][3][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][4][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][0][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][1][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][2][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][3][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][4][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][1][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][2][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][3][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][4][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][0][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][1][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][2][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][3][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][4][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][0][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][1][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][2][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][3][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][4][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][0][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][1][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][2][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][3][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][4][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][1][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][2][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][3][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][4][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][0][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][1][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][2][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][3][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][4][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][0][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][1][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][2][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][3][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][4][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][0][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][1][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][2][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][3][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][4][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][1][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][2][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][3][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][4][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][0][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][1][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][2][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][3][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][4][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][0][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][1][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][2][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][3][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][4][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][0][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][1][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][2][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][3][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][4][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][1][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][2][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][3][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][4][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][0][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][1][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][2][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][3][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][4][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][0][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][1][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][2][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][3][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][4][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][0][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][1][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][2][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][3][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][4][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][1][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][2][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][3][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][4][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][0][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][1][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][2][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][3][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][4][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][0][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][1][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][2][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][3][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][4][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][0][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][1][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][2][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][3][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][4][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][1][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][2][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][3][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][4][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][0][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][1][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][2][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][3][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][4][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][0][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][1][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][2][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][3][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][4][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][0][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][1][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][2][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][3][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][4][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][1][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][2][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][3][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][4][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][0][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][1][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][2][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][3][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[1][4][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][0][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][1][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][2][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][3][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[2][4][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][0][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][1][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][2][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][3][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[3][4][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][0][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][1][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][2][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][3][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][7]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][0][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][1][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][2][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][3][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][6]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][0][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][1][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][2][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][3][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][5]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][0][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][1][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][2][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][3][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][4]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][0][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][1][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][2][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][3][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][3]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][0][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][1][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][2][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][3][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][2]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][0][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][1][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][2][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][3][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][1]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][0][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][1][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][2][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][3][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][0]       ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|pivot_row[0..2]    ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|div_result[0..7]   ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|temp[0..7]         ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|mult_result[0..15] ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|state.IDLE         ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|state.ELIMINATION  ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|state.MULTIPLY     ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|state.DONE         ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|state.FIND_PIVOT   ; Lost fanout                            ;
; Coprocessor:uut|determinante_5x5:det_calculator|state.SWAP_ROWS    ; Lost fanout                            ;
; mem_addr[6]                                                        ; Lost fanout                            ;
; Total Number of Removed Registers = 520                            ;                                        ;
+--------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+---------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal        ; Registers Removed due to This Register                                ;
+---------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; matrix_a_Receive[38]                                          ; Stuck at GND              ; start_deter, Coprocessor:uut|determinante_5x5:det_calculator|temp[5], ;
;                                                               ; due to stuck port data_in ; Coprocessor:uut|determinante_5x5:det_calculator|temp[4],              ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|temp[2],              ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|temp[0],              ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|temp[1],              ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|temp[3],              ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|temp[6]               ;
; Coprocessor:uut|determinante_5x5:det_calculator|i[2]          ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|i[1],                 ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|i[0],                 ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|state.IDLE,           ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|state.DONE            ;
; Coprocessor:uut|determinante_5x5:det_calculator|j[2]          ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|j[0],                 ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|j[1],                 ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][7],         ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][6]          ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][7]  ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|pivot_row[2],         ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|pivot_row[1],         ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|pivot_row[0],         ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|temp[7]               ;
; Coprocessor:uut|determinante_5x5:det_calculator|state~10      ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|state.ELIMINATION,    ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|state.SWAP_ROWS       ;
; Coprocessor:uut|determinante_5x5:det_calculator|k[2]          ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|k[1],                 ;
;                                                               ;                           ; Coprocessor:uut|determinante_5x5:det_calculator|k[0]                  ;
; Coprocessor:uut|determinante_5x5:det_calculator|state~11      ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|state.MULTIPLY        ;
; Coprocessor:uut|determinante_5x5:det_calculator|state~12      ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|state.FIND_PIVOT      ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][5]  ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][5]          ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][4]  ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][4]          ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][2]  ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][2]          ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][0]  ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][0]          ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][1]  ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][1]          ;
; Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][3]  ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][3]          ;
; Coprocessor:uut|determinante_5x5:det_calculator|div_result[7] ; Lost Fanouts              ; Coprocessor:uut|determinante_5x5:det_calculator|mult_result[15]       ;
+---------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 257   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 138   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 208   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MainCoprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MainCoprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MainCoprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MainCoprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|pivot_row[0]                                                                                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 0 LEs                ; 21 LEs                 ; Yes        ; |MainCoprocessor|mem_data_in[10]                                                                                                                                                                   ;
; 18:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |MainCoprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |MainCoprocessor|mem_addr[1]                                                                                                                                                                       ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |MainCoprocessor|Counter_wait[5]                                                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|i[1]                                                                                                                              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[4][0][3]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[4][1][3]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[4][2][3]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[4][3][3]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[4][4][3]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[3][0][2]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[3][1][2]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[3][2][3]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[3][3][6]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[3][4][6]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[2][0][0]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[2][1][5]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[2][2][0]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[2][3][4]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[2][4][2]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[1][0][6]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[1][1][2]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[1][2][1]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[1][3][7]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[1][4][0]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[0][0][0]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[0][1][1]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[0][2][5]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[0][3][0]                                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|mat[0][4][4]                                                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |MainCoprocessor|index[3]                                                                                                                                                                          ;
; 29:1               ; 3 bits    ; 57 LEs        ; 9 LEs                ; 48 LEs                 ; Yes        ; |MainCoprocessor|mem_data_in[5]                                                                                                                                                                    ;
; 29:1               ; 5 bits    ; 95 LEs        ; 15 LEs               ; 80 LEs                 ; Yes        ; |MainCoprocessor|mem_data_in[4]                                                                                                                                                                    ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|j[2]                                                                                                                              ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|k[0]                                                                                                                              ;
; 5:1                ; 56 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|Mux20                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|Mux112                                                                                                                            ;
; 5:1                ; 40 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|Mux103                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|Mux105                                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|Mux127                                                                                                                            ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; No         ; |MainCoprocessor|Coprocessor:uut|determinante_5x5:det_calculator|Selector259                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|altsyncram_ek72:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Coprocessor:uut|determinante_5x5:det_calculator ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                                     ;
; ELIMINATION    ; 001   ; Unsigned Binary                                                     ;
; MULTIPLY       ; 010   ; Unsigned Binary                                                     ;
; DONE           ; 011   ; Unsigned Binary                                                     ;
; FIND_PIVOT     ; 100   ; Unsigned Binary                                                     ;
; SWAP_ROWS      ; 101   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_6fh1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; MemoryBlock:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 64                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryBlock:memory"                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Coprocessor:uut"                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; op_code[2..1]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_code[0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; matrix_a[199..39]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; matrix_b[199..39]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; result_final[199..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                      ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 64    ; Read/Write ; MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_ff         ; 171                         ;
;     CLR               ; 19                          ;
;     ENA               ; 58                          ;
;     ENA CLR           ; 74                          ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 3                           ;
;     ENA SLD           ; 3                           ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 214                         ;
;     arith             ; 56                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 32                          ;
;     normal            ; 158                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 98                          ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Apr 03 21:13:32 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessor -c Coprocessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file memoryblock.v
    Info (12023): Found entity 1: MemoryBlock File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MemoryBlock.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file maincoprocessor.v
    Info (12023): Found entity 1: MainCoprocessor File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file coprocessor.v
    Info (12023): Found entity 1: Coprocessor File: C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrixadder.v
    Info (12023): Found entity 1: MatrixAdder File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MatrixAdder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrixsubtractor.v
    Info (12023): Found entity 1: MatrixSubtractor File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MatrixSubtractor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file transposicao_matriz.v
    Info (12023): Found entity 1: transposicao_matriz File: C:/Users/uemer/PBL_1_Sistemas_Digitais/transposicao_matriz.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oposicao_matriz.v
    Info (12023): Found entity 1: oposicao_matriz File: C:/Users/uemer/PBL_1_Sistemas_Digitais/oposicao_matriz.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file multiplicacao_num_matriz.v
    Info (12023): Found entity 1: multiplicacao_num_matriz File: C:/Users/uemer/PBL_1_Sistemas_Digitais/multiplicacao_num_matriz.v Line: 2
    Info (12023): Found entity 2: multiplicar_elemento File: C:/Users/uemer/PBL_1_Sistemas_Digitais/multiplicacao_num_matriz.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file determinante_5x5.v
    Info (12023): Found entity 1: determinante_5x5 File: C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_soma_matrizes.v
    Info (12023): Found entity 1: tb_soma_matrizes File: C:/Users/uemer/PBL_1_Sistemas_Digitais/tb_soma_matrizes.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file tb_matrixsubtractor.v
    Info (12023): Found entity 1: tb_MatrixSubtractor File: C:/Users/uemer/PBL_1_Sistemas_Digitais/tb_MatrixSubtractor.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tb_transposicao_matriz.v
    Info (12023): Found entity 1: tb_transposicao_matriz File: C:/Users/uemer/PBL_1_Sistemas_Digitais/tb_transposicao_matriz.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tb_oposicao_matriz.v
    Info (12023): Found entity 1: tb_oposicao_matriz File: C:/Users/uemer/PBL_1_Sistemas_Digitais/tb_oposicao_matriz.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tb_multiplicacao_num_matriz.v
    Info (12023): Found entity 1: tb_multiplicacao_num_matriz File: C:/Users/uemer/PBL_1_Sistemas_Digitais/tb_multiplicacao_num_matriz.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tb_determinante_5x5.v
    Info (12023): Found entity 1: tb_determinante_5x5 File: C:/Users/uemer/PBL_1_Sistemas_Digitais/tb_determinante_5x5.v Line: 5
Info (12127): Elaborating entity "MainCoprocessor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MainCoprocessor.v(21): object "shift_index" assigned a value but never read File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 21
Warning (10230): Verilog HDL assignment warning at MainCoprocessor.v(81): truncated value with size 32 to match size of target (8) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 81
Warning (10230): Verilog HDL assignment warning at MainCoprocessor.v(110): truncated value with size 32 to match size of target (7) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 110
Warning (10230): Verilog HDL assignment warning at MainCoprocessor.v(111): truncated value with size 32 to match size of target (5) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 111
Warning (10230): Verilog HDL assignment warning at MainCoprocessor.v(126): truncated value with size 32 to match size of target (7) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 126
Warning (10230): Verilog HDL assignment warning at MainCoprocessor.v(131): truncated value with size 32 to match size of target (7) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 131
Warning (10230): Verilog HDL assignment warning at MainCoprocessor.v(132): truncated value with size 32 to match size of target (5) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 132
Warning (10230): Verilog HDL assignment warning at MainCoprocessor.v(146): truncated value with size 32 to match size of target (7) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 146
Warning (10230): Verilog HDL assignment warning at MainCoprocessor.v(149): truncated value with size 32 to match size of target (5) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 149
Warning (10230): Verilog HDL assignment warning at MainCoprocessor.v(164): truncated value with size 32 to match size of target (7) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 164
Warning (10230): Verilog HDL assignment warning at MainCoprocessor.v(167): truncated value with size 32 to match size of target (7) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 167
Warning (10230): Verilog HDL assignment warning at MainCoprocessor.v(169): truncated value with size 32 to match size of target (5) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 169
Warning (10240): Verilog HDL Always Construct warning at MainCoprocessor.v(90): inferring latch(es) for variable "matrix_a_Receive", which holds its previous value in one or more paths through the always construct File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Warning (10240): Verilog HDL Always Construct warning at MainCoprocessor.v(90): inferring latch(es) for variable "matrix_b_Receive", which holds its previous value in one or more paths through the always construct File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Warning (10030): Net "matrix_a_Send.data_a" at MainCoprocessor.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 27
Warning (10030): Net "matrix_a_Send.waddr_a" at MainCoprocessor.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 27
Warning (10030): Net "matrix_b_Send.data_a" at MainCoprocessor.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 28
Warning (10030): Net "matrix_b_Send.waddr_a" at MainCoprocessor.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 28
Warning (10030): Net "matrix_a_Send.we_a" at MainCoprocessor.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 27
Warning (10030): Net "matrix_b_Send.we_a" at MainCoprocessor.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 28
Info (10041): Inferred latch for "matrix_b_Receive[39]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[40]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[41]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[42]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[43]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[44]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[45]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[46]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[47]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[48]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[49]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[50]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[51]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[52]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[53]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[54]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[55]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[56]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[57]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[58]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[59]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[60]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[61]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[62]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[63]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[64]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[65]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[66]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[67]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[68]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[69]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[70]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[71]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[72]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[73]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[74]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[75]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[76]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[77]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[78]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[79]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[80]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[81]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[82]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[83]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[84]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[85]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[86]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[87]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[88]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[89]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[90]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[91]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[92]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[93]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[94]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[95]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[96]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[97]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[98]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[99]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[100]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[101]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[102]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[103]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[104]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[105]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[106]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[107]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[108]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[109]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[110]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[111]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[112]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[113]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[114]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[115]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[116]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[117]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[118]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[119]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[120]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[121]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[122]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[123]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[124]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[125]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[126]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[127]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[128]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[129]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[130]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[131]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[132]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[133]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[134]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[135]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[136]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[137]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[138]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[139]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[140]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[141]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[142]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[143]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[144]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[145]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[146]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[147]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[148]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[149]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[150]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[151]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[152]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[153]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[154]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[155]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[156]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[157]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[158]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[159]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[160]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[161]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[162]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[163]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[164]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[165]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[166]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[167]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[168]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[169]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[170]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[171]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[172]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[173]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[174]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[175]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[176]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[177]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[178]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[179]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[180]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[181]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[182]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[183]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[184]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[185]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[186]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[187]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[188]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[189]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[190]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[191]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[192]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[193]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[194]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[195]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[196]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[197]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[198]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_b_Receive[199]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[39]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[40]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[41]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[42]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[43]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[44]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[45]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[46]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[47]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[48]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[49]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[50]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[51]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[52]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[53]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[54]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[55]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[56]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[57]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[58]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[59]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[60]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[61]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[62]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[63]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[64]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[65]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[66]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[67]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[68]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[69]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[70]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[71]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[72]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[73]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[74]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[75]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[76]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[77]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[78]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[79]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[80]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[81]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[82]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[83]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[84]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[85]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[86]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[87]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[88]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[89]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[90]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[91]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[92]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[93]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[94]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[95]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[96]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[97]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[98]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[99]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[100]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[101]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[102]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[103]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[104]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[105]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[106]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[107]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[108]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[109]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[110]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[111]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[112]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[113]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[114]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[115]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[116]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[117]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[118]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[119]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[120]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[121]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[122]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[123]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[124]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[125]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[126]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[127]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[128]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[129]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[130]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[131]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[132]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[133]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[134]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[135]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[136]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[137]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[138]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[139]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[140]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[141]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[142]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[143]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[144]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[145]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[146]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[147]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[148]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[149]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[150]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[151]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[152]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[153]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[154]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[155]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[156]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[157]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[158]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[159]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[160]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[161]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[162]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[163]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[164]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[165]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[166]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[167]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[168]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[169]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[170]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[171]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[172]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[173]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[174]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[175]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[176]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[177]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[178]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[179]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[180]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[181]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[182]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[183]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[184]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[185]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[186]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[187]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[188]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[189]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[190]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[191]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[192]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[193]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[194]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[195]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[196]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[197]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[198]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (10041): Inferred latch for "matrix_a_Receive[199]" at MainCoprocessor.v(90) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 90
Info (12128): Elaborating entity "Coprocessor" for hierarchy "Coprocessor:uut" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 45
Info (12128): Elaborating entity "MatrixAdder" for hierarchy "Coprocessor:uut|MatrixAdder:adder" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 25
Info (12128): Elaborating entity "MatrixSubtractor" for hierarchy "Coprocessor:uut|MatrixSubtractor:subtractor" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 32
Info (12128): Elaborating entity "transposicao_matriz" for hierarchy "Coprocessor:uut|transposicao_matriz:transpose" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 37
Info (12128): Elaborating entity "oposicao_matriz" for hierarchy "Coprocessor:uut|oposicao_matriz:opposite" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 42
Info (12128): Elaborating entity "multiplicacao_num_matriz" for hierarchy "Coprocessor:uut|multiplicacao_num_matriz:multiplierScalar" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 48
Info (12128): Elaborating entity "multiplicar_elemento" for hierarchy "Coprocessor:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[0].mult" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/multiplicacao_num_matriz.v Line: 19
Info (12128): Elaborating entity "determinante_5x5" for hierarchy "Coprocessor:uut|determinante_5x5:det_calculator" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 63
Warning (10230): Verilog HDL assignment warning at determinante_5x5.v(78): truncated value with size 32 to match size of target (3) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v Line: 78
Warning (10230): Verilog HDL assignment warning at determinante_5x5.v(82): truncated value with size 32 to match size of target (3) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v Line: 82
Warning (10230): Verilog HDL assignment warning at determinante_5x5.v(89): truncated value with size 32 to match size of target (3) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v Line: 89
Warning (10230): Verilog HDL assignment warning at determinante_5x5.v(92): truncated value with size 32 to match size of target (3) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v Line: 92
Warning (10230): Verilog HDL assignment warning at determinante_5x5.v(96): truncated value with size 32 to match size of target (3) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v Line: 96
Warning (10230): Verilog HDL assignment warning at determinante_5x5.v(115): truncated value with size 32 to match size of target (3) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v Line: 115
Warning (10230): Verilog HDL assignment warning at determinante_5x5.v(130): truncated value with size 32 to match size of target (3) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v Line: 130
Warning (10230): Verilog HDL assignment warning at determinante_5x5.v(143): truncated value with size 32 to match size of target (3) File: C:/Users/uemer/PBL_1_Sistemas_Digitais/determinante_5x5.v Line: 143
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mat" into its bus
Info (12128): Elaborating entity "MemoryBlock" for hierarchy "MemoryBlock:memory" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MemoryBlock.v Line: 86
Info (12130): Elaborated megafunction instantiation "MemoryBlock:memory|altsyncram:altsyncram_component" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MemoryBlock.v Line: 86
Info (12133): Instantiated megafunction "MemoryBlock:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MemoryBlock.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6fh1.tdf
    Info (12023): Found entity 1: altsyncram_6fh1 File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_6fh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6fh1" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ek72.tdf
    Info (12023): Found entity 1: altsyncram_ek72 File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_ek72.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ek72" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|altsyncram_ek72:altsyncram1" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_6fh1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_6fh1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_6fh1.tdf Line: 38
Info (12133): Instantiated megafunction "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/altsyncram_6fh1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "64"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "6"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_6fh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.04.03.21:14:03 Progress: Loading sld63ed73fd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/uemer/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "matrix_a_Send" is uninferred due to inappropriate RAM size File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 27
    Info (276004): RAM logic "matrix_b_Send" is uninferred due to inappropriate RAM size File: C:/Users/uemer/PBL_1_Sistemas_Digitais/MainCoprocessor.v Line: 28
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (25) in the Memory Initialization File "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/Coprocessor.ram0_MainCoprocessor_3a398f12.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (25) in the Memory Initialization File "C:/Users/uemer/PBL_1_Sistemas_Digitais/db/Coprocessor.ram1_MainCoprocessor_3a398f12.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 338 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/uemer/PBL_1_Sistemas_Digitais/output_files/Coprocessor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 458 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 431 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Thu Apr 03 21:14:23 2025
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:01:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/uemer/PBL_1_Sistemas_Digitais/output_files/Coprocessor.map.smsg.


