
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Wed Dec  4 14:47:37 2024
Hostname:           cadpc15
CPU Model:          11th Gen Intel(R) Core(TM) i9-11900 @ 2.50GHz
CPU Details:        Cores = 16 : Sockets = 1 : Cache Size = 16384 KB : Freq = 3.60 GHz
OS:                 Linux 4.18.0-553.27.1.el8_10.x86_64
RAM:                 62 GB (Free  39 GB)
Swap:                31 GB (Free  31 GB)
Work Filesystem:    /homes mounted to auto.homes
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          20450 GB (Free 10331 GB)
Tmp Disk:            31 GB (Free  31 GB)

CPU Load: 51%, Ram Free: 39 GB, Swap Free: 31 GB, Work Disk Free: 10331 GB, Tmp Disk Free: 31 GB
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level FIFO
FIFO
source -verbose "../common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
Error: unknown command 'dw_foundation.sldb' (CMD-005)
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog "../../rtl/FIFO/$top_level.v"
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/FIFO/FIFO.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Compiling source file /homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/FIFO/FIFO.v

Inferred memory devices in process
	in routine FIFO line 13 in file
		'/homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/FIFO/FIFO.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    FIFO_MEM_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO line 29 in file
		'/homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/FIFO/FIFO.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     FIFO/40      |   4    |   16    |      2       |
======================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/FIFO/FIFO.db:FIFO'
Loaded 1 design.
Current design is 'FIFO'.
FIFO
set set_fix_multiple_port_nets "true"
true
list_designs
FIFO (*)
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constraints                    #
#########################################
current_design $top_level
Current design is 'FIFO'.
{FIFO}
link
Warning: Can't read link_library file 'your_library.db'. (UID-3)

  Linking design 'FIFO'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  FIFO                        /homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/FIFO/FIFO.db

1
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Wed Dec  4 14:47:37 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'FIFO', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'FIFO', cell 'C347' does not drive any nets. (LINT-1)
1
source -verbose "./timing.tcl"
100000.00
1000.00
0
0.1
0.1
0.1
0.01
1
1
1
1
1
1
1
1
1
1
1
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
1
1
1
1
1
1
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Wed Dec  4 14:47:37 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'FIFO', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'FIFO', cell 'C347' does not drive any nets. (LINT-1)
1
#uniquify
current_design $top_level
Current design is 'FIFO'.
{FIFO}
link
Warning: Can't read link_library file 'your_library.db'. (UID-3)

  Linking design 'FIFO'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  FIFO                        /homes/user/stud/fall24/mf3657/ald/FIR_Filter/rtl/FIFO/FIFO.db

1
compile_ultra
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 51%, Ram Free: 39 GB, Swap Free: 31 GB, Work Disk Free: 10331 GB, Tmp Disk Free: 31 GB
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 101                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 71                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 3                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 2                                      |
| Number of Dont Touch Cells                              | 7                                      |
| Number of Dont Touch Nets                               | 2                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FIFO'

Warning: Can't read link_library file 'your_library.db'. (UID-3)
Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
CPU Load: 56%, Ram Free: 39 GB, Swap Free: 31 GB, Work Disk Free: 10331 GB, Tmp Disk Free: 31 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FIFO'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Information: Added key list 'DesignWare' to design 'FIFO'. (DDB-72)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Can't read link_library file 'your_library.db'. (UID-3)
CPU Load: 56%, Ram Free: 39 GB, Swap Free: 31 GB, Work Disk Free: 10331 GB, Tmp Disk Free: 31 GB

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'clk_wr' is assigned input delay relative to clock 'clk_rd'. (TIM-111)
Warning: Clock port 'clk_wr' is assigned input delay relative to clock 'clk_rd'. (TIM-111)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design FIFO. Delay-based auto_ungroup will not be performed. (OPT-780)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06    4711.7      0.00       0.0     164.2                           6434.9575      0.00  
    0:00:06    4711.7      0.00       0.0     164.2                           6434.9575      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:06    4711.7      0.00       0.0     164.2                           6434.9575      0.00  
    0:00:06    4711.7      0.00       0.0     164.2                           6434.9575      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
Warning: Clock port 'clk_wr' is assigned input delay relative to clock 'clk_rd'. (TIM-111)
Warning: Clock port 'clk_wr' is assigned input delay relative to clock 'clk_rd'. (TIM-111)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:07    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:07    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:07    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:07    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:07    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:07    3700.8      0.00       0.0     168.7                           4067.7222      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:07    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08    3700.8      0.00       0.0     168.7                           4067.7222      0.00  
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:08    4161.6      0.00       0.0       0.0                           4430.6431      0.00  
    0:00:08    4161.6      0.00       0.0       0.0                           4430.6431      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08    4161.6      0.00       0.0       0.0                           4430.6431      0.00  
    0:00:08    4161.6      0.00       0.0       0.0                           4430.6431      0.00  
    0:00:08    4161.6      0.00       0.0       0.0                           4430.6431      0.00  
    0:00:08    4161.6      0.00       0.0       0.0                           4430.6431      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4153.0      0.00       0.0       0.0                           4350.8022      0.00  
    0:00:09    4096.8      0.00       0.0       0.0                           4321.5112      0.00  
    0:00:09    4096.8      0.00       0.0       0.0                           4321.5112      0.00  
    0:00:09    4096.8      0.00       0.0       0.0                           4321.5112      0.00  
    0:00:09    4096.8      0.00       0.0       0.0                           4321.5112      0.00  
    0:00:09    4096.8      0.00       0.0       0.0                           4321.5112      0.00  
    0:00:09    4096.8      0.00       0.0       0.0                           4321.5112      0.00  
CPU Load: 56%, Ram Free: 39 GB, Swap Free: 31 GB, Work Disk Free: 10331 GB, Tmp Disk Free: 31 GB
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Warning: Unable to resolve reference 'DFFRXLTS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'DFFRX2TS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1TS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'INVX2TS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'AOI32X1TS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'CLKBUFX2TS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'NOR3BX1TS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'NOR3XLTS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X1TS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X1TS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'NOR2BX1TS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'AOI2BB2XLTS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'NAND3XLTS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1TS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'AO22XLTS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'NOR2XLTS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'OA21XLTS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1TS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'NAND2BXLTS' in 'FIFO'. (LINK-5)
Warning: Unable to resolve reference 'NAND3BXLTS' in 'FIFO'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 56%, Ram Free: 39 GB, Swap Free: 31 GB, Work Disk Free: 10331 GB, Tmp Disk Free: 31 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
1
Warning: Can't read link_library file 'your_library.db'. (UID-3)

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
FIFO            cell    count_reg[0]            count_reg_0_
FIFO            cell    count_reg[1]            count_reg_1_
FIFO            cell    count_reg[2]            count_reg_2_
FIFO            cell    FIFO_MEM_reg[1][0]      FIFO_MEM_reg_1__0_
FIFO            cell    FIFO_MEM_reg[1][15]     FIFO_MEM_reg_1__15_
FIFO            cell    FIFO_MEM_reg[1][14]     FIFO_MEM_reg_1__14_
FIFO            cell    FIFO_MEM_reg[1][13]     FIFO_MEM_reg_1__13_
FIFO            cell    FIFO_MEM_reg[1][12]     FIFO_MEM_reg_1__12_
FIFO            cell    FIFO_MEM_reg[1][11]     FIFO_MEM_reg_1__11_
FIFO            cell    FIFO_MEM_reg[1][10]     FIFO_MEM_reg_1__10_
FIFO            cell    FIFO_MEM_reg[1][9]      FIFO_MEM_reg_1__9_
FIFO            cell    FIFO_MEM_reg[1][8]      FIFO_MEM_reg_1__8_
FIFO            cell    FIFO_MEM_reg[1][7]      FIFO_MEM_reg_1__7_
FIFO            cell    FIFO_MEM_reg[1][6]      FIFO_MEM_reg_1__6_
FIFO            cell    FIFO_MEM_reg[1][5]      FIFO_MEM_reg_1__5_
FIFO            cell    FIFO_MEM_reg[1][4]      FIFO_MEM_reg_1__4_
FIFO            cell    FIFO_MEM_reg[1][3]      FIFO_MEM_reg_1__3_
FIFO            cell    FIFO_MEM_reg[1][2]      FIFO_MEM_reg_1__2_
FIFO            cell    FIFO_MEM_reg[1][1]      FIFO_MEM_reg_1__1_
FIFO            cell    FIFO_MEM_reg[0][0]      FIFO_MEM_reg_0__0_
FIFO            cell    FIFO_MEM_reg[0][15]     FIFO_MEM_reg_0__15_
FIFO            cell    FIFO_MEM_reg[0][14]     FIFO_MEM_reg_0__14_
FIFO            cell    FIFO_MEM_reg[0][13]     FIFO_MEM_reg_0__13_
FIFO            cell    FIFO_MEM_reg[0][12]     FIFO_MEM_reg_0__12_
FIFO            cell    FIFO_MEM_reg[0][11]     FIFO_MEM_reg_0__11_
FIFO            cell    FIFO_MEM_reg[0][10]     FIFO_MEM_reg_0__10_
FIFO            cell    FIFO_MEM_reg[0][9]      FIFO_MEM_reg_0__9_
FIFO            cell    FIFO_MEM_reg[0][8]      FIFO_MEM_reg_0__8_
FIFO            cell    FIFO_MEM_reg[0][7]      FIFO_MEM_reg_0__7_
FIFO            cell    FIFO_MEM_reg[0][6]      FIFO_MEM_reg_0__6_
FIFO            cell    FIFO_MEM_reg[0][5]      FIFO_MEM_reg_0__5_
FIFO            cell    FIFO_MEM_reg[0][4]      FIFO_MEM_reg_0__4_
FIFO            cell    FIFO_MEM_reg[0][3]      FIFO_MEM_reg_0__3_
FIFO            cell    FIFO_MEM_reg[0][2]      FIFO_MEM_reg_0__2_
FIFO            cell    FIFO_MEM_reg[0][1]      FIFO_MEM_reg_0__1_
FIFO            cell    FIFO_MEM_reg[2][0]      FIFO_MEM_reg_2__0_
FIFO            cell    FIFO_MEM_reg[2][15]     FIFO_MEM_reg_2__15_
FIFO            cell    FIFO_MEM_reg[2][14]     FIFO_MEM_reg_2__14_
FIFO            cell    FIFO_MEM_reg[2][13]     FIFO_MEM_reg_2__13_
FIFO            cell    FIFO_MEM_reg[2][12]     FIFO_MEM_reg_2__12_
FIFO            cell    FIFO_MEM_reg[2][11]     FIFO_MEM_reg_2__11_
FIFO            cell    FIFO_MEM_reg[2][10]     FIFO_MEM_reg_2__10_
FIFO            cell    FIFO_MEM_reg[2][9]      FIFO_MEM_reg_2__9_
FIFO            cell    FIFO_MEM_reg[2][8]      FIFO_MEM_reg_2__8_
FIFO            cell    FIFO_MEM_reg[2][7]      FIFO_MEM_reg_2__7_
FIFO            cell    FIFO_MEM_reg[2][6]      FIFO_MEM_reg_2__6_
FIFO            cell    FIFO_MEM_reg[2][5]      FIFO_MEM_reg_2__5_
FIFO            cell    FIFO_MEM_reg[2][4]      FIFO_MEM_reg_2__4_
FIFO            cell    FIFO_MEM_reg[2][3]      FIFO_MEM_reg_2__3_
FIFO            cell    FIFO_MEM_reg[2][2]      FIFO_MEM_reg_2__2_
FIFO            cell    FIFO_MEM_reg[2][1]      FIFO_MEM_reg_2__1_
FIFO            cell    FIFO_MEM_reg[3][0]      FIFO_MEM_reg_3__0_
FIFO            cell    FIFO_MEM_reg[3][15]     FIFO_MEM_reg_3__15_
FIFO            cell    FIFO_MEM_reg[3][14]     FIFO_MEM_reg_3__14_
FIFO            cell    FIFO_MEM_reg[3][13]     FIFO_MEM_reg_3__13_
FIFO            cell    FIFO_MEM_reg[3][12]     FIFO_MEM_reg_3__12_
FIFO            cell    FIFO_MEM_reg[3][11]     FIFO_MEM_reg_3__11_
FIFO            cell    FIFO_MEM_reg[3][10]     FIFO_MEM_reg_3__10_
FIFO            cell    FIFO_MEM_reg[3][9]      FIFO_MEM_reg_3__9_
FIFO            cell    FIFO_MEM_reg[3][8]      FIFO_MEM_reg_3__8_
FIFO            cell    FIFO_MEM_reg[3][7]      FIFO_MEM_reg_3__7_
FIFO            cell    FIFO_MEM_reg[3][6]      FIFO_MEM_reg_3__6_
FIFO            cell    FIFO_MEM_reg[3][5]      FIFO_MEM_reg_3__5_
FIFO            cell    FIFO_MEM_reg[3][4]      FIFO_MEM_reg_3__4_
FIFO            cell    FIFO_MEM_reg[3][3]      FIFO_MEM_reg_3__3_
FIFO            cell    FIFO_MEM_reg[3][2]      FIFO_MEM_reg_3__2_
FIFO            cell    FIFO_MEM_reg[3][1]      FIFO_MEM_reg_3__1_
FIFO            cell    wr_ptr_reg[0]           wr_ptr_reg_0_
FIFO            cell    wr_ptr_reg[1]           wr_ptr_reg_1_
FIFO            cell    rd_ptr_reg[0]           rd_ptr_reg_0_
FIFO            cell    rd_ptr_reg[1]           rd_ptr_reg_1_
FIFO            net     N30                     full
FIFO            net     N33                     empty
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall24/mf3657/ald/FIR_Filter/dc/FIFO/FIFO.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall24/mf3657/ald/FIR_Filter/dc/FIFO/FIFO.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Clock port 'clk_wr' is assigned input delay relative to clock 'clk_rd'. (TIM-111)
Warning: Clock port 'clk_wr' is assigned input delay relative to clock 'clk_rd'. (TIM-111)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
FIFO.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Memory usage for this session 252 Mbytes.
Memory usage for this session including child processes 252 Mbytes.
CPU usage for this session 126 seconds ( 0.04 hours ).
Elapsed time for this session 131 seconds ( 0.04 hours ).

Thank you...
