{ "Warning" "WACF_MISSING_TCL_FILE" "vga_pll.qip " "Tcl Script File vga_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vga_pll.qip " "set_global_assignment -name QIP_FILE vga_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1418299450015 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1418299450015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418299450017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418299450017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 10:04:08 2014 " "Processing started: Thu Dec 11 10:04:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418299450017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418299450017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multicycle -c multicycle " "Command: quartus_sta multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418299450017 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1418299450224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418299450795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418299450853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418299450853 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "output_files/SDC1.sdc " "Synopsys Design Constraints File file not found: 'output_files/SDC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1418299451601 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1418299451603 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 41.666 -waveform \{0.000 20.833\} -name CLOCK_24\[0\] CLOCK_24\[0\] " "create_clock -period 41.666 -waveform \{0.000 20.833\} -name CLOCK_24\[0\] CLOCK_24\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418299451640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 20 -multiply_by 21 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[0\]\} \{pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 20 -multiply_by 21 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[0\]\} \{pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418299451640 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1418299451640 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1418299451641 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1418299451645 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1418299451705 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1418299451752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.457 " "Worst-case setup slack is 7.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299451935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299451935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.457         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    7.457         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299451935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418299451935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.798 " "Worst-case hold slack is 0.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299451984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299451984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    0.798         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299451984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418299451984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418299451996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418299452007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 17.276 " "Worst-case minimum pulse width slack is 17.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.276         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "   17.276         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.833         0.000 CLOCK_24\[0\]  " "   20.833         0.000 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418299452024 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418299452316 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.457 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452352 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452352 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.457  " "Path #1: Setup slack is 7.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : processor:cpu\|program_counter:pc\|current_address\[24\] " "To Node      : processor:cpu\|program_counter:pc\|current_address\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll\|altpll_component\|pll\|clk\[0\] " "Launch Clock : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.310      2.310  R        clock network delay " "     2.310      2.310  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.544      0.234     uTco  processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.544      0.234     uTco  processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_i991.tdf" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/db/altsyncram_i991.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.921      3.377 RR  CELL  cpu\|memory_of_instructions\|instructions_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     5.921      3.377 RR  CELL  cpu\|memory_of_instructions\|instructions_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_i991.tdf" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/db/altsyncram_i991.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.362      1.441 RR    IC  cpu\|alu_operand2\[0\]~0\|dataa " "     7.362      1.441 RR    IC  cpu\|alu_operand2\[0\]~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~0 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/processor.vhdl" 113 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.906      0.544 RR  CELL  cpu\|alu_operand2\[0\]~0\|combout " "     7.906      0.544 RR  CELL  cpu\|alu_operand2\[0\]~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~0 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/processor.vhdl" 113 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.401      0.495 RR    IC  cpu\|alu\|slt\|subtractor\|\\stages:1:adder1\|cout~0\|datad " "     8.401      0.495 RR    IC  cpu\|alu\|slt\|subtractor\|\\stages:1:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:1:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.579      0.178 RF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:1:adder1\|cout~0\|combout " "     8.579      0.178 RF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:1:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:1:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.905      0.326 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:2:adder1\|cout~0\|dataa " "     8.905      0.326 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:2:adder1\|cout~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:2:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.450      0.545 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:2:adder1\|cout~0\|combout " "     9.450      0.545 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:2:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:2:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.756      0.306 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:3:adder1\|cout~0\|datab " "     9.756      0.306 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:3:adder1\|cout~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:3:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.277      0.521 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:3:adder1\|cout~0\|combout " "    10.277      0.521 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:3:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:3:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.592      0.315 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:4:adder1\|cout~0\|datac " "    10.592      0.315 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:4:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:4:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.911      0.319 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:4:adder1\|cout~0\|combout " "    10.911      0.319 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:4:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:4:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.452      0.541 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:5:adder1\|cout~0\|datad " "    11.452      0.541 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:5:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:5:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.630      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:5:adder1\|cout~0\|combout " "    11.630      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:5:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:5:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.940      0.310 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:6:adder1\|cout~0\|datad " "    11.940      0.310 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:6:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:6:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.118      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:6:adder1\|cout~0\|combout " "    12.118      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:6:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:6:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.427      0.309 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:7:adder1\|cout~0\|datac " "    12.427      0.309 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:7:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:7:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.749      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:7:adder1\|cout~0\|combout " "    12.749      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:7:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:7:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.057      0.308 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~4\|datac " "    13.057      0.308 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~4\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.379      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~4\|combout " "    13.379      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.665      0.286 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~5\|datad " "    13.665      0.286 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~5\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.843      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~5\|combout " "    13.843      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.144      0.301 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~6\|datad " "    14.144      0.301 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~6\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~6 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.322      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~6\|combout " "    14.322      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~6 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.200      0.878 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:11:adder1\|cout~0\|datac " "    15.200      0.878 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:11:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:11:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.522      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:11:adder1\|cout~0\|combout " "    15.522      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:11:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:11:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.823      0.301 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:12:adder1\|cout~0\|datad " "    15.823      0.301 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:12:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:12:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.001      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:12:adder1\|cout~0\|combout " "    16.001      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:12:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:12:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.307      0.306 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:13:adder1\|cout~0\|datac " "    16.307      0.306 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:13:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:13:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.629      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:13:adder1\|cout~0\|combout " "    16.629      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:13:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:13:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.946      0.317 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:14:adder1\|cout~0\|datac " "    16.946      0.317 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:14:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:14:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.268      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:14:adder1\|cout~0\|combout " "    17.268      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:14:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:14:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.572      0.304 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:15:adder1\|cout~0\|datad " "    17.572      0.304 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:15:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:15:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.750      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:15:adder1\|cout~0\|combout " "    17.750      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:15:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:15:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.051      0.301 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:16:adder1\|cout~0\|datad " "    18.051      0.301 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:16:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:16:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.229      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:16:adder1\|cout~0\|combout " "    18.229      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:16:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:16:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.531      0.302 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:17:adder1\|cout~0\|datad " "    18.531      0.302 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:17:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:17:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.709      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:17:adder1\|cout~0\|combout " "    18.709      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:17:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:17:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.021      0.312 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:18:adder1\|cout~0\|datac " "    19.021      0.312 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:18:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:18:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.340      0.319 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:18:adder1\|cout~0\|combout " "    19.340      0.319 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:18:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:18:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.637      0.297 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:19:adder1\|cout~0\|datad " "    19.637      0.297 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:19:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:19:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.815      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:19:adder1\|cout~0\|combout " "    19.815      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:19:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:19:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.134      0.319 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~4\|datac " "    20.134      0.319 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~4\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.453      0.319 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~4\|combout " "    20.453      0.319 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.746      0.293 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~5\|datad " "    20.746      0.293 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~5\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.924      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~5\|combout " "    20.924      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.221      0.297 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~6\|datac " "    21.221      0.297 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~6\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~6 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.543      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~6\|combout " "    21.543      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~6 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.845      0.302 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:23:adder1\|cout~0\|datad " "    21.845      0.302 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:23:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:23:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.023      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:23:adder1\|cout~0\|combout " "    22.023      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:23:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:23:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.567      0.544 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:24:adder1\|cout~0\|datac " "    22.567      0.544 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:24:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:24:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.889      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:24:adder1\|cout~0\|combout " "    22.889      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:24:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:24:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.187      0.298 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:25:adder1\|cout~0\|datad " "    23.187      0.298 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:25:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:25:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.365      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:25:adder1\|cout~0\|combout " "    23.365      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:25:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:25:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.668      0.303 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:26:adder1\|cout~0\|datac " "    23.668      0.303 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:26:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:26:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.990      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:26:adder1\|cout~0\|combout " "    23.990      0.322 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:26:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:26:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.307      0.317 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:28:adder1\|cout~5\|datab " "    24.307      0.317 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:28:adder1\|cout~5\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:28:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.828      0.521 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:28:adder1\|cout~5\|combout " "    24.828      0.521 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:28:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:28:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.726      0.898 FF    IC  cpu\|alu\|subtractor\|\\stages:29:adder1\|sum\|datad " "    25.726      0.898 FF    IC  cpu\|alu\|subtractor\|\\stages:29:adder1\|sum\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|subtractor_x:subtractor|adder:\stages:29:adder1|sum } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.904      0.178 FF  CELL  cpu\|alu\|subtractor\|\\stages:29:adder1\|sum\|combout " "    25.904      0.178 FF  CELL  cpu\|alu\|subtractor\|\\stages:29:adder1\|sum\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|subtractor_x:subtractor|adder:\stages:29:adder1|sum } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.226      0.322 FF    IC  cpu\|alu\|Equal0~0\|dataa " "    26.226      0.322 FF    IC  cpu\|alu\|Equal0~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.771      0.545 FR  CELL  cpu\|alu\|Equal0~0\|combout " "    26.771      0.545 FR  CELL  cpu\|alu\|Equal0~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.297      0.526 RR    IC  cpu\|alu\|Equal0~1\|datab " "    27.297      0.526 RR    IC  cpu\|alu\|Equal0~1\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.747      0.450 RF  CELL  cpu\|alu\|Equal0~1\|combout " "    27.747      0.450 RF  CELL  cpu\|alu\|Equal0~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.066      0.319 FF    IC  cpu\|alu\|Equal0~7\|dataa " "    28.066      0.319 FF    IC  cpu\|alu\|Equal0~7\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.578      0.512 FF  CELL  cpu\|alu\|Equal0~7\|combout " "    28.578      0.512 FF  CELL  cpu\|alu\|Equal0~7\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.871      0.293 FF    IC  cpu\|alu\|Equal0~14\|datad " "    28.871      0.293 FF    IC  cpu\|alu\|Equal0~14\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.049      0.178 FF  CELL  cpu\|alu\|Equal0~14\|combout " "    29.049      0.178 FF  CELL  cpu\|alu\|Equal0~14\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.744      0.695 FF    IC  cpu\|Add0~12\|datad " "    29.744      0.695 FF    IC  cpu\|Add0~12\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.922      0.178 FF  CELL  cpu\|Add0~12\|combout " "    29.922      0.178 FF  CELL  cpu\|Add0~12\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.453      0.531 FF    IC  cpu\|Add0~13\|datab " "    30.453      0.531 FF    IC  cpu\|Add0~13\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.948      0.495 FF  CELL  cpu\|Add0~13\|cout " "    30.948      0.495 FF  CELL  cpu\|Add0~13\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.948      0.000 FF    IC  cpu\|Add0~15\|cin " "    30.948      0.000 FF    IC  cpu\|Add0~15\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.028      0.080 FR  CELL  cpu\|Add0~15\|cout " "    31.028      0.080 FR  CELL  cpu\|Add0~15\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.028      0.000 RR    IC  cpu\|Add0~17\|cin " "    31.028      0.000 RR    IC  cpu\|Add0~17\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.108      0.080 RF  CELL  cpu\|Add0~17\|cout " "    31.108      0.080 RF  CELL  cpu\|Add0~17\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.108      0.000 FF    IC  cpu\|Add0~19\|cin " "    31.108      0.000 FF    IC  cpu\|Add0~19\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.188      0.080 FR  CELL  cpu\|Add0~19\|cout " "    31.188      0.080 FR  CELL  cpu\|Add0~19\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.188      0.000 RR    IC  cpu\|Add0~21\|cin " "    31.188      0.000 RR    IC  cpu\|Add0~21\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.268      0.080 RF  CELL  cpu\|Add0~21\|cout " "    31.268      0.080 RF  CELL  cpu\|Add0~21\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.268      0.000 FF    IC  cpu\|Add0~23\|cin " "    31.268      0.000 FF    IC  cpu\|Add0~23\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.348      0.080 FR  CELL  cpu\|Add0~23\|cout " "    31.348      0.080 FR  CELL  cpu\|Add0~23\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.348      0.000 RR    IC  cpu\|Add0~25\|cin " "    31.348      0.000 RR    IC  cpu\|Add0~25\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.428      0.080 RF  CELL  cpu\|Add0~25\|cout " "    31.428      0.080 RF  CELL  cpu\|Add0~25\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.428      0.000 FF    IC  cpu\|Add0~27\|cin " "    31.428      0.000 FF    IC  cpu\|Add0~27\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.602      0.174 FR  CELL  cpu\|Add0~27\|cout " "    31.602      0.174 FR  CELL  cpu\|Add0~27\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~28 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.602      0.000 RR    IC  cpu\|Add0~29\|cin " "    31.602      0.000 RR    IC  cpu\|Add0~29\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.682      0.080 RF  CELL  cpu\|Add0~29\|cout " "    31.682      0.080 RF  CELL  cpu\|Add0~29\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.682      0.000 FF    IC  cpu\|Add0~31\|cin " "    31.682      0.000 FF    IC  cpu\|Add0~31\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.762      0.080 FR  CELL  cpu\|Add0~31\|cout " "    31.762      0.080 FR  CELL  cpu\|Add0~31\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~32 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.762      0.000 RR    IC  cpu\|Add0~33\|cin " "    31.762      0.000 RR    IC  cpu\|Add0~33\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.842      0.080 RF  CELL  cpu\|Add0~33\|cout " "    31.842      0.080 RF  CELL  cpu\|Add0~33\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.842      0.000 FF    IC  cpu\|Add0~35\|cin " "    31.842      0.000 FF    IC  cpu\|Add0~35\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.922      0.080 FR  CELL  cpu\|Add0~35\|cout " "    31.922      0.080 FR  CELL  cpu\|Add0~35\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~36 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.922      0.000 RR    IC  cpu\|Add0~37\|cin " "    31.922      0.000 RR    IC  cpu\|Add0~37\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.002      0.080 RF  CELL  cpu\|Add0~37\|cout " "    32.002      0.080 RF  CELL  cpu\|Add0~37\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.002      0.000 FF    IC  cpu\|Add0~40\|cin " "    32.002      0.000 FF    IC  cpu\|Add0~40\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~40 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.082      0.080 FR  CELL  cpu\|Add0~40\|cout " "    32.082      0.080 FR  CELL  cpu\|Add0~40\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.082      0.000 RR    IC  cpu\|Add0~43\|cin " "    32.082      0.000 RR    IC  cpu\|Add0~43\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.162      0.080 RF  CELL  cpu\|Add0~43\|cout " "    32.162      0.080 RF  CELL  cpu\|Add0~43\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.162      0.000 FF    IC  cpu\|Add0~46\|cin " "    32.162      0.000 FF    IC  cpu\|Add0~46\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.323      0.161 FR  CELL  cpu\|Add0~46\|cout " "    32.323      0.161 FR  CELL  cpu\|Add0~46\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.323      0.000 RR    IC  cpu\|Add0~48\|cin " "    32.323      0.000 RR    IC  cpu\|Add0~48\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.403      0.080 RF  CELL  cpu\|Add0~48\|cout " "    32.403      0.080 RF  CELL  cpu\|Add0~48\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.403      0.000 FF    IC  cpu\|Add0~50\|cin " "    32.403      0.000 FF    IC  cpu\|Add0~50\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.483      0.080 FR  CELL  cpu\|Add0~50\|cout " "    32.483      0.080 FR  CELL  cpu\|Add0~50\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.483      0.000 RR    IC  cpu\|Add0~52\|cin " "    32.483      0.000 RR    IC  cpu\|Add0~52\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.563      0.080 RF  CELL  cpu\|Add0~52\|cout " "    32.563      0.080 RF  CELL  cpu\|Add0~52\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.563      0.000 FF    IC  cpu\|Add0~54\|cin " "    32.563      0.000 FF    IC  cpu\|Add0~54\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.643      0.080 FR  CELL  cpu\|Add0~54\|cout " "    32.643      0.080 FR  CELL  cpu\|Add0~54\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.643      0.000 RR    IC  cpu\|Add0~56\|cin " "    32.643      0.000 RR    IC  cpu\|Add0~56\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.723      0.080 RF  CELL  cpu\|Add0~56\|cout " "    32.723      0.080 RF  CELL  cpu\|Add0~56\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.723      0.000 FF    IC  cpu\|Add0~58\|cin " "    32.723      0.000 FF    IC  cpu\|Add0~58\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.803      0.080 FR  CELL  cpu\|Add0~58\|cout " "    32.803      0.080 FR  CELL  cpu\|Add0~58\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.803      0.000 RR    IC  cpu\|Add0~60\|cin " "    32.803      0.000 RR    IC  cpu\|Add0~60\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.883      0.080 RF  CELL  cpu\|Add0~60\|cout " "    32.883      0.080 RF  CELL  cpu\|Add0~60\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.883      0.000 FF    IC  cpu\|Add0~62\|cin " "    32.883      0.000 FF    IC  cpu\|Add0~62\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.057      0.174 FR  CELL  cpu\|Add0~62\|cout " "    33.057      0.174 FR  CELL  cpu\|Add0~62\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.057      0.000 RR    IC  cpu\|Add0~64\|cin " "    33.057      0.000 RR    IC  cpu\|Add0~64\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.515      0.458 RR  CELL  cpu\|Add0~64\|combout " "    33.515      0.458 RR  CELL  cpu\|Add0~64\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.076      0.561 RR    IC  cpu\|pc\|current_address~25\|datac " "    34.076      0.561 RR    IC  cpu\|pc\|current_address~25\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address~25 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.398      0.322 RR  CELL  cpu\|pc\|current_address~25\|combout " "    34.398      0.322 RR  CELL  cpu\|pc\|current_address~25\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address~25 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.398      0.000 RR    IC  cpu\|pc\|current_address\[24\]\|datain " "    34.398      0.000 RR    IC  cpu\|pc\|current_address\[24\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[24] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.494      0.096 RR  CELL  processor:cpu\|program_counter:pc\|current_address\[24\] " "    34.494      0.096 RR  CELL  processor:cpu\|program_counter:pc\|current_address\[24\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[24] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.681     39.681           latch edge time " "    39.681     39.681           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.913      2.232  R        clock network delay " "    41.913      2.232  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.951      0.038     uTsu  processor:cpu\|program_counter:pc\|current_address\[24\] " "    41.951      0.038     uTsu  processor:cpu\|program_counter:pc\|current_address\[24\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[24] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    34.494 " "Data Arrival Time  :    34.494" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.951 " "Data Required Time :    41.951" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.457  " "Slack              :     7.457 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452413 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.798 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.798" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452506 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452506 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.798  " "Path #1: Hold slack is 0.798 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:cpu\|control_unit:state_machine\|alu_operation\[1\] " "From Node    : processor:cpu\|control_unit:state_machine\|alu_operation\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : processor:cpu\|state_register:alu_output_register\|stored_data\[31\] " "To Node      : processor:cpu\|state_register:alu_output_register\|stored_data\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll\|altpll_component\|pll\|clk\[0\] " "Launch Clock : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.232      2.232  R        clock network delay " "     2.232      2.232  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.509      0.277     uTco  processor:cpu\|control_unit:state_machine\|alu_operation\[1\] " "     2.509      0.277     uTco  processor:cpu\|control_unit:state_machine\|alu_operation\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|control_unit:state_machine|alu_operation[1] } "NODE_NAME" } } { "control_unit.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/control_unit.vhdl" 56 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.509      0.000 RR  CELL  cpu\|state_machine\|alu_operation\[1\]\|regout " "     2.509      0.000 RR  CELL  cpu\|state_machine\|alu_operation\[1\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|control_unit:state_machine|alu_operation[1] } "NODE_NAME" } } { "control_unit.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/control_unit.vhdl" 56 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.898      0.389 RR    IC  cpu\|alu\|multx\|output\[31\]\|datac " "     2.898      0.389 RR    IC  cpu\|alu\|multx\|output\[31\]\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[31] } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/multiplexer.vhdl" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.220      0.322 RR  CELL  cpu\|alu\|multx\|output\[31\]\|combout " "     3.220      0.322 RR  CELL  cpu\|alu\|multx\|output\[31\]\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[31] } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/multiplexer.vhdl" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.220      0.000 RR    IC  cpu\|alu_output_register\|stored_data\[31\]\|datain " "     3.220      0.000 RR    IC  cpu\|alu_output_register\|stored_data\[31\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|state_register:alu_output_register|stored_data[31] } "NODE_NAME" } } { "state_register.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/state_register.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.096 RR  CELL  processor:cpu\|state_register:alu_output_register\|stored_data\[31\] " "     3.316      0.096 RR  CELL  processor:cpu\|state_register:alu_output_register\|stored_data\[31\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|state_register:alu_output_register|stored_data[31] } "NODE_NAME" } } { "state_register.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/state_register.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.232      2.232  R        clock network delay " "     2.232      2.232  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.518      0.286      uTh  processor:cpu\|state_register:alu_output_register\|stored_data\[31\] " "     2.518      0.286      uTh  processor:cpu\|state_register:alu_output_register\|stored_data\[31\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|state_register:alu_output_register|stored_data[31] } "NODE_NAME" } } { "state_register.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/state_register.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.316 " "Data Arrival Time  :     3.316" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.518 " "Data Required Time :     2.518" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.798  " "Slack              :     0.798 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452507 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 17.276 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 17.276" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "Targets: \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452522 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452522 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452522 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 17.276  " "Path #1: slack is 17.276 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll\|altpll_component\|pll\|clk\[0\] " "Clock            : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_24\[0\] " "     0.000      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  CLOCK_24\[0\]\|combout " "     1.026      1.026 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.514      2.488 RR    IC  pll\|altpll_component\|pll\|inclk\[0\] " "     3.514      2.488 RR    IC  pll\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.423     -5.937 RR  CELL  pll\|altpll_component\|pll\|clk\[0\] " "    -2.423     -5.937 RR  CELL  pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.505      0.918 RR    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.505      0.918 RR    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.505      0.000 RR  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.505      0.000 RR  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.589      0.916 RR    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    -0.589      0.916 RR    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.158      0.747 RR  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "     0.158      0.747 RR  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840     19.840           launch edge time " "    19.840     19.840           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840      0.000           source latency " "    19.840      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840      0.000           CLOCK_24\[0\] " "    19.840      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.866      1.026 RR  CELL  CLOCK_24\[0\]\|combout " "    20.866      1.026 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.354      2.488 RR    IC  pll\|altpll_component\|pll\|inclk\[0\] " "    23.354      2.488 RR    IC  pll\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.417     -5.937 RR  CELL  pll\|altpll_component\|pll\|clk\[0\] " "    17.417     -5.937 RR  CELL  pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.335      0.918 FF    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    18.335      0.918 FF    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.335      0.000 FF  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk " "    18.335      0.000 FF  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.251      0.916 FF    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    19.251      0.916 FF    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.998      0.747 FF  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "    19.998      0.747 FF  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.564 " "Required Width   :     2.564" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.840 " "Actual Width     :    19.840" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    17.276 " "Slack            :    17.276" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452524 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 20.833 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 20.833" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_24\[0\]\}\] " "Targets: \[get_clocks \{CLOCK_24\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 20.833  " "Path #1: slack is 20.833 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_24\[0\]\|combout " "Node             : CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_24\[0\] " "Clock            : CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_24\[0\] " "     0.000      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  CLOCK_24\[0\]\|combout " "     1.026      1.026 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833     20.833           launch edge time " "    20.833     20.833           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833      0.000           source latency " "    20.833      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833      0.000           CLOCK_24\[0\] " "    20.833      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.859      1.026 FF  CELL  CLOCK_24\[0\]\|combout " "    21.859      1.026 FF  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    20.833 " "Actual Width     :    20.833" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    20.833 " "Slack            :    20.833" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452526 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1418299452528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 27.177 " "Worst-case setup slack is 27.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.177         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "   27.177         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418299452731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    0.304         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418299452782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418299452798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418299452807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 17.713 " "Worst-case minimum pulse width slack is 17.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.713         0.000 pll\|altpll_component\|pll\|clk\[0\]  " "   17.713         0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.833         0.000 CLOCK_24\[0\]  " "   20.833         0.000 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418299452817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418299452817 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418299453148 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 27.177 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 27.177" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453207 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453207 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 27.177  " "Path #1: Setup slack is 27.177 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : processor:cpu\|program_counter:pc\|current_address\[24\] " "To Node      : processor:cpu\|program_counter:pc\|current_address\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll\|altpll_component\|pll\|clk\[0\] " "Launch Clock : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.095      1.095  R        clock network delay " "     1.095      1.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.122     uTco  processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.217      0.122     uTco  processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\|altsyncram_i991:auto_generated\|ram_block1a0~porta_address_reg0" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_i991.tdf" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/db/altsyncram_i991.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.132      1.915 RR  CELL  cpu\|memory_of_instructions\|instructions_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     3.132      1.915 RR  CELL  cpu\|memory_of_instructions\|instructions_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_i991.tdf" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/db/altsyncram_i991.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.679      0.547 RR    IC  cpu\|alu_operand2\[0\]~0\|dataa " "     3.679      0.547 RR    IC  cpu\|alu_operand2\[0\]~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~0 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/processor.vhdl" 113 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.866      0.187 RR  CELL  cpu\|alu_operand2\[0\]~0\|combout " "     3.866      0.187 RR  CELL  cpu\|alu_operand2\[0\]~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_operand2[0]~0 } "NODE_NAME" } } { "processor.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/processor.vhdl" 113 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.059      0.193 RR    IC  cpu\|alu\|slt\|subtractor\|\\stages:1:adder1\|cout~0\|datad " "     4.059      0.193 RR    IC  cpu\|alu\|slt\|subtractor\|\\stages:1:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:1:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.118      0.059 RF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:1:adder1\|cout~0\|combout " "     4.118      0.059 RF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:1:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:1:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.235      0.117 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:2:adder1\|cout~0\|dataa " "     4.235      0.117 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:2:adder1\|cout~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:2:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.422      0.187 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:2:adder1\|cout~0\|combout " "     4.422      0.187 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:2:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:2:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.532      0.110 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:3:adder1\|cout~0\|datab " "     4.532      0.110 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:3:adder1\|cout~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:3:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.712      0.180 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:3:adder1\|cout~0\|combout " "     4.712      0.180 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:3:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:3:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.826      0.114 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:4:adder1\|cout~0\|datac " "     4.826      0.114 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:4:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:4:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.933      0.107 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:4:adder1\|cout~0\|combout " "     4.933      0.107 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:4:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:4:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.130      0.197 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:5:adder1\|cout~0\|datad " "     5.130      0.197 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:5:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:5:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.189      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:5:adder1\|cout~0\|combout " "     5.189      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:5:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:5:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.302      0.113 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:6:adder1\|cout~0\|datad " "     5.302      0.113 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:6:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:6:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.361      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:6:adder1\|cout~0\|combout " "     5.361      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:6:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:6:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.471      0.110 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:7:adder1\|cout~0\|datac " "     5.471      0.110 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:7:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:7:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.581      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:7:adder1\|cout~0\|combout " "     5.581      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:7:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:7:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.691      0.110 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~4\|datac " "     5.691      0.110 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~4\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.801      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~4\|combout " "     5.801      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.904      0.103 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~5\|datad " "     5.904      0.103 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~5\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.963      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~5\|combout " "     5.963      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.071      0.108 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~6\|datad " "     6.071      0.108 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~6\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~6 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.130      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~6\|combout " "     6.130      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:10:adder1\|cout~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:10:adder1|cout~6 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.455      0.325 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:11:adder1\|cout~0\|datac " "     6.455      0.325 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:11:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:11:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.562      0.107 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:11:adder1\|cout~0\|combout " "     6.562      0.107 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:11:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:11:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.670      0.108 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:12:adder1\|cout~0\|datad " "     6.670      0.108 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:12:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:12:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.729      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:12:adder1\|cout~0\|combout " "     6.729      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:12:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:12:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.839      0.110 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:13:adder1\|cout~0\|datac " "     6.839      0.110 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:13:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:13:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.949      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:13:adder1\|cout~0\|combout " "     6.949      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:13:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:13:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.067      0.118 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:14:adder1\|cout~0\|datac " "     7.067      0.118 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:14:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:14:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.177      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:14:adder1\|cout~0\|combout " "     7.177      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:14:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:14:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.287      0.110 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:15:adder1\|cout~0\|datad " "     7.287      0.110 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:15:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:15:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.346      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:15:adder1\|cout~0\|combout " "     7.346      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:15:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:15:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.454      0.108 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:16:adder1\|cout~0\|datad " "     7.454      0.108 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:16:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:16:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.513      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:16:adder1\|cout~0\|combout " "     7.513      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:16:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:16:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.621      0.108 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:17:adder1\|cout~0\|datad " "     7.621      0.108 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:17:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:17:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.680      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:17:adder1\|cout~0\|combout " "     7.680      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:17:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:17:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.791      0.111 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:18:adder1\|cout~0\|datac " "     7.791      0.111 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:18:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:18:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.898      0.107 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:18:adder1\|cout~0\|combout " "     7.898      0.107 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:18:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:18:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.003      0.105 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:19:adder1\|cout~0\|datad " "     8.003      0.105 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:19:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:19:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.062      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:19:adder1\|cout~0\|combout " "     8.062      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:19:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:19:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.180      0.118 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~4\|datac " "     8.180      0.118 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~4\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.287      0.107 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~4\|combout " "     8.287      0.107 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~4 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.392      0.105 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~5\|datad " "     8.392      0.105 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~5\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.451      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~5\|combout " "     8.451      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.557      0.106 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~6\|datac " "     8.557      0.106 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~6\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~6 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.690      0.133 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~6\|combout " "     8.690      0.133 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:22:adder1\|cout~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:22:adder1|cout~6 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.799      0.109 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:23:adder1\|cout~0\|datad " "     8.799      0.109 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:23:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:23:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.858      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:23:adder1\|cout~0\|combout " "     8.858      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:23:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:23:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.056      0.198 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:24:adder1\|cout~0\|datac " "     9.056      0.198 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:24:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:24:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.166      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:24:adder1\|cout~0\|combout " "     9.166      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:24:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:24:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.275      0.109 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:25:adder1\|cout~0\|datad " "     9.275      0.109 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:25:adder1\|cout~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:25:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.334      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:25:adder1\|cout~0\|combout " "     9.334      0.059 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:25:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:25:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.443      0.109 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:26:adder1\|cout~0\|datac " "     9.443      0.109 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:26:adder1\|cout~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:26:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.553      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:26:adder1\|cout~0\|combout " "     9.553      0.110 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:26:adder1\|cout~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:26:adder1|cout~0 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.674      0.121 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:28:adder1\|cout~5\|datab " "     9.674      0.121 FF    IC  cpu\|alu\|slt\|subtractor\|\\stages:28:adder1\|cout~5\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:28:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.852      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:28:adder1\|cout~5\|combout " "     9.852      0.178 FF  CELL  cpu\|alu\|slt\|subtractor\|\\stages:28:adder1\|cout~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|slt_x:slt|subtractor_x:subtractor|adder:\stages:28:adder1|cout~5 } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.192      0.340 FF    IC  cpu\|alu\|subtractor\|\\stages:29:adder1\|sum\|datad " "    10.192      0.340 FF    IC  cpu\|alu\|subtractor\|\\stages:29:adder1\|sum\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|subtractor_x:subtractor|adder:\stages:29:adder1|sum } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.251      0.059 FF  CELL  cpu\|alu\|subtractor\|\\stages:29:adder1\|sum\|combout " "    10.251      0.059 FF  CELL  cpu\|alu\|subtractor\|\\stages:29:adder1\|sum\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|subtractor_x:subtractor|adder:\stages:29:adder1|sum } "NODE_NAME" } } { "adder.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/adder.vhdl" 6 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.366      0.115 FF    IC  cpu\|alu\|Equal0~0\|dataa " "    10.366      0.115 FF    IC  cpu\|alu\|Equal0~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.546      0.180 FR  CELL  cpu\|alu\|Equal0~0\|combout " "    10.546      0.180 FR  CELL  cpu\|alu\|Equal0~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.736      0.190 RR    IC  cpu\|alu\|Equal0~1\|datab " "    10.736      0.190 RR    IC  cpu\|alu\|Equal0~1\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.916      0.180 RF  CELL  cpu\|alu\|Equal0~1\|combout " "    10.916      0.180 RF  CELL  cpu\|alu\|Equal0~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.032      0.116 FF    IC  cpu\|alu\|Equal0~7\|dataa " "    11.032      0.116 FF    IC  cpu\|alu\|Equal0~7\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.219      0.187 FF  CELL  cpu\|alu\|Equal0~7\|combout " "    11.219      0.187 FF  CELL  cpu\|alu\|Equal0~7\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.325      0.106 FF    IC  cpu\|alu\|Equal0~14\|datad " "    11.325      0.106 FF    IC  cpu\|alu\|Equal0~14\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.384      0.059 FF  CELL  cpu\|alu\|Equal0~14\|combout " "    11.384      0.059 FF  CELL  cpu\|alu\|Equal0~14\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|Equal0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.666      0.282 FF    IC  cpu\|Add0~12\|datad " "    11.666      0.282 FF    IC  cpu\|Add0~12\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.725      0.059 FF  CELL  cpu\|Add0~12\|combout " "    11.725      0.059 FF  CELL  cpu\|Add0~12\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.917      0.192 FF    IC  cpu\|Add0~13\|datab " "    11.917      0.192 FF    IC  cpu\|Add0~13\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.060      0.143 FF  CELL  cpu\|Add0~13\|cout " "    12.060      0.143 FF  CELL  cpu\|Add0~13\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.060      0.000 FF    IC  cpu\|Add0~15\|cin " "    12.060      0.000 FF    IC  cpu\|Add0~15\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.095      0.035 FR  CELL  cpu\|Add0~15\|cout " "    12.095      0.035 FR  CELL  cpu\|Add0~15\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.095      0.000 RR    IC  cpu\|Add0~17\|cin " "    12.095      0.000 RR    IC  cpu\|Add0~17\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.130      0.035 RF  CELL  cpu\|Add0~17\|cout " "    12.130      0.035 RF  CELL  cpu\|Add0~17\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.130      0.000 FF    IC  cpu\|Add0~19\|cin " "    12.130      0.000 FF    IC  cpu\|Add0~19\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.165      0.035 FR  CELL  cpu\|Add0~19\|cout " "    12.165      0.035 FR  CELL  cpu\|Add0~19\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.165      0.000 RR    IC  cpu\|Add0~21\|cin " "    12.165      0.000 RR    IC  cpu\|Add0~21\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.200      0.035 RF  CELL  cpu\|Add0~21\|cout " "    12.200      0.035 RF  CELL  cpu\|Add0~21\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.200      0.000 FF    IC  cpu\|Add0~23\|cin " "    12.200      0.000 FF    IC  cpu\|Add0~23\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.235      0.035 FR  CELL  cpu\|Add0~23\|cout " "    12.235      0.035 FR  CELL  cpu\|Add0~23\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.235      0.000 RR    IC  cpu\|Add0~25\|cin " "    12.235      0.000 RR    IC  cpu\|Add0~25\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.270      0.035 RF  CELL  cpu\|Add0~25\|cout " "    12.270      0.035 RF  CELL  cpu\|Add0~25\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.270      0.000 FF    IC  cpu\|Add0~27\|cin " "    12.270      0.000 FF    IC  cpu\|Add0~27\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.364      0.094 FR  CELL  cpu\|Add0~27\|cout " "    12.364      0.094 FR  CELL  cpu\|Add0~27\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~28 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.364      0.000 RR    IC  cpu\|Add0~29\|cin " "    12.364      0.000 RR    IC  cpu\|Add0~29\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.399      0.035 RF  CELL  cpu\|Add0~29\|cout " "    12.399      0.035 RF  CELL  cpu\|Add0~29\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.399      0.000 FF    IC  cpu\|Add0~31\|cin " "    12.399      0.000 FF    IC  cpu\|Add0~31\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.434      0.035 FR  CELL  cpu\|Add0~31\|cout " "    12.434      0.035 FR  CELL  cpu\|Add0~31\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~32 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.434      0.000 RR    IC  cpu\|Add0~33\|cin " "    12.434      0.000 RR    IC  cpu\|Add0~33\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.469      0.035 RF  CELL  cpu\|Add0~33\|cout " "    12.469      0.035 RF  CELL  cpu\|Add0~33\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.469      0.000 FF    IC  cpu\|Add0~35\|cin " "    12.469      0.000 FF    IC  cpu\|Add0~35\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.504      0.035 FR  CELL  cpu\|Add0~35\|cout " "    12.504      0.035 FR  CELL  cpu\|Add0~35\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~36 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.504      0.000 RR    IC  cpu\|Add0~37\|cin " "    12.504      0.000 RR    IC  cpu\|Add0~37\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.539      0.035 RF  CELL  cpu\|Add0~37\|cout " "    12.539      0.035 RF  CELL  cpu\|Add0~37\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~38 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.539      0.000 FF    IC  cpu\|Add0~40\|cin " "    12.539      0.000 FF    IC  cpu\|Add0~40\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~40 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.574      0.035 FR  CELL  cpu\|Add0~40\|cout " "    12.574      0.035 FR  CELL  cpu\|Add0~40\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.574      0.000 RR    IC  cpu\|Add0~43\|cin " "    12.574      0.000 RR    IC  cpu\|Add0~43\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.609      0.035 RF  CELL  cpu\|Add0~43\|cout " "    12.609      0.035 RF  CELL  cpu\|Add0~43\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.609      0.000 FF    IC  cpu\|Add0~46\|cin " "    12.609      0.000 FF    IC  cpu\|Add0~46\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.696      0.087 FR  CELL  cpu\|Add0~46\|cout " "    12.696      0.087 FR  CELL  cpu\|Add0~46\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.696      0.000 RR    IC  cpu\|Add0~48\|cin " "    12.696      0.000 RR    IC  cpu\|Add0~48\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.731      0.035 RF  CELL  cpu\|Add0~48\|cout " "    12.731      0.035 RF  CELL  cpu\|Add0~48\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.731      0.000 FF    IC  cpu\|Add0~50\|cin " "    12.731      0.000 FF    IC  cpu\|Add0~50\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.766      0.035 FR  CELL  cpu\|Add0~50\|cout " "    12.766      0.035 FR  CELL  cpu\|Add0~50\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.766      0.000 RR    IC  cpu\|Add0~52\|cin " "    12.766      0.000 RR    IC  cpu\|Add0~52\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.801      0.035 RF  CELL  cpu\|Add0~52\|cout " "    12.801      0.035 RF  CELL  cpu\|Add0~52\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.801      0.000 FF    IC  cpu\|Add0~54\|cin " "    12.801      0.000 FF    IC  cpu\|Add0~54\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.836      0.035 FR  CELL  cpu\|Add0~54\|cout " "    12.836      0.035 FR  CELL  cpu\|Add0~54\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.836      0.000 RR    IC  cpu\|Add0~56\|cin " "    12.836      0.000 RR    IC  cpu\|Add0~56\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.871      0.035 RF  CELL  cpu\|Add0~56\|cout " "    12.871      0.035 RF  CELL  cpu\|Add0~56\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.871      0.000 FF    IC  cpu\|Add0~58\|cin " "    12.871      0.000 FF    IC  cpu\|Add0~58\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.906      0.035 FR  CELL  cpu\|Add0~58\|cout " "    12.906      0.035 FR  CELL  cpu\|Add0~58\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.906      0.000 RR    IC  cpu\|Add0~60\|cin " "    12.906      0.000 RR    IC  cpu\|Add0~60\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.941      0.035 RF  CELL  cpu\|Add0~60\|cout " "    12.941      0.035 RF  CELL  cpu\|Add0~60\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.941      0.000 FF    IC  cpu\|Add0~62\|cin " "    12.941      0.000 FF    IC  cpu\|Add0~62\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.035      0.094 FR  CELL  cpu\|Add0~62\|cout " "    13.035      0.094 FR  CELL  cpu\|Add0~62\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.035      0.000 RR    IC  cpu\|Add0~64\|cin " "    13.035      0.000 RR    IC  cpu\|Add0~64\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.205      0.170 RR  CELL  cpu\|Add0~64\|combout " "    13.205      0.170 RR  CELL  cpu\|Add0~64\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.415      0.210 RR    IC  cpu\|pc\|current_address~25\|datac " "    13.415      0.210 RR    IC  cpu\|pc\|current_address~25\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address~25 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.522      0.107 RR  CELL  cpu\|pc\|current_address~25\|combout " "    13.522      0.107 RR  CELL  cpu\|pc\|current_address~25\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address~25 } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.522      0.000 RR    IC  cpu\|pc\|current_address\[24\]\|datain " "    13.522      0.000 RR    IC  cpu\|pc\|current_address\[24\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[24] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.564      0.042 RR  CELL  processor:cpu\|program_counter:pc\|current_address\[24\] " "    13.564      0.042 RR  CELL  processor:cpu\|program_counter:pc\|current_address\[24\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[24] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.681     39.681           latch edge time " "    39.681     39.681           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.709      1.028  R        clock network delay " "    40.709      1.028  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.741      0.032     uTsu  processor:cpu\|program_counter:pc\|current_address\[24\] " "    40.741      0.032     uTsu  processor:cpu\|program_counter:pc\|current_address\[24\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|program_counter:pc|current_address[24] } "NODE_NAME" } } { "program_counter.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/program_counter.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.564 " "Data Arrival Time  :    13.564" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.741 " "Data Required Time :    40.741" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    27.177  " "Slack              :    27.177 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453214 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.304 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.304" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.304  " "Path #1: Hold slack is 0.304 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : processor:cpu\|control_unit:state_machine\|alu_operation\[1\] " "From Node    : processor:cpu\|control_unit:state_machine\|alu_operation\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : processor:cpu\|state_register:alu_output_register\|stored_data\[31\] " "To Node      : processor:cpu\|state_register:alu_output_register\|stored_data\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll\|altpll_component\|pll\|clk\[0\] " "Launch Clock : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\] " "Latch Clock  : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.028      1.028  R        clock network delay " "     1.028      1.028  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.169      0.141     uTco  processor:cpu\|control_unit:state_machine\|alu_operation\[1\] " "     1.169      0.141     uTco  processor:cpu\|control_unit:state_machine\|alu_operation\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|control_unit:state_machine|alu_operation[1] } "NODE_NAME" } } { "control_unit.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/control_unit.vhdl" 56 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.169      0.000 RR  CELL  cpu\|state_machine\|alu_operation\[1\]\|regout " "     1.169      0.000 RR  CELL  cpu\|state_machine\|alu_operation\[1\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|control_unit:state_machine|alu_operation[1] } "NODE_NAME" } } { "control_unit.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/control_unit.vhdl" 56 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.335      0.166 RR    IC  cpu\|alu\|multx\|output\[31\]\|datac " "     1.335      0.166 RR    IC  cpu\|alu\|multx\|output\[31\]\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[31] } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/multiplexer.vhdl" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.442      0.107 RR  CELL  cpu\|alu\|multx\|output\[31\]\|combout " "     1.442      0.107 RR  CELL  cpu\|alu\|multx\|output\[31\]\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|alu_x:alu|multiplexer:multx|output[31] } "NODE_NAME" } } { "multiplexer.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/multiplexer.vhdl" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.442      0.000 RR    IC  cpu\|alu_output_register\|stored_data\[31\]\|datain " "     1.442      0.000 RR    IC  cpu\|alu_output_register\|stored_data\[31\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|state_register:alu_output_register|stored_data[31] } "NODE_NAME" } } { "state_register.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/state_register.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.484      0.042 RR  CELL  processor:cpu\|state_register:alu_output_register\|stored_data\[31\] " "     1.484      0.042 RR  CELL  processor:cpu\|state_register:alu_output_register\|stored_data\[31\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|state_register:alu_output_register|stored_data[31] } "NODE_NAME" } } { "state_register.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/state_register.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.028      1.028  R        clock network delay " "     1.028      1.028  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.180      0.152      uTh  processor:cpu\|state_register:alu_output_register\|stored_data\[31\] " "     1.180      0.152      uTh  processor:cpu\|state_register:alu_output_register\|stored_data\[31\]" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:cpu|state_register:alu_output_register|stored_data[31] } "NODE_NAME" } } { "state_register.vhdl" "" { Text "C:/Users/Gabriel/Desktop/LabArq1-ProjetoFinal/multicycle_colors/state_register.vhdl" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.484 " "Data Arrival Time  :     1.484" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.180 " "Data Required Time :     1.180" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.304  " "Slack              :     0.304 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453284 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 17.713 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 17.713" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\] " "Targets: \[get_clocks \{pll\|altpll_component\|pll\|clk\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 17.713  " "Path #1: slack is 17.713 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll\|altpll_component\|pll\|clk\[0\] " "Clock            : pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_24\[0\] " "     0.000      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_24\[0\]\|combout " "     0.571      0.571 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.238      1.667 RR    IC  pll\|altpll_component\|pll\|inclk\[0\] " "     2.238      1.667 RR    IC  pll\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.947     -4.185 RR  CELL  pll\|altpll_component\|pll\|clk\[0\] " "    -1.947     -4.185 RR  CELL  pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.314      0.633 RR    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.314      0.633 RR    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.314      0.000 RR  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.314      0.000 RR  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.647      0.667 RR    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    -0.647      0.667 RR    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.220      0.427 RR  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "    -0.220      0.427 RR  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840     19.840           launch edge time " "    19.840     19.840           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840      0.000           source latency " "    19.840      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.840      0.000           CLOCK_24\[0\] " "    19.840      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.411      0.571 RR  CELL  CLOCK_24\[0\]\|combout " "    20.411      0.571 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.078      1.667 RR    IC  pll\|altpll_component\|pll\|inclk\[0\] " "    22.078      1.667 RR    IC  pll\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.893     -4.185 RR  CELL  pll\|altpll_component\|pll\|clk\[0\] " "    17.893     -4.185 RR  CELL  pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.526      0.633 FF    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    18.526      0.633 FF    IC  pll\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.526      0.000 FF  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk " "    18.526      0.000 FF  CELL  pll\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.193      0.667 FF    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    19.193      0.667 FF    IC  cpu\|memory_of_data\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.620      0.427 FF  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0 " "    19.620      0.427 FF  CELL  processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\|altsyncram_d002:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.840 " "Actual Width     :    19.840" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    17.713 " "Slack            :    17.713" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453302 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 20.833 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 20.833" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_24\[0\]\}\] " "Targets: \[get_clocks \{CLOCK_24\[0\]\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 20.833  " "Path #1: slack is 20.833 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_24\[0\]\|combout " "Node             : CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_24\[0\] " "Clock            : CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_24\[0\] " "     0.000      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_24\[0\]\|combout " "     0.571      0.571 RR  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833     20.833           launch edge time " "    20.833     20.833           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833      0.000           source latency " "    20.833      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.833      0.000           CLOCK_24\[0\] " "    20.833      0.000           CLOCK_24\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.404      0.571 FF  CELL  CLOCK_24\[0\]\|combout " "    21.404      0.571 FF  CELL  CLOCK_24\[0\]\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    20.833 " "Actual Width     :    20.833" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    20.833 " "Slack            :    20.833" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1418299453305 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418299454018 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418299454032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418299454433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 10:04:14 2014 " "Processing ended: Thu Dec 11 10:04:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418299454433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418299454433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418299454433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418299454433 ""}
