<!--
Devices using this peripheral: 
      MK21F12
      MK22F12
      MK22F51212
-->
      <peripheral>
         <?sourceFile "FMC_MK22F12" ?>
         <name>FMC</name>
         <description>Flash Memory Controller</description>
         <prependToName>FMC</prependToName>
         <baseAddress>0x4001F000</baseAddress>
         <size>32</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <addressBlock>
            <offset>0x0</offset>
            <size>0xC</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x100</offset>
            <size>0x40</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x200</offset>
            <size>0x100</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>PFAPR</name>
               <description>Flash Access Protection Register</description>
               <addressOffset>0x0</addressOffset>
               <resetValue>0xF8003F</resetValue>
               <fields>
                  <field>
                     <name>M0AP</name>
                     <description>Master 0 Access Protection\n
This field controls whether read and write access to the flash are allowed\n
based on the logical master number of the requesting crossbar switch master</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>No access allowed</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>Only read accesses</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Only write accesses</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Read and write accesses</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field derivedFrom="M0AP" > <name>M1AP</name> <description>Master 1 Access Protection</description> <bitOffset>2</bitOffset> </field>
                  <field derivedFrom="M0AP" > <name>M2AP</name> <description>Master 2 Access Protection</description> <bitOffset>4</bitOffset> </field>
                  <field derivedFrom="M0AP" > <name>M3AP</name> <description>Master 3 Access Protection</description> <bitOffset>6</bitOffset> </field>
                  <field derivedFrom="M0AP" > <name>M4AP</name> <description>Master 4 Access Protection</description> <bitOffset>8</bitOffset> </field>
                  <field derivedFrom="M0AP" > <name>M5AP</name> <description>Master 5 Access Protection</description> <bitOffset>10</bitOffset> </field>
                  <field derivedFrom="M0AP" > <name>M6AP</name> <description>Master 6 Access Protection</description> <bitOffset>12</bitOffset> </field>
                  <field derivedFrom="M0AP" > <name>M7AP</name> <description>Master 7 Access Protection</description> <bitOffset>14</bitOffset> </field>
                  <field>
                     <name>M0PFD</name>
                     <description>Master 0 Prefetch Disable\n
Disables prefetching for this master</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Prefetching enabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Prefetching is disabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field derivedFrom="M0PFD" > <name>M1PFD</name> <description>Master 1 Prefetch Disable</description> <bitOffset>17</bitOffset> </field>
                  <field derivedFrom="M0PFD" > <name>M2PFD</name> <description>Master 2 Prefetch Disable</description> <bitOffset>18</bitOffset> </field>
                  <field derivedFrom="M0PFD" > <name>M3PFD</name> <description>Master 3 Prefetch Disable</description> <bitOffset>19</bitOffset> </field>
                  <field derivedFrom="M0PFD" > <name>M4PFD</name> <description>Master 4 Prefetch Disable</description> <bitOffset>20</bitOffset> </field>
                  <field derivedFrom="M0PFD" > <name>M5PFD</name> <description>Master 5 Prefetch Disable</description> <bitOffset>21</bitOffset> </field>
                  <field derivedFrom="M0PFD" > <name>M6PFD</name> <description>Master 6 Prefetch Disable</description> <bitOffset>22</bitOffset> </field>
                  <field derivedFrom="M0PFD" > <name>M7PFD</name> <description>Master 7 Prefetch Disable</description> <bitOffset>23</bitOffset> </field>
               </fields>
            </register>
            <register>
               <name>PFB0CR</name>
               <description>Flash Bank 0 Control Register</description>
               <addressOffset>0x4</addressOffset>
               <resetValue>0x3002001F</resetValue>
               <fields>
                  <field>
                     <name>B0SEBE</name>
                     <description>Bank 0 Single Entry Buffer Enable\n
This bit controls whether the single entry page buffer is enabled in response to flash read accesses.\n
A high-to-low transition of this bit forces the page buffer to be invalidated</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Buffer is disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Buffer is enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B0IPE</name>
                     <description>Bank 0 Instruction Prefetch Enable
This bit controls whether prefetches (or speculative accesses) are initiated in response to instruction fetches</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Don&apos;t prefetch instruction fetches</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Prefetches instruction fetches</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B0DPE</name>
                     <description>Bank 0 Data Prefetch Enable\n
This bit controls whether prefetches (or speculative accesses) are initiated in response to data references</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Don&apos;t prefetch for data references</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Prefetch for data references</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B0ICE</name>
                     <description>Bank 0 Instruction Cache Enable\n
This bit controls whether instruction fetches are loaded into the cache</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Don&apos;t cache instruction fetches</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Cache instruction fetches</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B0DCE</name>
                     <description>Bank 0 Data Cache Enable\n
This bit controls whether data references are loaded into the cache</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Don&apos;t cache data references</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Cache data references</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>CRC</name>
                     <description>Cache Replacement Control\n
This 3-bit field defines the replacement algorithm for accesses that are cached</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>3</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b000</name>
                           <description>LRU across all four ways</description>
                           <value>0b000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b001</name>
                           <description>Reserved</description>
                           <value>0b001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b010</name>
                           <description>Independent LRU ways [0-1] ifetches, [2-3] data</description>
                           <value>0b010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b011</name>
                           <description>Independent LRU ways [0-2] ifetches, [3] data</description>
                           <value>0b011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1xx</name>
                           <description>Reserved</description>
                           <value>0b1xx</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B0MW</name>
                     <description>Bank 0 Memory Width\n
This field defines the width of the memory bank</description>
                     <bitOffset>17</bitOffset>
                     <bitWidth>2</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>32 bits</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>64 bits</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1x</name>
                           <description>Reserved</description>
                           <value>0b1x</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>S_B_INV</name>
                     <description>Invalidate Prefetch Speculation Buffer\n
When this bit is written, the prefetch speculation buffer and single entry buffer are immediately cleared</description>
                     <bitOffset>19</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>write-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0bX</name>
                           <description>Write 1 to invalidate</description>
                           <isDefault>true</isDefault>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>CINV_WAY</name>
                     <description>Cache Invalidate Way x\n
When a bit within this field is written, the corresponding cache way is immediately invalidated:\n
\t- the way&apos;s tag, data, and valid contents are cleared</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>4</bitWidth>
                     <access>write-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0bX</name>
                           <description>Write 1 to invalidate</description>
                           <isDefault>true</isDefault>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>CLCK_WAY</name>
                     <description>Cache Lock Way x\n
These bits determine if the given cache way is locked such that its contents will not be displaced by future misses</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Cache way is unlocked</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Cache way is locked</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B0RWSC</name>
                     <description>Read Wait State Control\n
This field defines the number of wait states required to access the bank 0 flash memory</description>
                     <bitOffset>28</bitOffset>
                     <bitWidth>4</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0bXXXX</name>
                           <description>Wait state (N+1)</description>
                           <isDefault>true</isDefault>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>PFB1CR</name>
               <description>Flash Bank 1 Control Register</description>
               <addressOffset>0x8</addressOffset>
               <resetValue>0x3002001F</resetValue>
               <fields>
                  <field>
                     <name>B1SEBE</name>
                     <description>Bank 1 Single Entry Buffer Enable\n
This bit controls whether the single entry page buffer is enabled in response to flash read accesses.\n
Its operation is independent from bank 0&apos;s cache.\n
A high-to-low transition of this bit forces the page buffer to be invalidated</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Buffer is disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Buffer is enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B1IPE</name>
                     <description>Bank 1 Instruction Prefetch Enable\n
This bit controls whether prefetches (or speculative accesses) are initiated in response to instruction fetches</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Don&apos;t prefetch instruction fetches</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Prefetches instruction fetches</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B1DPE</name>
                     <description>Bank 1 Data Prefetch Enable\n
This bit controls whether prefetches (or speculative accesses) are initiated in response to data references</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Don&apos;t prefetch for data references</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Prefetch for data references</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B1ICE</name>
                     <description>Bank 1 Instruction Cache Enable\n
This bit controls whether instruction fetches are loaded into the cache</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Don&apos;t cache instruction fetches</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Cache instruction fetches</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B1DCE</name>
                     <description>Bank 1 Data Cache Enable\n
This bit controls whether data references are loaded into the cache</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Don&apos;t cache data references</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Cache data references</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B1MW</name>
                     <description>Bank 1 Memory Width\n
This field defines the width of the bank memory</description>
                     <bitOffset>17</bitOffset>
                     <bitWidth>2</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>32 bits</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>64 bits</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1x</name>
                           <description>Reserved</description>
                           <value>0b1x</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>B1RWSC</name>
                     <description>Bank 1 Read Wait State Control\n
This field defines the number of wait states required to access the bank flash memory</description>
                     <bitOffset>28</bitOffset>
                     <bitWidth>4</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0bXXXX</name>
                           <description>Wait state (N+1)</description>
                           <isDefault>true</isDefault>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <cluster>
               <dim>4</dim>
               <dimIncrement>16</dimIncrement>
               <dimIndex>0,1,2,3</dimIndex>
               <name>TAGVDW,@pTAGVDW@i@f</name>
               <addressOffset>0x100</addressOffset>
               <register>
                  <name>S0,TAGVD0</name>
                  <description>Cache Tag Storage\n
Tag &amp; valid information for Set 0 in Way %s</description>
                  <addressOffset>0x0</addressOffset>
                  <fields>
                     <field>
                        <name>valid</name>
                        <description>Valid bit for cache entry</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>1</bitWidth>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0b0</name>
                              <description>Entry is invalid</description>
                              <value>0b0</value>
                           </enumeratedValue>
                           <enumeratedValue>
                              <name>0b1</name>
                              <description>Entry is valid</description>
                              <value>0b1</value>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                     <field>
                        <name>tag</name>
                        <description>Tag for cache entry</description>
                        <bitOffset>6</bitOffset>
                        <bitWidth>13</bitWidth>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0bX</name>
                              <description>Tag (address)</description>
                              <isDefault>true</isDefault>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                  </fields>
               </register>
               <register derivedFrom="S0,TAGVD0"> <name>S1,TAGVD1</name> <description>Cache Tag Storage\nTag &amp; valid information for Set 1 in Way %s</description> <addressOffset>0x4</addressOffset> </register>
               <register derivedFrom="S0,TAGVD0"> <name>S2,TAGVD2</name> <description>Cache Tag Storage\nTag &amp; valid information for Set 2 in Way %s</description> <addressOffset>0x8</addressOffset> </register>
               <register derivedFrom="S0,TAGVD0"> <name>S3,TAGVD3</name> <description>Cache Tag Storage\nTag &amp; valid information for Set 3 in Way %s</description> <addressOffset>0xC</addressOffset> </register>
            </cluster>
            <cluster>
               <dim>4</dim>
               <dimIncrement>64</dimIncrement>
               <dimIndex>0,1,2,3</dimIndex>
               <name>DATAW,@pDATAW@i@f</name>
               <addressOffset>0x200</addressOffset>
               <register>
                  <name>S0UM,DATAW0UM</name>
                  <description>Cache Data Storage (uppermost word)\n
Data storage for Set 0 in Way %s</description>
                  <addressOffset>0x0</addressOffset>
                  <fields>
                     <field>
                        <name>data</name>
                        <description>Bits [127:96] of data entry</description>
                        <bitOffset>0</bitOffset>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0bX</name>
                              <description>Cached data</description>
                              <isDefault>true</isDefault>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                  </fields>
               </register>
               <register>
                  <name>S0MU,DATAW0MU</name>
                  <description>Cache Data Storage (mid-upper word)\n
Data storage for Set 0 in Way %s</description>
                  <addressOffset>0x4</addressOffset>
                  <fields>
                     <field>
                        <name>data</name>
                        <description>Bits [95:64] of data entry</description>
                        <bitOffset>0</bitOffset>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0bX</name>
                              <description>Cached data</description>
                              <isDefault>true</isDefault>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                  </fields>
               </register>
               <register>
                  <name>S0ML,DATAW0ML</name>
                  <description>Cache Data Storage (mid-lower word)\n
Data storage for Set 0 in Way %s</description>
                  <addressOffset>0x8</addressOffset>
                  <fields>
                     <field>
                        <name>data</name>
                        <description>Bits [63:32] of data entry</description>
                        <bitOffset>0</bitOffset>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0bX</name>
                              <description>Cached data</description>
                              <isDefault>true</isDefault>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                  </fields>
               </register>
               <register>
                  <name>S0LM,DATAW0LM</name>
                  <description>Cache Data Storage (lowermost word)\n
Data storage for Set 0 in Way %s</description>
                  <addressOffset>0xC</addressOffset>
                  <fields>
                     <field>
                        <name>data</name>
                        <description>Bits [31:0] of data entry</description>
                        <bitOffset>0</bitOffset>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0bX</name>
                              <description>Cached data</description>
                              <isDefault>true</isDefault>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                  </fields>
               </register>
               <register derivedFrom="S0UM,DATAW0UM"> <name>S1UM,DATAW1UM</name> <description>Cache Data Storage (uppermost word)\nData storage for Set 1 in Way %s</description> <addressOffset>0x10</addressOffset> </register>
               <register derivedFrom="S0MU,DATAW0MU"> <name>S1MU,DATAW1MU</name> <description>Cache Data Storage (mid-upper word)\nData storage for Set 1 in Way %s</description> <addressOffset>0x14</addressOffset> </register>
               <register derivedFrom="S0ML,DATAW0ML"> <name>S1ML,DATAW1ML</name> <description>Cache Data Storage (mid-lower word)\nData storage for Set 1 in Way %s</description> <addressOffset>0x18</addressOffset> </register>
               <register derivedFrom="S0LM,DATAW0LM"> <name>S1LM,DATAW1LM</name> <description>Cache Data Storage (lowermost word)\nData storage for Set 1 in Way %s</description> <addressOffset>0x1C</addressOffset> </register>
               <register derivedFrom="S0UM,DATAW0UM"> <name>S2UM,DATAW2UM</name> <description>Cache Data Storage (uppermost word)\nData storage for Set 2 in Way %s</description> <addressOffset>0x20</addressOffset> </register>
               <register derivedFrom="S0MU,DATAW0MU"> <name>S2MU,DATAW2MU</name> <description>Cache Data Storage (mid-upper word)\nData storage for Set 2 in Way %s</description> <addressOffset>0x24</addressOffset> </register>
               <register derivedFrom="S0ML,DATAW0ML"> <name>S2ML,DATAW2ML</name> <description>Cache Data Storage (mid-lower word)\nData storage for Set 2 in Way %s</description> <addressOffset>0x28</addressOffset> </register>
               <register derivedFrom="S0LM,DATAW0LM"> <name>S2LM,DATAW2LM</name> <description>Cache Data Storage (lowermost word)\nData storage for Set 2 in Way %s</description> <addressOffset>0x2C</addressOffset> </register>
               <register derivedFrom="S0UM,DATAW0UM"> <name>S3UM,DATAW3UM</name> <description>Cache Data Storage (uppermost word)\nData storage for Set 3 in Way %s</description> <addressOffset>0x30</addressOffset> </register>
               <register derivedFrom="S0MU,DATAW0MU"> <name>S3MU,DATAW3MU</name> <description>Cache Data Storage (mid-upper word)\nData storage for Set 3 in Way %s</description> <addressOffset>0x34</addressOffset> </register>
               <register derivedFrom="S0ML,DATAW0ML"> <name>S3ML,DATAW3ML</name> <description>Cache Data Storage (mid-lower word)\nData storage for Set 3 in Way %s</description> <addressOffset>0x38</addressOffset> </register>
               <register derivedFrom="S0LM,DATAW0LM"> <name>S3LM,DATAW3LM</name> <description>Cache Data Storage (lowermost word)\nData storage for Set 3 in Way %s</description> <addressOffset>0x3C</addressOffset> </register>
            </cluster>
         </registers>
      </peripheral>
