#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Mar 30 10:13:03 2017
# Process ID: 30053
# Current directory: /share/home/kudo/Documents/team4
# Command line: vivado
# Log file: /share/home/kudo/Documents/team4/vivado.log
# Journal file: /share/home/kudo/Documents/team4/vivado.jou
#-----------------------------------------------------------
start_gui
create_project labeduc7 /share/home/kudo/verilog/labeduc7 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 5818.359 ; gain = 50.172 ; free physical = 2814 ; free virtual = 5586
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir /share/home/kudo/verilog/labeduc7/labeduc7.srcs/sim_1/new
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /share/home/kudo/verilog/labeduc7/labeduc7.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 10:31:49 2017...
create_project blink /share/home/kudo/verilog/blink -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 5870.961 ; gain = 0.000 ; free physical = 2828 ; free virtual = 5596
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir /share/home/kudo/verilog/blink/blink.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /share/home/kudo/verilog/blink/blink.srcs/sim_1/new/blink.v w ]
add_files -fileset sim_1 /share/home/kudo/verilog/blink/blink.srcs/sim_1/new/blink.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /share/home/kudo/verilog/blink/blink.srcs/sim_1/new/decorder.v w ]
add_files -fileset sim_1 /share/home/kudo/verilog/blink/blink.srcs/sim_1/new/decorder.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 /share/home/kudo/verilog/blink/blink.srcs/sim_1/new/decorder.v
file delete -force /share/home/kudo/verilog/blink/blink.srcs/sim_1/new/decorder.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse /share/home/kudo/verilog/blink.xdc
import_files -fileset constrs_1 /share/home/kudo/verilog/blink.xdc
launch_runs impl_1 -to_step write_bitstream
ERROR: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
launch_runs impl_1 -to_step write_bitstream
ERROR: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
launch_runs impl_1 -to_step write_bitstream
ERROR: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
launch_runs impl_1 -to_step write_bitstream
ERROR: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
launch_runs impl_1 -to_step write_bitstream
ERROR: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
launch_runs impl_1 -to_step write_bitstream
ERROR: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /share/home/kudo/verilog/blink/blink.srcs/sim_1/new/blink.v
WARNING: [filemgmt 56-12] File '/share/home/kudo/verilog/blink/blink.srcs/sim_1/new/blink.v' cannot be added to the project because it already exists in the project, skipping this file
file mkdir /share/home/kudo/verilog/blink/blink.srcs/sources_1/new
close [ open /share/home/kudo/verilog/blink/blink.srcs/sources_1/new/blink.v w ]
add_files /share/home/kudo/verilog/blink/blink.srcs/sources_1/new/blink.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 /share/home/kudo/verilog/blink/blink.srcs/sim_1/new/blink.v
file delete -force /share/home/kudo/verilog/blink/blink.srcs/sim_1/new/blink.v
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 30 11:43:31 2017] Launched synth_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/synth_1/runme.log
[Thu Mar 30 11:43:31 2017] Launched impl_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 30 11:45:06 2017] Launched synth_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/synth_1/runme.log
[Thu Mar 30 11:45:06 2017] Launched impl_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 30 11:46:28 2017] Launched synth_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/synth_1/runme.log
[Thu Mar 30 11:46:28 2017] Launched impl_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:06 . Memory (MB): peak = 5885.906 ; gain = 0.000 ; free physical = 2570 ; free virtual = 5410
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 30 11:48:13 2017] Launched synth_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/synth_1/runme.log
[Thu Mar 30 11:48:13 2017] Launched impl_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 30 11:49:29 2017] Launched synth_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/synth_1/runme.log
[Thu Mar 30 11:49:29 2017] Launched impl_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5885.906 ; gain = 0.000 ; free physical = 2566 ; free virtual = 5406
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 30 11:50:06 2017] Launched synth_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/synth_1/runme.log
[Thu Mar 30 11:50:06 2017] Launched impl_1...
Run output will be captured here: /share/home/kudo/verilog/blink/blink.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 11:53:24 2017...
