#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: EECS373-09

# Tue Apr 16 18:48:48 2019

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v" (library work)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v" (library work)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\mss_tshell.v" (library work)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v" (library work)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\turret_servo_mss_design.v" (library work)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v" (library work)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v" (library work)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v" (library CORESPI_LIB)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v" (library CORESPI_LIB)
@W:"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":805:7:805:17|Net resetn_rx_s is not declared.
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v" (library CORESPI_LIB)
@N: CG347 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":69:31:69:43|Read a parallel_case directive.
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v" (library CORESPI_LIB)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v" (library CORESPI_LIB)
@N: CG347 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":160:38:160:50|Read a parallel_case directive.
@N: CG347 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":223:34:223:46|Read a parallel_case directive.
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v" (library CORESPI_LIB)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v" (library CORESPI_LIB)
@I::"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\turret_servos.v" (library work)
Verilog syntax check successful!
File C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v changed - recompiling
File C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v changed - recompiling
File C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v changed - recompiling
File C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v changed - recompiling
File C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v changed - recompiling
File C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v changed - recompiling
File C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\turret_servos.v changed - recompiling
Selecting top level module turret_servos
@W: CG775 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
@W: CG775 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v":27:0:27:6|Found Component CORESPI in library CORESPI_LIB
@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":207:7:207:14|Synthesizing module pwmMotor in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":183:7:183:12|Synthesizing module pwm_IR in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":158:7:158:9|Synthesizing module pwm in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":3:7:3:19|Synthesizing module BUS_INTERFACE in library work.

@W: CS263 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":74:24:74:28|Port-width mismatch for port pulseWidth. The port definition is 18 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":74:38:74:38|Port-width mismatch for port period. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":75:24:75:28|Port-width mismatch for port pulseWidth. The port definition is 18 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":75:38:75:38|Port-width mismatch for port period. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":21:11:21:16|Object FABINT is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[31] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[30] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[29] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[28] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[27] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[26] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[25] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[24] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[23] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[22] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[21] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[20] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[19] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[18] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[17] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[16] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[15] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[14] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[13] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[12] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[11] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[10] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[9] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[8] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[7] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[6] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[5] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Register bit PRDATA[4] is always 0.
@W: CL279 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":116:0:116:5|Pruning register bits 31 to 4 of PRDATA[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0010
	FAMILY=32'b00000000000000000000000000010010
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@W: CG360 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":31:7:31:12|Synthesizing module spi_rf in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000011111111
	ZEROS=32'b00000000000000000000000000000000
   Generated name = spi_rf_32s_255s_0

@W: CL208 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":134:0:134:5|All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":24:7:24:17|Synthesizing module spi_control in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000100000
   Generated name = spi_control_32s

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":25:7:25:14|Synthesizing module spi_fifo in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000100000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	PTR_WIDTH=32'b00000000000000000000000000000010
   Generated name = spi_fifo_32s_4s_2

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v":24:7:24:18|Synthesizing module spi_clockmux in library CORESPI_LIB.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":29:7:29:18|Synthesizing module spi_chanctrl in library CORESPI_LIB.

	SPH=1'b1
	SPO=1'b1
	SPS=1'b0
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_CLKRATE=32'b00000000000000000000000011111111
	CFG_FRAME_SIZE=32'b00000000000000000000000000100000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	MTX_IDLE1=4'b0000
	MTX_IDLE2=4'b0001
	MTX_MOTSTART=4'b0010
	MTX_TISTART1=4'b0011
	MTX_TISTART2=4'b0100
	MTX_NSCSTART1=4'b0101
	MTX_NSCSTART2=4'b0110
	MTX_SHIFT1=4'b0111
	MTX_SHIFT2=4'b1000
	MTX_END=4'b1001
	STXS_IDLE=1'b0
	STXS_SHIFT=1'b1
	MOTMODE=1'b1
	TIMODE=1'b0
	NSCMODE=1'b0
	MOTNOSSEL=1'b1
	NSCNOSSEL=1'b0
	cfg_framesizeM1=32'b00000000000000000000000000011111
   Generated name = spi_chanctrl_Z2

@W: CG133 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":195:12:195:22|Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":196:12:196:22|Removing wire resetn_rx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":200:12:200:22|Removing wire resetn_rx_r, as there is no assignment to it.
@W: CG133 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":222:12:222:36|Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":1130:0:1130:5|Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":1053:0:1053:5|Pruning unused register msrx_async_reset_ok. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":807:0:807:5|Pruning unused register stxs_txready_at_ssel. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":791:0:791:5|Pruning unused register resetn_rx_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":791:0:791:5|Pruning unused register resetn_rx_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":719:0:719:5|Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Optimizing register bit mtx_holdsel to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_holdsel. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v":29:7:29:9|Synthesizing module spi in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000100000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	CFG_CLK=32'b00000000000000000000000011111111
	SPO=1'b1
	SPH=1'b1
	SPS=1'b0
	CFG_MODE=32'b00000000000000000000000000000000
   Generated name = spi_32s_32s_4s_255s_1_1_0_0s

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v":27:0:27:6|Synthesizing module CORESPI in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000100000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	CFG_CLK=32'b00000000000000000000000011111111
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_MOT_MODE=32'b00000000000000000000000000000011
	CFG_MOT_SSEL=32'b00000000000000000000000000000000
	CFG_TI_NSC_CUSTOM=32'b00000000000000000000000000000000
	CFG_TI_NSC_FRC=32'b00000000000000000000000000000000
	CFG_TI_JMB_FRAMES=32'b00000000000000000000000000000000
	CFG_NSC_OPERATION=32'b00000000000000000000000000000000
	SPS=1'b0
	SPO=1'b1
	SPH=1'b1
   Generated name = CORESPI_Z3

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v":38:7:38:43|Synthesizing module turret_servos_CoreUARTapb_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = turret_servos_CoreUARTapb_0_Clock_gen_0s_0s

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":31:7:31:42|Synthesizing module turret_servos_CoreUARTapb_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000001
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = turret_servos_CoreUARTapb_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s

@W:"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":66:9:66:20|Index into variable tx_byte could be out of range - a simulation mismatch is possible
@W:"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":66:9:66:20|Index into variable tx_byte could be out of range - a simulation mismatch is possible
@N: CG179 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":30:7:30:42|Synthesizing module turret_servos_CoreUARTapb_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000001
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = turret_servos_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s

@N: CG179 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
@W: CL177 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":31:7:31:42|Synthesizing module turret_servos_CoreUARTapb_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000010010
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = turret_servos_CoreUARTapb_0_COREUART_1s_1s_0s_18s_0s_0s

@N: CG179 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v":1868:7:1868:9|Synthesizing module VCC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v":1141:7:1141:9|Synthesizing module GND in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v":1289:7:1289:9|Synthesizing module INV in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v":1982:7:1982:14|Synthesizing module FIFO4K18 in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v":67:7:67:48|Synthesizing module turret_servos_CoreUARTapb_0_fifo_256x8_pa3 in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v":38:7:38:44|Synthesizing module turret_servos_CoreUARTapb_0_fifo_256x8 in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	LEVEL=8'b11111111
   Generated name = turret_servos_CoreUARTapb_0_fifo_256x8_0s_4294967295s

@W: CG360 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v":52:14:52:18|Removing wire AFULL, as there is no assignment to it.
@W: CG133 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":59:7:59:45|Synthesizing module turret_servos_CoreUARTapb_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000010010
	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = turret_servos_CoreUARTapb_0_CoreUARTapb_Z4

@N: CG179 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":254:31:254:41|Removing redundant assignment.
@N: CG179 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":275:31:275:41|Removing redundant assignment.
@W: CG133 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\mss_tshell.v":1:7:1:13|Synthesizing module MSS_APB in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v":2620:7:2620:11|Synthesizing module RCOSC in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:51|Synthesizing module turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":67:7:67:15|Synthesizing module BIBUF_MSS in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":51:7:51:17|Synthesizing module TRIBUFF_MSS in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":37:7:37:16|Synthesizing module OUTBUF_MSS in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":145:7:145:12|Synthesizing module MSSINT in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\turret_servo_mss_design.v":9:7:9:29|Synthesizing module turret_servo_mss_design in library work.

@N: CG364 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\turret_servos.v":9:7:9:19|Synthesizing module turret_servos in library work.

@W: CL157 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":44:7:44:10|Input CLKC is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":48:7:48:13|Input MAINXIN is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused.
@W: CL246 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":104:20:104:24|Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|*Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@W: CL157 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v":74:16:74:20|*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL190 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":206:0:206:5|Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":206:0:206:5|Pruning unused register overflow. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":68:8:68:19|Input read_rx_byte is unused.
@N: CL201 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":42:6:42:17|Input rst_tx_empty is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":43:11:43:21|Input tx_hold_reg is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v":51:15:51:31|Input BAUD_VAL_FRACTION is unused.
@W: CL246 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v":70:12:70:16|Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Trying to extract state machine for register mtx_state.
Extracted state machine for register mtx_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0111
   1000
   1001
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":54:37:54:48|Input txfifo_count is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":59:37:59:48|Input rxfifo_count is unused.
@N: CL134 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found RAM fifo_mem_q, depth=4, width=1
@N: CL134 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found RAM fifo_mem_q, depth=4, width=32
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":27:35:27:41|Input aresetn is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":28:35:28:41|Input sresetn is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":34:35:34:44|Input cfg_master is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":35:35:35:47|Input rx_fifo_empty is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":36:35:36:47|Input tx_fifo_empty is unused.
@W: CL246 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":42:45:42:50|Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":52:35:52:46|Input tx_fifo_read is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":55:35:55:46|Input rx_fifo_full is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":56:35:56:51|Input rx_fifo_full_next is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":58:35:58:52|Input rx_fifo_empty_next is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":61:35:61:51|Input tx_fifo_full_next is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":62:35:62:47|Input tx_fifo_empty is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":63:35:63:52|Input tx_fifo_empty_next is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":109:18:109:25|Input PRDATAS5 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":126:13:126:20|Input PREADYS5 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":81:0:81:5|Register bit freq[0] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":130:0:130:5|Register bit pulseWidth1[0] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":130:0:130:5|Register bit pulseWidth1[1] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":141:0:141:5|Register bit pulseWidth2[0] is always 0.
@N: CL189 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":141:0:141:5|Register bit pulseWidth2[1] is always 0.
@W: CL279 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":141:0:141:5|Pruning register bits 1 to 0 of pulseWidth2[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":130:0:130:5|Pruning register bits 1 to 0 of pulseWidth1[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":81:0:81:5|Pruning register bit 0 of freq[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":81:0:81:5|Pruning register bit 4 of freq[5:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":81:0:81:5|Pruning register bit 2 of freq[5:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":13:13:13:17|Input port bits 31 to 8 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":14:18:14:23|Input port bits 31 to 24 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\hdl\busapb3.v":21:11:21:16|*Unassigned bits of FABINT are referenced and tied to 0 -- simulation mismatch possible.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 16 18:48:48 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 16 18:48:48 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 16 18:48:48 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
File C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\synwork\turret_servos_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 16 18:48:50 2019

###########################################################]
# Tue Apr 16 18:48:50 2019

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\mss_tshell_syn.sdc
@L: C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos_scck.rpt 
Printing clock  summary report in "C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)

@N: MO111 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v":74:16:74:20|Tristate driver AFULL (in view: work.turret_servos_CoreUARTapb_0_fifo_256x8_pa3_0(verilog)) on net AFULL (in view: work.turret_servos_CoreUARTapb_0_fifo_256x8_pa3_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v":74:16:74:20|Tristate driver AFULL (in view: work.turret_servos_CoreUARTapb_0_fifo_256x8_pa3_1(verilog)) on net AFULL (in view: work.turret_servos_CoreUARTapb_0_fifo_256x8_pa3_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_32s_4s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_32s_4s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\rx_async.v":286:0:286:5|Removing sequential instance stop_strobe (in view: work.turret_servos_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_32s_4s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_32s_4s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":630:0:630:5|Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock           Clock
Clock       Frequency     Period        Type         Group           Load 
--------------------------------------------------------------------------
FAB_CLK     100.0 MHz     10.000        declared     clk_group_0     782  
FCLK        100.0 MHz     10.000        declared     clk_group_0     0    
==========================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)

Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z2(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
Encoding state machine xmit_state[6:0] (in view: work.turret_servos_CoreUARTapb_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[3:0] (in view: work.turret_servos_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.turret_servos_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine rx_state[3:0] (in view: work.turret_servos_CoreUARTapb_0_COREUART_1s_1s_0s_18s_0s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\coreuart.v":293:0:293:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.turret_servos_CoreUARTapb_0_COREUART_1s_1s_0s_18s_0s_0s(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 31MB peak: 117MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 16 18:48:50 2019

###########################################################]
# Tue Apr 16 18:48:51 2019

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)

@N: MO111 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v":74:16:74:20|Tristate driver AFULL (in view: work.turret_servos_CoreUARTapb_0_fifo_256x8_pa3(verilog)) on net AFULL (in view: work.turret_servos_CoreUARTapb_0_fifo_256x8_pa3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)

@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\hdl\busapb3.v":96:0:96:5|Found counter in view:work.BUS_INTERFACE(verilog) instance hit_count[25:0] 
@N: MF176 |Default generator successful 
@N: MF179 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\hdl\busapb3.v":222:12:222:30|Found 32 by 32 bit less-than operator ('<') pwm6 (in view: work.pwmMotor(verilog))
@N: MF238 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\hdl\busapb3.v":221:21:221:30|Found 32-bit incrementor, 'un3_count_1[31:0]'
@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\hdl\busapb3.v":192:0:192:5|Found counter in view:work.pwm_IR_1(verilog) instance count[31:0] 
@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\hdl\busapb3.v":192:0:192:5|Found counter in view:work.pwm_IR_0(verilog) instance count[31:0] 
@N: MF179 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\hdl\busapb3.v":173:5:173:23|Found 32 by 32 bit less-than operator ('<') pwm6 (in view: work.pwm(verilog))
@N: MF238 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\hdl\busapb3.v":172:13:172:22|Found 32-bit incrementor, 'un3_count_1[31:0]'
@N: MF135 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[32] (in view: CORESPI_LIB.spi_fifo_32s_4s_2_1(verilog)) is 4 words by 1 bits.
@W: MF136 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Unknown RAM style no_rw_check
@N: MF135 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[31:0] (in view: CORESPI_LIB.spi_fifo_32s_4s_2_1(verilog)) is 4 words by 32 bits.
@W: MF136 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Unknown RAM style no_rw_check
@N: MF239 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":176:5:176:6|Found 6-bit decrementor, 'un1_counter_q_1_dec[5:0]'
@N: MF135 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[32] (in view: CORESPI_LIB.spi_fifo_32s_4s_2_0(verilog)) is 4 words by 1 bits.
@W: MF136 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Unknown RAM style no_rw_check
@N: MF135 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[31:0] (in view: CORESPI_LIB.spi_fifo_32s_4s_2_0(verilog)) is 4 words by 32 bits.
@W: MF136 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Unknown RAM style no_rw_check
@N: MF176 |Default generator successful 
@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z2(verilog) instance mtx_bitsel[4:0] 
@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z2(verilog) instance stxs_bitsel[4:0] 
@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":286:0:286:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z2(verilog) instance spi_clk_count[7:0] 
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z2(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z2(verilog) instance stxs_bitcnt[4:0] 
Encoding state machine rx_state[3:0] (in view: work.turret_servos_CoreUARTapb_0_COREUART_1s_1s_0s_18s_0s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\coreuart.v":293:0:293:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.turret_servos_CoreUARTapb_0_COREUART_1s_1s_0s_18s_0s_0s(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.turret_servos_CoreUARTapb_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\clock_gen.v":310:0:310:5|Found counter in view:work.turret_servos_CoreUARTapb_0_Clock_gen_0s_0s(verilog) instance xmit_cntr[3:0] 
Encoding state machine xmit_state[6:0] (in view: work.turret_servos_CoreUARTapb_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\tx_async.v":268:0:268:5|Found counter in view:work.turret_servos_CoreUARTapb_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog) instance xmit_bit_sel[3:0] 
@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\rx_async.v":377:0:377:5|Found counter in view:work.turret_servos_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog) instance rx_bit_cnt[3:0] 
Encoding state machine rx_state[3:0] (in view: work.turret_servos_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.turret_servos_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\rx_async.v":181:0:181:5|Found counter in view:work.turret_servos_CoreUARTapb_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog) instance receive_count[3:0] 
@N: MF794 |RAM fifo_mem_q[32] required 264 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 118MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 128MB)

@W: BN132 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\coreuart.v":263:0:263:5|Removing sequential instance CoreUARTapb_0.uUART.clear_parity_reg0 because it is equivalent to instance CoreUARTapb_0.uUART.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\coreuart.v":278:0:278:5|Removing sequential instance CoreUARTapb_0.uUART.clear_framing_error_reg because it is equivalent to instance CoreUARTapb_0.uUART.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 128MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 128MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 128MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

@N: MF794 |RAM fifo_mem_q[32] required 264 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 138MB peak: 140MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                   Fanout, notes                   
-------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST / M2FRESETn                         419 : 375 asynchronous set/reset
turret_servo_mss_design_0.MSS_ADLIB_INST / MSSPADDR[2]                       35                              
CoreUARTapb_0.uUART.make_RX.parity_err / Q                                   28                              
CoreUARTapb_0.uUART.make_CLOCK_GEN.genblk1.make_baud_cntr.baud_cntr8 / Y     25                              
CORESPI_0.USPI.UCC.un1_resetn_tx / Y                                         52 : 52 asynchronous set/reset  
CORESPI_0.USPI.URXF.rd_pointer_q[0] / Q                                      69                              
CORESPI_0.USPI.URXF.rd_pointer_q[1] / Q                                      35                              
CORESPI_0.USPI.UTXF.rd_pointer_q[0] / Q                                      69                              
CORESPI_0.USPI.UTXF.rd_pointer_q[1] / Q                                      35                              
BUS_INTERFACE_0.hit_count_1_sqmuxa / Y                                       26                              
CORESPI_0.USPI.URXF.m23 / Y                                                  33                              
CORESPI_0.USPI.URXF.m24 / Y                                                  33                              
CORESPI_0.USPI.UCC.msrxs_datain_0_sqmuxa_1 / Y                               59                              
CORESPI_0.USPI.UCC.clock_rx_re / Y                                           33                              
CORESPI_0.USPI.UCON.un1_PADDR_0_a2 / Y                                       32                              
CoreAPB3_0.iPSELS_0_a5[2] / Y                                                25                              
CORESPI_0.USPI.UTXF.fifo_mem_q.awe3 / Y                                      33                              
CORESPI_0.USPI.UTXF.fifo_mem_q.awe2 / Y                                      33                              
CORESPI_0.USPI.UCC.stxs_datareg_1_sqmuxa_2 / Y                               32                              
CORESPI_0.USPI.UCC.un1_stxs_datareg_2_sqmuxa_i_0 / Y                         31                              
CORESPI_0.USPI.UTXF.fifo_mem_q.awe1 / Y                                      33                              
CORESPI_0.USPI.UTXF.fifo_mem_q.awe0 / Y                                      33                              
CORESPI_0.USPI.URXF.m21 / Y                                                  33                              
CORESPI_0.USPI.URXF.m20 / Y                                                  35                              
=============================================================================================================

@N: FP130 |Promoting Net turret_servo_mss_design_0_M2F_RESET_N on CLKINT  I_99 
@N: FP130 |Promoting Net CORESPI_0.USPI.URXF.rd_pointer_q[0] on CLKINT  I_100 
@N: FP130 |Promoting Net CORESPI_0.USPI.UTXF.rd_pointer_q[0] on CLKINT  I_101 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 142MB)

Replicating Combinational Instance CORESPI_0.USPI.URXF.m20, fanout 35 segments 2
Replicating Combinational Instance CORESPI_0.USPI.URXF.m21, fanout 33 segments 2
Replicating Combinational Instance CORESPI_0.USPI.UTXF.fifo_mem_q.awe0, fanout 33 segments 2
Replicating Combinational Instance CORESPI_0.USPI.UTXF.fifo_mem_q.awe1, fanout 33 segments 2
Replicating Combinational Instance CORESPI_0.USPI.UCC.un1_stxs_datareg_2_sqmuxa_i_0, fanout 31 segments 2
Replicating Combinational Instance CORESPI_0.USPI.UCC.stxs_datareg_1_sqmuxa_2, fanout 32 segments 2
Replicating Combinational Instance CORESPI_0.USPI.UTXF.fifo_mem_q.awe2, fanout 33 segments 2
Replicating Combinational Instance CORESPI_0.USPI.UTXF.fifo_mem_q.awe3, fanout 33 segments 2
Replicating Combinational Instance CoreAPB3_0.iPSELS_0_a5[2], fanout 25 segments 2
Replicating Combinational Instance CORESPI_0.USPI.UCON.un1_PADDR_0_a2, fanout 32 segments 2
Replicating Combinational Instance CORESPI_0.USPI.UCC.clock_rx_re, fanout 33 segments 2
Replicating Combinational Instance CORESPI_0.USPI.UCC.msrxs_datain_0_sqmuxa_1, fanout 59 segments 3
Replicating Combinational Instance CORESPI_0.USPI.URXF.m24, fanout 33 segments 2
Replicating Combinational Instance CORESPI_0.USPI.URXF.m23, fanout 33 segments 2
Replicating Combinational Instance BUS_INTERFACE_0.hit_count_1_sqmuxa, fanout 26 segments 2
Replicating Sequential Instance CORESPI_0.USPI.UTXF.rd_pointer_q[1], fanout 35 segments 2
Replicating Sequential Instance CORESPI_0.USPI.URXF.rd_pointer_q[1], fanout 35 segments 2
Replicating Combinational Instance CORESPI_0.USPI.UCC.un1_resetn_tx, fanout 52 segments 3
Replicating Combinational Instance CoreUARTapb_0.uUART.make_CLOCK_GEN.genblk1.make_baud_cntr.baud_cntr8, fanout 25 segments 2
Replicating Sequential Instance CoreUARTapb_0.uUART.make_RX.parity_err, fanout 28 segments 2
Buffering CoreAPB3_0_APBmslave0_PADDR[2], fanout 35 segments 2

Added 1 Buffers
Added 22 Cells via replication
	Added 3 Sequential Cells via replication
	Added 19 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 977 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element               Drive Element Type                Fanout     Sample Instance             
-------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       turret_servo_mss_design_0     clock definition on hierarchy     977        CoreUARTapb_0.controlReg1[7]
=========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 134MB peak: 142MB)

Writing Analyst data base C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\synthesis\synwork\turret_servos_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 136MB peak: 142MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 138MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 136MB peak: 142MB)

@W: MT246 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\turret_servo_mss_design.v":544:7:544:18|Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\rpuyat\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\turret_servo_mss_design.v":477:0:477:11|Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock FCLK with period 10.00ns 
@N: MT615 |Found clock FAB_CLK with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 16 18:48:55 2019
#


Top view:               turret_servos
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    C:\Users\rpuyat\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\mss_tshell_syn.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -11.920

                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
FAB_CLK            100.0 MHz     73.7 MHz      10.000        13.564        -3.564     declared     clk_group_0    
FCLK               100.0 MHz     NA            10.000        NA            NA         declared     clk_group_0    
System             100.0 MHz     62.2 MHz      10.000        16.074        -6.074     system       system_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks             |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
System    System   |  10.000      -6.074   |  No paths    -      |  No paths    -      |  No paths    -    
System    FAB_CLK  |  10.000      -11.920  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   System   |  10.000      0.113    |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   FAB_CLK  |  10.000      -3.564   |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                           Arrival           
Instance                            Reference     Type       Pin     Net               Time        Slack 
                                    Clock                                                                
---------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.UCC.msrxp_strobe     FAB_CLK       DFN1C0     Q       rx_fifo_write     0.737       -3.564
BUS_INTERFACE_0.p3.count[0]         FAB_CLK       DFN1       Q       count[0]          0.737       -3.391
CORESPI_0.USPI.URXF.empty_out       FAB_CLK       DFN1P0     Q       rx_fifo_empty     0.737       -3.281
CORESPI_0.USPI.URF.clr_rxfifo       FAB_CLK       DFN1C0     Q       fiforstrx         0.737       -3.128
BUS_INTERFACE_0.p3.count[7]         FAB_CLK       DFN1E0     Q       count[7]          0.737       -3.101
BUS_INTERFACE_0.p3.count[1]         FAB_CLK       DFN1       Q       count[1]          0.737       -2.967
BUS_INTERFACE_0.p3.count[8]         FAB_CLK       DFN1E0     Q       count[8]          0.737       -2.892
BUS_INTERFACE_0.p3.count[2]         FAB_CLK       DFN1       Q       count[2]          0.737       -2.729
CORESPI_0.USPI.URF.clr_txfifo       FAB_CLK       DFN1P0     Q       fiforsttx_i_0     0.737       -2.584
BUS_INTERFACE_0.p3.count[3]         FAB_CLK       DFN1       Q       count[3]          0.737       -2.251
=========================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                          Required           
Instance                             Reference     Type       Pin     Net              Time         Slack 
                                     Clock                                                                
----------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.URXF.full_out         FAB_CLK       DFN1C0     D       full_out_2       9.427        -3.564
CORESPI_0.USPI.URXF.empty_out        FAB_CLK       DFN1P0     D       empty_out_2      9.461        -3.531
BUS_INTERFACE_0.p3.count[30]         FAB_CLK       DFN1       D       count_n30        9.461        -3.391
BUS_INTERFACE_0.p3.count[31]         FAB_CLK       DFN1       D       count_n31        9.461        -3.391
CORESPI_0.USPI.URXF.counter_q[5]     FAB_CLK       DFN1C0     D       counter_d[5]     9.427        -3.043
BUS_INTERFACE_0.p3.count[22]         FAB_CLK       DFN1E0     E       N_63             9.566        -2.744
CORESPI_0.USPI.UTXF.empty_out        FAB_CLK       DFN1P0     D       empty_out_2      9.427        -2.584
CORESPI_0.USPI.UTXF.full_out         FAB_CLK       DFN1C0     D       full_out_2       9.427        -2.584
BUS_INTERFACE_0.p3.count[23]         FAB_CLK       DFN1       D       count_n23        9.461        -2.378
BUS_INTERFACE_0.p3.count[24]         FAB_CLK       DFN1       D       count_n24        9.461        -2.378
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      12.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.564

    Number of logic level(s):                9
    Starting point:                          CORESPI_0.USPI.UCC.msrxp_strobe / Q
    Ending point:                            CORESPI_0.USPI.URXF.full_out / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.UCC.msrxp_strobe                DFN1C0     Q        Out     0.737     0.737       -         
rx_fifo_write                                  Net        -        -       1.423     -           6         
CORESPI_0.USPI.URXF.empty_out_RNIC46L          NOR2       B        In      -         2.160       -         
CORESPI_0.USPI.URXF.empty_out_RNIC46L          NOR2       Y        Out     0.646     2.807       -         
N_26_0                                         Net        -        -       1.423     -           6         
CORESPI_0.USPI.URXF.full_out_RNIQFAC2          MX2        B        In      -         4.230       -         
CORESPI_0.USPI.URXF.full_out_RNIQFAC2          MX2        Y        Out     0.586     4.816       -         
un1_counter_d_0_sqmuxa[0]                      Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.un1_counter_q.m1           NOR2B      B        In      -         5.622       -         
CORESPI_0.USPI.URXF.un1_counter_q.m1           NOR2B      Y        Out     0.516     6.138       -         
N_2_i                                          Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.un1_counter_q.m4           MX2C       B        In      -         6.524       -         
CORESPI_0.USPI.URXF.un1_counter_q.m4           MX2C       Y        Out     0.586     7.110       -         
i2_mux                                         Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.un1_counter_q.m7           MX2A       B        In      -         7.496       -         
CORESPI_0.USPI.URXF.un1_counter_q.m7           MX2A       Y        Out     0.610     8.106       -         
i4_mux                                         Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.un1_counter_q.m10          MX2A       B        In      -         8.912       -         
CORESPI_0.USPI.URXF.un1_counter_q.m10          MX2A       Y        Out     0.610     9.522       -         
i6_mux                                         Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.counter_q_RNI88HDS[0]      XA1        A        In      -         10.329      -         
CORESPI_0.USPI.URXF.counter_q_RNI88HDS[0]      XA1        Y        Out     0.407     10.735      -         
m11_e_2                                        Net        -        -       0.322     -           1         
CORESPI_0.USPI.URXF.counter_q_RNIJ473C1[0]     XA1        C        In      -         11.057      -         
CORESPI_0.USPI.URXF.counter_q_RNIJ473C1[0]     XA1        Y        Out     0.713     11.769      -         
N_327                                          Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.full_out_RNO               NOR2B      A        In      -         12.155      -         
CORESPI_0.USPI.URXF.full_out_RNO               NOR2B      Y        Out     0.514     12.669      -         
full_out_2                                     Net        -        -       0.322     -           1         
CORESPI_0.USPI.URXF.full_out                   DFN1C0     D        In      -         12.991      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.564 is 6.498(47.9%) logic and 7.066(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      13.001
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.540

    Number of logic level(s):                9
    Starting point:                          CORESPI_0.USPI.UCC.msrxp_strobe / Q
    Ending point:                            CORESPI_0.USPI.URXF.full_out / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.UCC.msrxp_strobe                DFN1C0     Q        Out     0.737     0.737       -         
rx_fifo_write                                  Net        -        -       1.423     -           6         
CORESPI_0.USPI.URXF.empty_out_RNIC46L          NOR2       B        In      -         2.160       -         
CORESPI_0.USPI.URXF.empty_out_RNIC46L          NOR2       Y        Out     0.646     2.807       -         
N_26_0                                         Net        -        -       1.423     -           6         
CORESPI_0.USPI.URXF.full_out_RNIQFAC2          MX2        B        In      -         4.230       -         
CORESPI_0.USPI.URXF.full_out_RNIQFAC2          MX2        Y        Out     0.586     4.816       -         
un1_counter_d_0_sqmuxa[0]                      Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.un1_counter_q.m1           NOR2B      B        In      -         5.622       -         
CORESPI_0.USPI.URXF.un1_counter_q.m1           NOR2B      Y        Out     0.516     6.138       -         
N_2_i                                          Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.un1_counter_q.m4           MX2C       B        In      -         6.524       -         
CORESPI_0.USPI.URXF.un1_counter_q.m4           MX2C       Y        Out     0.586     7.110       -         
i2_mux                                         Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.un1_counter_q.m7           MX2A       B        In      -         7.496       -         
CORESPI_0.USPI.URXF.un1_counter_q.m7           MX2A       Y        Out     0.610     8.106       -         
i4_mux                                         Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.un1_counter_q.m10          MX2A       B        In      -         8.912       -         
CORESPI_0.USPI.URXF.un1_counter_q.m10          MX2A       Y        Out     0.610     9.522       -         
i6_mux                                         Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.un1_counter_q.m22          MX2A       B        In      -         10.329      -         
CORESPI_0.USPI.URXF.un1_counter_q.m22          MX2A       Y        Out     0.610     10.938      -         
i8_mux                                         Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.counter_q_RNIJ473C1[0]     XA1        A        In      -         11.324      -         
CORESPI_0.USPI.URXF.counter_q_RNIJ473C1[0]     XA1        Y        Out     0.481     11.806      -         
N_327                                          Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.full_out_RNO               NOR2B      A        In      -         12.192      -         
CORESPI_0.USPI.URXF.full_out_RNO               NOR2B      Y        Out     0.488     12.680      -         
full_out_2                                     Net        -        -       0.322     -           1         
CORESPI_0.USPI.URXF.full_out                   DFN1C0     D        In      -         13.001      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.540 is 6.409(47.3%) logic and 7.131(52.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      12.993
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.531

    Number of logic level(s):                9
    Starting point:                          CORESPI_0.USPI.UCC.msrxp_strobe / Q
    Ending point:                            CORESPI_0.USPI.URXF.empty_out / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.UCC.msrxp_strobe                DFN1C0     Q        Out     0.737     0.737       -         
rx_fifo_write                                  Net        -        -       1.423     -           6         
CORESPI_0.USPI.URXF.empty_out_RNIC46L          NOR2       B        In      -         2.160       -         
CORESPI_0.USPI.URXF.empty_out_RNIC46L          NOR2       Y        Out     0.646     2.807       -         
N_26_0                                         Net        -        -       1.423     -           6         
CORESPI_0.USPI.URXF.full_out_RNIQFAC2          MX2        B        In      -         4.230       -         
CORESPI_0.USPI.URXF.full_out_RNIQFAC2          MX2        Y        Out     0.586     4.816       -         
un1_counter_d_0_sqmuxa[0]                      Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.un1_counter_q.m1           NOR2B      B        In      -         5.622       -         
CORESPI_0.USPI.URXF.un1_counter_q.m1           NOR2B      Y        Out     0.516     6.138       -         
N_2_i                                          Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.un1_counter_q.m4           MX2C       B        In      -         6.524       -         
CORESPI_0.USPI.URXF.un1_counter_q.m4           MX2C       Y        Out     0.586     7.110       -         
i2_mux                                         Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.un1_counter_q.m7           MX2A       B        In      -         7.496       -         
CORESPI_0.USPI.URXF.un1_counter_q.m7           MX2A       Y        Out     0.610     8.106       -         
i4_mux                                         Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.un1_counter_q.m10          MX2A       B        In      -         8.912       -         
CORESPI_0.USPI.URXF.un1_counter_q.m10          MX2A       Y        Out     0.610     9.522       -         
i6_mux                                         Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.un1_counter_q.m22          MX2A       B        In      -         10.329      -         
CORESPI_0.USPI.URXF.un1_counter_q.m22          MX2A       Y        Out     0.610     10.938      -         
i8_mux                                         Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.counter_q_RNIJ473C1[0]     XA1        A        In      -         11.324      -         
CORESPI_0.USPI.URXF.counter_q_RNIJ473C1[0]     XA1        Y        Out     0.481     11.806      -         
N_327                                          Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.empty_out_RNO              MX2B       S        In      -         12.192      -         
CORESPI_0.USPI.URXF.empty_out_RNO              MX2B       Y        Out     0.480     12.671      -         
empty_out_2                                    Net        -        -       0.322     -           1         
CORESPI_0.USPI.URXF.empty_out                  DFN1P0     D        In      -         12.993      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.531 is 6.401(47.3%) logic and 7.131(52.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      12.956
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.495

    Number of logic level(s):                9
    Starting point:                          CORESPI_0.USPI.UCC.msrxp_strobe / Q
    Ending point:                            CORESPI_0.USPI.URXF.empty_out / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.UCC.msrxp_strobe                DFN1C0     Q        Out     0.737     0.737       -         
rx_fifo_write                                  Net        -        -       1.423     -           6         
CORESPI_0.USPI.URXF.empty_out_RNIC46L          NOR2       B        In      -         2.160       -         
CORESPI_0.USPI.URXF.empty_out_RNIC46L          NOR2       Y        Out     0.646     2.807       -         
N_26_0                                         Net        -        -       1.423     -           6         
CORESPI_0.USPI.URXF.full_out_RNIQFAC2          MX2        B        In      -         4.230       -         
CORESPI_0.USPI.URXF.full_out_RNIQFAC2          MX2        Y        Out     0.586     4.816       -         
un1_counter_d_0_sqmuxa[0]                      Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.un1_counter_q.m1           NOR2B      B        In      -         5.622       -         
CORESPI_0.USPI.URXF.un1_counter_q.m1           NOR2B      Y        Out     0.516     6.138       -         
N_2_i                                          Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.un1_counter_q.m4           MX2C       B        In      -         6.524       -         
CORESPI_0.USPI.URXF.un1_counter_q.m4           MX2C       Y        Out     0.586     7.110       -         
i2_mux                                         Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.un1_counter_q.m7           MX2A       B        In      -         7.496       -         
CORESPI_0.USPI.URXF.un1_counter_q.m7           MX2A       Y        Out     0.610     8.106       -         
i4_mux                                         Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.un1_counter_q.m10          MX2A       B        In      -         8.912       -         
CORESPI_0.USPI.URXF.un1_counter_q.m10          MX2A       Y        Out     0.610     9.522       -         
i6_mux                                         Net        -        -       0.806     -           3         
CORESPI_0.USPI.URXF.counter_q_RNI88HDS[0]      XA1        A        In      -         10.329      -         
CORESPI_0.USPI.URXF.counter_q_RNI88HDS[0]      XA1        Y        Out     0.407     10.735      -         
m11_e_2                                        Net        -        -       0.322     -           1         
CORESPI_0.USPI.URXF.counter_q_RNIJ473C1[0]     XA1        C        In      -         11.057      -         
CORESPI_0.USPI.URXF.counter_q_RNIJ473C1[0]     XA1        Y        Out     0.713     11.769      -         
N_327                                          Net        -        -       0.386     -           2         
CORESPI_0.USPI.URXF.empty_out_RNO              MX2B       S        In      -         12.155      -         
CORESPI_0.USPI.URXF.empty_out_RNO              MX2B       Y        Out     0.480     12.634      -         
empty_out_2                                    Net        -        -       0.322     -           1         
CORESPI_0.USPI.URXF.empty_out                  DFN1P0     D        In      -         12.956      -         
===========================================================================================================
Total path delay (propagation time + setup) of 13.495 is 6.428(47.6%) logic and 7.066(52.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      12.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.391

    Number of logic level(s):                7
    Starting point:                          BUS_INTERFACE_0.p3.count[0] / Q
    Ending point:                            BUS_INTERFACE_0.p3.count[30] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
BUS_INTERFACE_0.p3.count[0]                DFN1      Q        Out     0.737     0.737       -         
count[0]                                   Net       -        -       1.669     -           9         
BUS_INTERFACE_0.p3.count_RNIEA811_0[2]     NOR3C     C        In      -         2.405       -         
BUS_INTERFACE_0.p3.count_RNIEA811_0[2]     NOR3C     Y        Out     0.641     3.047       -         
count_m6_0_a2_5_4                          Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNI93EN1[6]       NOR3C     C        In      -         3.368       -         
BUS_INTERFACE_0.p3.count_RNI93EN1[6]       NOR3C     Y        Out     0.641     4.010       -         
count_m6_0_a2_5_6                          Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count_RNI5RP33[4]       NOR2B     A        In      -         4.331       -         
BUS_INTERFACE_0.p3.count_RNI5RP33[4]       NOR2B     Y        Out     0.514     4.845       -         
count_N_13_mux_0                           Net       -        -       1.279     -           5         
BUS_INTERFACE_0.p3.count_RNIH3NS3[10]      NOR2B     B        In      -         6.125       -         
BUS_INTERFACE_0.p3.count_RNIH3NS3[10]      NOR2B     Y        Out     0.627     6.752       -         
count_N_3_mux_0                            Net       -        -       1.669     -           9         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[15]      NOR2B     B        In      -         8.421       -         
BUS_INTERFACE_0.p3.count_RNIOJ4P7[15]      NOR2B     Y        Out     0.627     9.048       -         
count_N_13_mux                             Net       -        -       1.526     -           7         
BUS_INTERFACE_0.p3.count_RNIQA4QA[26]      NOR2B     B        In      -         10.574      -         
BUS_INTERFACE_0.p3.count_RNIQA4QA[26]      NOR2B     Y        Out     0.627     11.201      -         
count_N_9_mux                              Net       -        -       0.386     -           2         
BUS_INTERFACE_0.p3.count_RNO[30]           AX1C      A        In      -         11.587      -         
BUS_INTERFACE_0.p3.count_RNO[30]           AX1C      Y        Out     0.944     12.531      -         
count_n30                                  Net       -        -       0.322     -           1         
BUS_INTERFACE_0.p3.count[30]               DFN1      D        In      -         12.852      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.391 is 5.898(44.0%) logic and 7.492(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                                          Arrival            
Instance                                     Reference     Type        Pin              Net                                                    Time        Slack  
                                             Clock                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[11]     turret_servo_mss_design_0_MSS_MASTER_APB_PADDR[11]     0.000       -11.920
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[10]     turret_servo_mss_design_0_MSS_MASTER_APB_PADDR[10]     0.000       -11.769
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPSEL          turret_servo_mss_design_0_MSS_MASTER_APB_PSELx         0.000       -11.197
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[9]      turret_servo_mss_design_0_MSS_MASTER_APB_PADDR[9]      0.000       -10.593
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[2]     CoreAPB3_0_APBmslave0_PWDATA[2]                        0.000       -10.076
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[1]     CoreAPB3_0_APBmslave0_PWDATA[1]                        0.000       -9.991 
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[8]      turret_servo_mss_design_0_MSS_MASTER_APB_PADDR[8]      0.000       -9.762 
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[5]     CoreAPB3_0_APBmslave0_PWDATA[5]                        0.000       -9.621 
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[6]     CoreAPB3_0_APBmslave0_PWDATA[6]                        0.000       -9.586 
turret_servo_mss_design_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWDATA[3]     CoreAPB3_0_APBmslave0_PWDATA[3]                        0.000       -9.525 
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                 Required            
Instance                             Reference     Type       Pin     Net                     Time         Slack  
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.UTXF.empty_out        System        DFN1P0     D       empty_out_2             9.427        -11.920
CORESPI_0.USPI.UTXF.full_out         System        DFN1C0     D       full_out_2              9.427        -11.920
CORESPI_0.USPI.URXF.full_out         System        DFN1C0     D       full_out_2              9.427        -10.896
CORESPI_0.USPI.URXF.empty_out        System        DFN1P0     D       empty_out_2             9.461        -10.863
CORESPI_0.USPI.UTXF.counter_q[3]     System        DFN1C0     D       counter_d[3]            9.461        -10.414
CORESPI_0.USPI.URXF.counter_q[5]     System        DFN1C0     D       counter_d[5]            9.427        -10.375
CORESPI_0.USPI.UTXF.counter_q[5]     System        DFN1C0     D       counter_d[5]            9.461        -10.101
BUS_INTERFACE_0.pulseWidth1[17]      System        DFN1       D       pulseWidth1_RNO[17]     9.427        -10.076
BUS_INTERFACE_0.pulseWidth2[17]      System        DFN1       D       pulseWidth2_RNO[17]     9.427        -10.076
CORESPI_0.USPI.UTXF.counter_q[4]     System        DFN1C0     D       counter_d[4]            9.461        -10.057
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      21.347
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -11.920

    Number of logic level(s):                15
    Starting point:                          turret_servo_mss_design_0.MSS_ADLIB_INST / MSSPADDR[11]
    Ending point:                            CORESPI_0.USPI.UTXF.empty_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin              Pin               Arrival     No. of    
Name                                                   Type        Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST               MSS_APB     MSSPADDR[11]     Out     0.000     0.000       -         
turret_servo_mss_design_0_MSS_MASTER_APB_PADDR[11]     Net         -                -       0.322     -           1         
CoreAPB3_0.iPSELS_2[0]                                 NOR2        B                In      -         0.322       -         
CoreAPB3_0.iPSELS_2[0]                                 NOR2        Y                Out     0.514     0.836       -         
CoreAPB3_0_APBmslave0_PSELx_2                          Net         -                -       0.806     -           3         
CoreAPB3_0.iPSELS_0_a2[2]                              NOR2B       A                In      -         1.642       -         
CoreAPB3_0.iPSELS_0_a2[2]                              NOR2B       Y                Out     0.514     2.157       -         
N_53                                                   Net         -                -       1.423     -           6         
CoreAPB3_0.iPSELS_0_a5[2]                              NOR3B       B                In      -         3.580       -         
CoreAPB3_0.iPSELS_0_a5[2]                              NOR3B       Y                Out     0.607     4.187       -         
CoreAPB3_0_APBmslave2_PSELx                            Net         -                -       1.994     -           12        
CORESPI_0.USPI.UCON.tx_fifo_write_sig16                NOR2B       B                In      -         6.180       -         
CORESPI_0.USPI.UCON.tx_fifo_write_sig16                NOR2B       Y                Out     0.627     6.808       -         
tx_fifo_write_sig16                                    Net         -                -       1.776     -           11        
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_0                NOR3C       B                In      -         8.584       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_0                NOR3C       Y                Out     0.607     9.190       -         
tx_fifo_last_0_a2_0                                    Net         -                -       0.386     -           2         
CORESPI_0.USPI.UCON.tx_fifo_write_0_a2                 XA1         C                In      -         9.576       -         
CORESPI_0.USPI.UCON.tx_fifo_write_0_a2                 XA1         Y                Out     0.713     10.289      -         
tx_fifo_write                                          Net         -                -       1.526     -           7         
CORESPI_0.USPI.UTXF.full_out_RNI0FPI1_0                NOR3B       A                In      -         11.815      -         
CORESPI_0.USPI.UTXF.full_out_RNI0FPI1_0                NOR3B       Y                Out     0.641     12.456      -         
counter_d_0_sqmuxa_1_0                                 Net         -                -       0.806     -           3         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_1                AND2        B                In      -         13.262      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_1                AND2        Y                Out     0.627     13.890      -         
DWACT_ADD_CI_0_TMP[0]                                  Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_27               NOR2B       A                In      -         14.275      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_27               NOR2B       Y                Out     0.514     14.790      -         
DWACT_ADD_CI_0_g_array_1[0]                            Net         -                -       0.806     -           3         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_33               NOR2B       A                In      -         15.596      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_33               NOR2B       Y                Out     0.514     16.111      -         
DWACT_ADD_CI_0_g_array_2[0]                            Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_21               XOR2        B                In      -         16.496      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_21               XOR2        Y                Out     0.937     17.433      -         
un1_counter_q0[4]                                      Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.un1_counter_q_m[4]                 MX2         A                In      -         17.755      -         
CORESPI_0.USPI.UTXF.un1_counter_q_m[4]                 MX2         Y                Out     0.568     18.323      -         
un1_counter_q[4]                                       Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNITMEE[4]         NOR2B       A                In      -         18.644      -         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNITMEE[4]         NOR2B       Y                Out     0.488     19.133      -         
counter_d[4]                                           Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNIAK4L4[4]        NOR2        B                In      -         19.519      -         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNIAK4L4[4]        NOR2        Y                Out     0.514     20.033      -         
full_out_2_3                                           Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.empty_out_RNO                      NOR3B       B                In      -         20.419      -         
CORESPI_0.USPI.UTXF.empty_out_RNO                      NOR3B       Y                Out     0.607     21.025      -         
empty_out_2                                            Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.empty_out                          DFN1P0      D                In      -         21.347      -         
============================================================================================================================
Total path delay (propagation time + setup) of 21.920 is 9.567(43.6%) logic and 12.353(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      21.347
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -11.920

    Number of logic level(s):                15
    Starting point:                          turret_servo_mss_design_0.MSS_ADLIB_INST / MSSPADDR[11]
    Ending point:                            CORESPI_0.USPI.UTXF.full_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin              Pin               Arrival     No. of    
Name                                                   Type        Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST               MSS_APB     MSSPADDR[11]     Out     0.000     0.000       -         
turret_servo_mss_design_0_MSS_MASTER_APB_PADDR[11]     Net         -                -       0.322     -           1         
CoreAPB3_0.iPSELS_2[0]                                 NOR2        B                In      -         0.322       -         
CoreAPB3_0.iPSELS_2[0]                                 NOR2        Y                Out     0.514     0.836       -         
CoreAPB3_0_APBmslave0_PSELx_2                          Net         -                -       0.806     -           3         
CoreAPB3_0.iPSELS_0_a2[2]                              NOR2B       A                In      -         1.642       -         
CoreAPB3_0.iPSELS_0_a2[2]                              NOR2B       Y                Out     0.514     2.157       -         
N_53                                                   Net         -                -       1.423     -           6         
CoreAPB3_0.iPSELS_0_a5[2]                              NOR3B       B                In      -         3.580       -         
CoreAPB3_0.iPSELS_0_a5[2]                              NOR3B       Y                Out     0.607     4.187       -         
CoreAPB3_0_APBmslave2_PSELx                            Net         -                -       1.994     -           12        
CORESPI_0.USPI.UCON.tx_fifo_write_sig16                NOR2B       B                In      -         6.180       -         
CORESPI_0.USPI.UCON.tx_fifo_write_sig16                NOR2B       Y                Out     0.627     6.808       -         
tx_fifo_write_sig16                                    Net         -                -       1.776     -           11        
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_0                NOR3C       B                In      -         8.584       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_0                NOR3C       Y                Out     0.607     9.190       -         
tx_fifo_last_0_a2_0                                    Net         -                -       0.386     -           2         
CORESPI_0.USPI.UCON.tx_fifo_write_0_a2                 XA1         C                In      -         9.576       -         
CORESPI_0.USPI.UCON.tx_fifo_write_0_a2                 XA1         Y                Out     0.713     10.289      -         
tx_fifo_write                                          Net         -                -       1.526     -           7         
CORESPI_0.USPI.UTXF.full_out_RNI0FPI1_0                NOR3B       A                In      -         11.815      -         
CORESPI_0.USPI.UTXF.full_out_RNI0FPI1_0                NOR3B       Y                Out     0.641     12.456      -         
counter_d_0_sqmuxa_1_0                                 Net         -                -       0.806     -           3         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_1                AND2        B                In      -         13.262      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_1                AND2        Y                Out     0.627     13.890      -         
DWACT_ADD_CI_0_TMP[0]                                  Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_27               NOR2B       A                In      -         14.275      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_27               NOR2B       Y                Out     0.514     14.790      -         
DWACT_ADD_CI_0_g_array_1[0]                            Net         -                -       0.806     -           3         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_33               NOR2B       A                In      -         15.596      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_33               NOR2B       Y                Out     0.514     16.111      -         
DWACT_ADD_CI_0_g_array_2[0]                            Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_21               XOR2        B                In      -         16.496      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_21               XOR2        Y                Out     0.937     17.433      -         
un1_counter_q0[4]                                      Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.un1_counter_q_m[4]                 MX2         A                In      -         17.755      -         
CORESPI_0.USPI.UTXF.un1_counter_q_m[4]                 MX2         Y                Out     0.568     18.323      -         
un1_counter_q[4]                                       Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNITMEE[4]         NOR2B       A                In      -         18.644      -         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNITMEE[4]         NOR2B       Y                Out     0.488     19.133      -         
counter_d[4]                                           Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNIAK4L4[4]        NOR2        B                In      -         19.519      -         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNIAK4L4[4]        NOR2        Y                Out     0.514     20.033      -         
full_out_2_3                                           Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.full_out_RNO                       NOR3B       B                In      -         20.419      -         
CORESPI_0.USPI.UTXF.full_out_RNO                       NOR3B       Y                Out     0.607     21.025      -         
full_out_2                                             Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.full_out                           DFN1C0      D                In      -         21.347      -         
============================================================================================================================
Total path delay (propagation time + setup) of 21.920 is 9.567(43.6%) logic and 12.353(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      21.239
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -11.813

    Number of logic level(s):                15
    Starting point:                          turret_servo_mss_design_0.MSS_ADLIB_INST / MSSPADDR[11]
    Ending point:                            CORESPI_0.USPI.UTXF.empty_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin              Pin               Arrival     No. of    
Name                                                   Type        Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST               MSS_APB     MSSPADDR[11]     Out     0.000     0.000       -         
turret_servo_mss_design_0_MSS_MASTER_APB_PADDR[11]     Net         -                -       0.322     -           1         
CoreAPB3_0.iPSELS_2[0]                                 NOR2        B                In      -         0.322       -         
CoreAPB3_0.iPSELS_2[0]                                 NOR2        Y                Out     0.514     0.836       -         
CoreAPB3_0_APBmslave0_PSELx_2                          Net         -                -       0.806     -           3         
CoreAPB3_0.iPSELS_0_a2[2]                              NOR2B       A                In      -         1.642       -         
CoreAPB3_0.iPSELS_0_a2[2]                              NOR2B       Y                Out     0.514     2.157       -         
N_53                                                   Net         -                -       1.423     -           6         
CoreAPB3_0.iPSELS_0_a5[2]                              NOR3B       B                In      -         3.580       -         
CoreAPB3_0.iPSELS_0_a5[2]                              NOR3B       Y                Out     0.607     4.187       -         
CoreAPB3_0_APBmslave2_PSELx                            Net         -                -       1.994     -           12        
CORESPI_0.USPI.UCON.tx_fifo_write_sig16                NOR2B       B                In      -         6.180       -         
CORESPI_0.USPI.UCON.tx_fifo_write_sig16                NOR2B       Y                Out     0.627     6.808       -         
tx_fifo_write_sig16                                    Net         -                -       1.776     -           11        
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_0                NOR3C       B                In      -         8.584       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_0                NOR3C       Y                Out     0.607     9.190       -         
tx_fifo_last_0_a2_0                                    Net         -                -       0.386     -           2         
CORESPI_0.USPI.UCON.tx_fifo_write_0_a2                 XA1         C                In      -         9.576       -         
CORESPI_0.USPI.UCON.tx_fifo_write_0_a2                 XA1         Y                Out     0.713     10.289      -         
tx_fifo_write                                          Net         -                -       1.526     -           7         
CORESPI_0.USPI.UTXF.full_out_RNI0FPI1_0                NOR3B       A                In      -         11.815      -         
CORESPI_0.USPI.UTXF.full_out_RNI0FPI1_0                NOR3B       Y                Out     0.641     12.456      -         
counter_d_0_sqmuxa_1_0                                 Net         -                -       0.806     -           3         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_1                AND2        B                In      -         13.262      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_1                AND2        Y                Out     0.627     13.890      -         
DWACT_ADD_CI_0_TMP[0]                                  Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_27               NOR2B       A                In      -         14.275      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_27               NOR2B       Y                Out     0.514     14.790      -         
DWACT_ADD_CI_0_g_array_1[0]                            Net         -                -       0.806     -           3         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_33               NOR2B       A                In      -         15.596      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_33               NOR2B       Y                Out     0.514     16.111      -         
DWACT_ADD_CI_0_g_array_2[0]                            Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_29               NOR2B       A                In      -         16.496      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_29               NOR2B       Y                Out     0.514     17.011      -         
DWACT_ADD_CI_0_g_array_12_1[0]                         Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_26               XOR2        B                In      -         17.332      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_26               XOR2        Y                Out     0.937     18.269      -         
un1_counter_q0[5]                                      Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.un1_counter_q_1_RNIDTL64[5]        MX2         B                In      -         18.590      -         
CORESPI_0.USPI.UTXF.un1_counter_q_1_RNIDTL64[5]        MX2         Y                Out     0.586     19.176      -         
counter_d[5]                                           Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNIAK4L4[4]        NOR2        A                In      -         19.562      -         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNIAK4L4[4]        NOR2        Y                Out     0.363     19.925      -         
full_out_2_3                                           Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.empty_out_RNO                      NOR3B       B                In      -         20.311      -         
CORESPI_0.USPI.UTXF.empty_out_RNO                      NOR3B       Y                Out     0.607     20.918      -         
empty_out_2                                            Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.empty_out                          DFN1P0      D                In      -         21.239      -         
============================================================================================================================
Total path delay (propagation time + setup) of 21.813 is 9.459(43.4%) logic and 12.353(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      21.239
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -11.813

    Number of logic level(s):                15
    Starting point:                          turret_servo_mss_design_0.MSS_ADLIB_INST / MSSPADDR[11]
    Ending point:                            CORESPI_0.USPI.UTXF.full_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin              Pin               Arrival     No. of    
Name                                                   Type        Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST               MSS_APB     MSSPADDR[11]     Out     0.000     0.000       -         
turret_servo_mss_design_0_MSS_MASTER_APB_PADDR[11]     Net         -                -       0.322     -           1         
CoreAPB3_0.iPSELS_2[0]                                 NOR2        B                In      -         0.322       -         
CoreAPB3_0.iPSELS_2[0]                                 NOR2        Y                Out     0.514     0.836       -         
CoreAPB3_0_APBmslave0_PSELx_2                          Net         -                -       0.806     -           3         
CoreAPB3_0.iPSELS_0_a2[2]                              NOR2B       A                In      -         1.642       -         
CoreAPB3_0.iPSELS_0_a2[2]                              NOR2B       Y                Out     0.514     2.157       -         
N_53                                                   Net         -                -       1.423     -           6         
CoreAPB3_0.iPSELS_0_a5[2]                              NOR3B       B                In      -         3.580       -         
CoreAPB3_0.iPSELS_0_a5[2]                              NOR3B       Y                Out     0.607     4.187       -         
CoreAPB3_0_APBmslave2_PSELx                            Net         -                -       1.994     -           12        
CORESPI_0.USPI.UCON.tx_fifo_write_sig16                NOR2B       B                In      -         6.180       -         
CORESPI_0.USPI.UCON.tx_fifo_write_sig16                NOR2B       Y                Out     0.627     6.808       -         
tx_fifo_write_sig16                                    Net         -                -       1.776     -           11        
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_0                NOR3C       B                In      -         8.584       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_0                NOR3C       Y                Out     0.607     9.190       -         
tx_fifo_last_0_a2_0                                    Net         -                -       0.386     -           2         
CORESPI_0.USPI.UCON.tx_fifo_write_0_a2                 XA1         C                In      -         9.576       -         
CORESPI_0.USPI.UCON.tx_fifo_write_0_a2                 XA1         Y                Out     0.713     10.289      -         
tx_fifo_write                                          Net         -                -       1.526     -           7         
CORESPI_0.USPI.UTXF.full_out_RNI0FPI1_0                NOR3B       A                In      -         11.815      -         
CORESPI_0.USPI.UTXF.full_out_RNI0FPI1_0                NOR3B       Y                Out     0.641     12.456      -         
counter_d_0_sqmuxa_1_0                                 Net         -                -       0.806     -           3         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_1                AND2        B                In      -         13.262      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_1                AND2        Y                Out     0.627     13.890      -         
DWACT_ADD_CI_0_TMP[0]                                  Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_27               NOR2B       A                In      -         14.275      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_27               NOR2B       Y                Out     0.514     14.790      -         
DWACT_ADD_CI_0_g_array_1[0]                            Net         -                -       0.806     -           3         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_33               NOR2B       A                In      -         15.596      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_33               NOR2B       Y                Out     0.514     16.111      -         
DWACT_ADD_CI_0_g_array_2[0]                            Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_29               NOR2B       A                In      -         16.496      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_29               NOR2B       Y                Out     0.514     17.011      -         
DWACT_ADD_CI_0_g_array_12_1[0]                         Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_26               XOR2        B                In      -         17.332      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_26               XOR2        Y                Out     0.937     18.269      -         
un1_counter_q0[5]                                      Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.un1_counter_q_1_RNIDTL64[5]        MX2         B                In      -         18.590      -         
CORESPI_0.USPI.UTXF.un1_counter_q_1_RNIDTL64[5]        MX2         Y                Out     0.586     19.176      -         
counter_d[5]                                           Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNIAK4L4[4]        NOR2        A                In      -         19.562      -         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNIAK4L4[4]        NOR2        Y                Out     0.363     19.925      -         
full_out_2_3                                           Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.full_out_RNO                       NOR3B       B                In      -         20.311      -         
CORESPI_0.USPI.UTXF.full_out_RNO                       NOR3B       Y                Out     0.607     20.918      -         
full_out_2                                             Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.full_out                           DFN1C0      D                In      -         21.239      -         
============================================================================================================================
Total path delay (propagation time + setup) of 21.813 is 9.459(43.4%) logic and 12.353(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      21.195
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -11.769

    Number of logic level(s):                15
    Starting point:                          turret_servo_mss_design_0.MSS_ADLIB_INST / MSSPADDR[10]
    Ending point:                            CORESPI_0.USPI.UTXF.empty_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin              Pin               Arrival     No. of    
Name                                                   Type        Name             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
turret_servo_mss_design_0.MSS_ADLIB_INST               MSS_APB     MSSPADDR[10]     Out     0.000     0.000       -         
turret_servo_mss_design_0_MSS_MASTER_APB_PADDR[10]     Net         -                -       0.322     -           1         
CoreAPB3_0.iPSELS_2[0]                                 NOR2        A                In      -         0.322       -         
CoreAPB3_0.iPSELS_2[0]                                 NOR2        Y                Out     0.363     0.685       -         
CoreAPB3_0_APBmslave0_PSELx_2                          Net         -                -       0.806     -           3         
CoreAPB3_0.iPSELS_0_a2[2]                              NOR2B       A                In      -         1.491       -         
CoreAPB3_0.iPSELS_0_a2[2]                              NOR2B       Y                Out     0.514     2.006       -         
N_53                                                   Net         -                -       1.423     -           6         
CoreAPB3_0.iPSELS_0_a5[2]                              NOR3B       B                In      -         3.429       -         
CoreAPB3_0.iPSELS_0_a5[2]                              NOR3B       Y                Out     0.607     4.035       -         
CoreAPB3_0_APBmslave2_PSELx                            Net         -                -       1.994     -           12        
CORESPI_0.USPI.UCON.tx_fifo_write_sig16                NOR2B       B                In      -         6.029       -         
CORESPI_0.USPI.UCON.tx_fifo_write_sig16                NOR2B       Y                Out     0.627     6.656       -         
tx_fifo_write_sig16                                    Net         -                -       1.776     -           11        
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_0                NOR3C       B                In      -         8.432       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_0                NOR3C       Y                Out     0.607     9.039       -         
tx_fifo_last_0_a2_0                                    Net         -                -       0.386     -           2         
CORESPI_0.USPI.UCON.tx_fifo_write_0_a2                 XA1         C                In      -         9.425       -         
CORESPI_0.USPI.UCON.tx_fifo_write_0_a2                 XA1         Y                Out     0.713     10.137      -         
tx_fifo_write                                          Net         -                -       1.526     -           7         
CORESPI_0.USPI.UTXF.full_out_RNI0FPI1_0                NOR3B       A                In      -         11.663      -         
CORESPI_0.USPI.UTXF.full_out_RNI0FPI1_0                NOR3B       Y                Out     0.641     12.305      -         
counter_d_0_sqmuxa_1_0                                 Net         -                -       0.806     -           3         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_1                AND2        B                In      -         13.111      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_1                AND2        Y                Out     0.627     13.738      -         
DWACT_ADD_CI_0_TMP[0]                                  Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_27               NOR2B       A                In      -         14.124      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_27               NOR2B       Y                Out     0.514     14.639      -         
DWACT_ADD_CI_0_g_array_1[0]                            Net         -                -       0.806     -           3         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_33               NOR2B       A                In      -         15.445      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_33               NOR2B       Y                Out     0.514     15.959      -         
DWACT_ADD_CI_0_g_array_2[0]                            Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_21               XOR2        B                In      -         16.345      -         
CORESPI_0.USPI.UTXF.un1_counter_q_0.I_21               XOR2        Y                Out     0.937     17.282      -         
un1_counter_q0[4]                                      Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.un1_counter_q_m[4]                 MX2         A                In      -         17.603      -         
CORESPI_0.USPI.UTXF.un1_counter_q_m[4]                 MX2         Y                Out     0.568     18.172      -         
un1_counter_q[4]                                       Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNITMEE[4]         NOR2B       A                In      -         18.493      -         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNITMEE[4]         NOR2B       Y                Out     0.488     18.982      -         
counter_d[4]                                           Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNIAK4L4[4]        NOR2        B                In      -         19.367      -         
CORESPI_0.USPI.UTXF.un1_counter_q_m_RNIAK4L4[4]        NOR2        Y                Out     0.514     19.882      -         
full_out_2_3                                           Net         -                -       0.386     -           2         
CORESPI_0.USPI.UTXF.empty_out_RNO                      NOR3B       B                In      -         20.267      -         
CORESPI_0.USPI.UTXF.empty_out_RNO                      NOR3B       Y                Out     0.607     20.874      -         
empty_out_2                                            Net         -                -       0.322     -           1         
CORESPI_0.USPI.UTXF.empty_out                          DFN1P0      D                In      -         21.195      -         
============================================================================================================================
Total path delay (propagation time + setup) of 21.769 is 9.416(43.3%) logic and 12.353(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 136MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 136MB peak: 142MB)

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_STD
Report for cell turret_servos.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    66      1.0       66.0
             AND2A     3      1.0        3.0
              AND3   143      1.0      143.0
               AO1    46      1.0       46.0
              AO17     1      1.0        1.0
              AO1A    22      1.0       22.0
              AO1B    11      1.0       11.0
              AO1C    33      1.0       33.0
              AO1D     3      1.0        3.0
              AOI1    13      1.0       13.0
             AOI1A     7      1.0        7.0
             AOI1B    23      1.0       23.0
               AX1    20      1.0       20.0
              AX1A     3      1.0        3.0
              AX1B    13      1.0       13.0
              AX1C    27      1.0       27.0
              AX1D     5      1.0        5.0
              AXO1     1      1.0        1.0
             AXOI4     1      1.0        1.0
             AXOI5     1      1.0        1.0
              BUFF     1      1.0        1.0
            CLKINT     3      0.0        0.0
               GND    28      0.0        0.0
               INV    40      1.0       40.0
              MAJ3     9      1.0        9.0
              MIN3     1      1.0        1.0
            MSSINT     1      0.0        0.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   361      1.0      361.0
              MX2A     7      1.0        7.0
              MX2B    34      1.0       34.0
              MX2C    28      1.0       28.0
              NOR2    67      1.0       67.0
             NOR2A   188      1.0      188.0
             NOR2B   237      1.0      237.0
              NOR3    32      1.0       32.0
             NOR3A    54      1.0       54.0
             NOR3B    65      1.0       65.0
             NOR3C   149      1.0      149.0
               OA1    32      1.0       32.0
              OA1A    29      1.0       29.0
              OA1B     4      1.0        4.0
              OA1C    16      1.0       16.0
              OAI1     3      1.0        3.0
               OR2    52      1.0       52.0
              OR2A    90      1.0       90.0
              OR2B    23      1.0       23.0
               OR3    41      1.0       41.0
              OR3A     4      1.0        4.0
              OR3B    16      1.0       16.0
              OR3C    13      1.0       13.0
             RCOSC     1      0.0        0.0
               VCC    28      0.0        0.0
               XA1    30      1.0       30.0
              XA1A     7      1.0        7.0
              XA1B     6      1.0        6.0
              XA1C    14      1.0       14.0
             XNOR2    68      1.0       68.0
             XNOR3     2      1.0        2.0
               XO1     5      1.0        5.0
              XO1A     5      1.0        5.0
              XOR2   129      1.0      129.0
              XOR3    15      1.0       15.0
              ZOR3     1      1.0        1.0


          DFI1E0P0     1      1.0        1.0
              DFN1   230      1.0      230.0
            DFN1C0   149      1.0      149.0
            DFN1C1     2      1.0        2.0
            DFN1E0    23      1.0       23.0
          DFN1E0C0    23      1.0       23.0
          DFN1E0C1    32      1.0       32.0
          DFN1E0P0     2      1.0        2.0
            DFN1E1   290      1.0      290.0
          DFN1E1C0   155      1.0      155.0
          DFN1E1C1    17      1.0       17.0
          DFN1E1P0    27      1.0       27.0
          DFN1E1P1     1      1.0        1.0
            DFN1P0    21      1.0       21.0
          FIFO4K18     2      0.0        0.0
                   -----          ----------
             TOTAL  3358              3293.0


  IO Cell usage:
              cell count
         BIBUF_MSS     2
             INBUF     5
         INBUF_MSS     4
            OUTBUF    12
        OUTBUF_MSS     2
       TRIBUFF_MSS     1
                   -----
             TOTAL    26


Core Cells         : 3293 of 4608 (71%)
IO Cells           : 26

  RAM/ROM Usage Summary
Block Rams : 2 of 8 (25%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 35MB peak: 142MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Apr 16 18:48:55 2019

###########################################################]
