module datapath(
    input logic GatePC, GateMDR, GateALU, GateMARMUX,
	 input logic [15:0] PC, MAR, MDR, ALU,
    output logic [15:0] bus_out);

always_comb begin
	if(GatePC + GateMDR + GateALU + GateMARMUX > 2) 
		bus_out = 16'b0000000000111100;  //EXCEPTION #60
	else begin
		unique case ({GatePC, GateMDR, GateMARMUX, GateALU})
			4'b1000 : bus_out = PC;
			4'b0100 : bus_out = MDR;
			4'b0010 : bus_out = MAR;
			4'b0001 : bus_out = ALU;
			default : bus_out = ; // ??
		endcase
	end

endmodule