INFO: [VRFC 10-163] Analyzing VHDL file "/home/tnt3192a/documents/work/M1/S8/vhdl/zybo_tp5/zybo_tp5.srcs/sim_1/imports/vhdl/test_registres.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_registres'
