{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714309263545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714309263546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 18:01:03 2024 " "Processing started: Sun Apr 28 18:01:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714309263546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309263546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_in_UART -c AES_in_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_in_UART -c AES_in_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309263547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714309264057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714309264057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_byte_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_byte_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_byte_tb " "Found entity 1: sub_byte_tb" {  } { { "sub_byte_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sub_byte_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_byte " "Found entity 1: sub_byte" {  } { { "sub_byte.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sub_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_round.v 1 1 " "Found 1 design units, including 1 entities, in source file single_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_round " "Found entity 1: single_round" {  } { { "single_round.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rows_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_rows_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_rows_tb " "Found entity 1: shift_rows_tb" {  } { { "shift_rows_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/shift_rows_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rows.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_rows.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_rows " "Found entity 1: shift_rows" {  } { { "shift_rows.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/shift_rows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox_m.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox_m " "Found entity 1: sbox_m" {  } { { "sbox_m.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox_m.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mix_column.v 4 4 " "Found 4 design units, including 4 entities, in source file Mix_column.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mix_column " "Found entity 1: Mix_column" {  } { { "Mix_column.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274942 ""} { "Info" "ISGN_ENTITY_NAME" "2 mul_2 " "Found entity 2: mul_2" {  } { { "Mix_column.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274942 ""} { "Info" "ISGN_ENTITY_NAME" "3 mul_3 " "Found entity 3: mul_3" {  } { { "Mix_column.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274942 ""} { "Info" "ISGN_ENTITY_NAME" "4 mul_32 " "Found entity 4: mul_32" {  } { { "Mix_column.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "last_round.v 1 1 " "Found 1 design units, including 1 entities, in source file last_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 last_round " "Found entity 1: last_round" {  } { { "last_round.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/last_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file key_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_generator " "Found entity 1: key_generator" {  } { { "key_generator.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g_function.v 1 1 " "Found 1 design units, including 1 entities, in source file g_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 g_function " "Found entity 1: g_function" {  } { { "g_function.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encipher_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file encipher_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encipher_tb " "Found entity 1: encipher_tb" {  } { { "encipher_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/encipher_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encipher.v 1 1 " "Found 1 design units, including 1 entities, in source file encipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 encipher " "Found entity 1: encipher" {  } { { "encipher.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file key_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_tb " "Found entity 1: key_tb" {  } { { "key_tb.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/key_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_round_key.v 1 1 " "Found 1 design units, including 1 entities, in source file add_round_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_round_key " "Found entity 1: add_round_key" {  } { { "add_round_key.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_sbox " "Found entity 1: inv_sbox" {  } { { "inv_sbox.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_sbox.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_shiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_shiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_shiftrows " "Found entity 1: inv_shiftrows" {  } { { "inv_shiftrows.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_shiftrows.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_sub_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_sub_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_sub_byte " "Found entity 1: inv_sub_byte" {  } { { "inv_sub_byte.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_sub_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_mix_column.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_mix_column.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_mix_column " "Found entity 1: inv_mix_column" {  } { { "inv_mix_column.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_mix_column.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_single_round.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_single_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_single_round " "Found entity 1: inv_single_round" {  } { { "inv_single_round.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_single_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decipher.v 1 1 " "Found 1 design units, including 1 entities, in source file decipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 decipher " "Found entity 1: decipher" {  } { { "decipher.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/decipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_last_round.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_last_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_last_round " "Found entity 1: inv_last_round" {  } { { "inv_last_round.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_last_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714309274970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309274970 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state inv_last_round.v(1) " "Verilog HDL error at inv_last_round.v(1): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "inv_last_round.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_last_round.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714309274983 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "state_out inv_last_round.v(4) " "Verilog HDL Module Declaration error at inv_last_round.v(4): top module port \"state_out\" is not found in the port list" {  } { { "inv_last_round.v" "" { Text "/home/muslim/HDD/AES_over_UART/AES_in_UART/inv_last_round.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1714309274983 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714309275044 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 28 18:01:15 2024 " "Processing ended: Sun Apr 28 18:01:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714309275044 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714309275044 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714309275044 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309275044 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714309275301 ""}
