// Seed: 1079402739
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_7
  );
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [1 : 1] id_8 = -1;
  wire id_9;
  always @(-1 or posedge -1)
    if (1) begin : LABEL_0
      $clog2(28);
      ;
    end
endmodule
