Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 16:09:04 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_147_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 Delay1No31_instance/Y_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.962ns (26.443%)  route 2.676ns (73.557%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 6.971 - 4.000 ) 
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.436ns (routing 1.147ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.230ns (routing 1.043ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=100058, routed)      2.436     3.471    Delay1No31_instance/clk_IBUF_BUFG
    SLICE_X160Y402       FDCE                                         r  Delay1No31_instance/Y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y402       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.550 r  Delay1No31_instance/Y_reg[27]/Q
                         net (fo=7, routed)           0.982     4.532    Delay1No30_instance/Y_reg[33]_0[27]
    SLICE_X180Y343       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.680 r  Delay1No30_instance/geqOp_carry__0_i_11__2/O
                         net (fo=1, routed)           0.022     4.702    Sum10_6_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X180Y343       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.861 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.887    Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X180Y344       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.939 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.187     5.126    Delay1No31_instance/CO[0]
    SLICE_X179Y344       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     5.263 f  Delay1No31_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.154     5.417    Delay1No30_instance/Y_reg[23]_0[0]
    SLICE_X179Y346       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     5.565 f  Delay1No30_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.167     5.732    Delay1No30_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X180Y346       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.830 r  Delay1No30_instance/shiftedFracY_d1[45]_i_4__2/O
                         net (fo=31, routed)          0.265     6.095    Delay1No31_instance/Y_reg[23]_0
    SLICE_X179Y343       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     6.146 r  Delay1No31_instance/shiftedFracY_d1[18]_i_2__2/O
                         net (fo=5, routed)           0.495     6.641    Delay1No31_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X185Y338       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     6.731 r  Delay1No31_instance/shiftedFracY_d1[10]_i_2__2/O
                         net (fo=2, routed)           0.378     7.109    Sum10_6_impl_instance/FPAddSubOp_instance/level4__0[10]
    SLICE_X183Y338       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=100058, routed)      2.230     6.971    Sum10_6_impl_instance/FPAddSubOp_instance/clk
    SLICE_X183Y338       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/C
                         clock pessimism              0.406     7.377    
                         clock uncertainty           -0.035     7.342    
    SLICE_X183Y338       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.367    Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.367    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  0.258    




