$date Fri Apr 09 16:34:22 2021 $end
$version libsigrok 0.5.1 $end
$comment
  Acquisition with 3/8 channels at 4 MHz
$end
$timescale 1 ns $end
$scope module libsigrok $end
$var wire 1 ! D0 $end
$var wire 1 " D1 $end
$var wire 1 # D2 $end
$upscope $end
$enddefinitions $end
#0 0! 1" 1#
#1250 0"
#6250 1"
#10000 0"
#15000 1"
#18750 0"
#23750 1"
#27500 0"
#32250 1"
#34750 0#
#36250 0"
#41000 1"
#44000 1#
#45000 0"
#49750 1"
#56250 0#
#57750 0"
#62750 1"
#65750 1#
#66500 0"
#71500 1"
#75250 0"
#80000 1"
#82500 0#
#84000 0"
#88750 1"
#92500 0"
#97500 1"
#101250 0"
#106250 1"
#110000 0"
#115000 1"
#118750 0"
#123750 1"
#131000 1#
#131750 0"
#136500 1"
#138750 0#
#140250 0"
#145250 1"
#149000 0"
#154000 1"
#157750 0"
#162750 1"
#166500 0"
#171500 1"
#175250 0"
#180250 1"
#184000 0"
#189000 1"
#192750 0"
#197500 1"
#205500 0"
#210500 1"
#214250 0"
#219250 1"
#223000 0"
#228000 1"
#231750 0"
#236750 1"
#240500 0"
#245250 1"
#249250 0"
#254000 1"
#257750 0"
#262750 1"
#266500 0"
#271500 1"
#279500 0"
#284500 1"
#287500 1#
#288250 0"
#293000 1"
#297000 0"
#301750 1"
#305500 0"
#310500 1"
#314250 0"
#319250 1"
#323000 0"
#328000 1"
#330250 0#
#331750 0"
#336750 1"
#339750 1#
#340500 0"
#345500 1"
#351750 0#
#353250 0"
#358250 1"
#361250 1#
#362000 0"
#367000 1"
#370750 0"
#375750 1"
#379500 0"
#384500 1"
#388250 0"
#393250 1"
#397000 0"
#401750 1"
#404250 0#
#405750 0"
#410500 1"
#413500 1#
#414500 0"
#419250 1"
#427250 0"
#432250 1"
#436000 0"
#441000 1"
#444750 0"
#449500 1"
#453500 0"
#458250 1"
#462250 0"
#467000 1"
#470750 0"
#475750 1"
#478000 0#
#479500 0"
#484500 1"
#487500 1#
#488250 0"
#493250 1"
#501250 0"
#506000 1"
#510000 0"
#514750 1"
#518500 0"
