{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709260295053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709260295054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 18:31:34 2024 " "Processing started: Thu Feb 29 18:31:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709260295054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260295054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AutoBevVendingMachine -c AutoBevVendingMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off AutoBevVendingMachine -c AutoBevVendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260295055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709260295776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709260295776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autobevvendingmachine.v 1 1 " "Found 1 design units, including 1 entities, in source file autobevvendingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 AutoBevVendingMachine " "Found entity 1: AutoBevVendingMachine" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260302800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260302800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autobevvendingmachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file autobevvendingmachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AutoBevVendingMachine_tb " "Found entity 1: AutoBevVendingMachine_tb" {  } { { "AutoBevVendingMachine_tb.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709260302811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260302811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AutoBevVendingMachine " "Elaborating entity \"AutoBevVendingMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709260302886 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AutoBevVendingMachine.v(31) " "Verilog HDL Case Statement warning at AutoBevVendingMachine.v(31): incomplete case statement has no default case item" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1709260302909 "|AutoBevVendingMachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state AutoBevVendingMachine.v(29) " "Verilog HDL Always Construct warning at AutoBevVendingMachine.v(29): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709260302909 "|AutoBevVendingMachine"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AutoBevVendingMachine.v(88) " "Verilog HDL Case Statement warning at AutoBevVendingMachine.v(88): incomplete case statement has no default case item" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 88 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1709260302910 "|AutoBevVendingMachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d AutoBevVendingMachine.v(86) " "Verilog HDL Always Construct warning at AutoBevVendingMachine.v(86): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709260302910 "|AutoBevVendingMachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r AutoBevVendingMachine.v(86) " "Verilog HDL Always Construct warning at AutoBevVendingMachine.v(86): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709260302910 "|AutoBevVendingMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] AutoBevVendingMachine.v(86) " "Inferred latch for \"r\[0\]\" at AutoBevVendingMachine.v(86)" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260302910 "|AutoBevVendingMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] AutoBevVendingMachine.v(86) " "Inferred latch for \"r\[1\]\" at AutoBevVendingMachine.v(86)" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260302910 "|AutoBevVendingMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] AutoBevVendingMachine.v(86) " "Inferred latch for \"r\[2\]\" at AutoBevVendingMachine.v(86)" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260302910 "|AutoBevVendingMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d AutoBevVendingMachine.v(86) " "Inferred latch for \"d\" at AutoBevVendingMachine.v(86)" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260302910 "|AutoBevVendingMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] AutoBevVendingMachine.v(29) " "Inferred latch for \"next_state\[0\]\" at AutoBevVendingMachine.v(29)" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260302910 "|AutoBevVendingMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] AutoBevVendingMachine.v(29) " "Inferred latch for \"next_state\[1\]\" at AutoBevVendingMachine.v(29)" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260302910 "|AutoBevVendingMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] AutoBevVendingMachine.v(29) " "Inferred latch for \"next_state\[2\]\" at AutoBevVendingMachine.v(29)" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260302910 "|AutoBevVendingMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] AutoBevVendingMachine.v(29) " "Inferred latch for \"next_state\[3\]\" at AutoBevVendingMachine.v(29)" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260302910 "|AutoBevVendingMachine"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d\$latch " "Latch d\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal current_state\[3\]~reg0" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709260303574 ""}  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709260303574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r\[0\]\$latch " "Latch r\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal current_state\[3\]~reg0" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709260303574 ""}  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709260303574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r\[1\]\$latch " "Latch r\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal current_state\[3\]~reg0" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709260303575 ""}  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709260303575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r\[2\]\$latch " "Latch r\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal current_state\[3\]~reg0" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709260303575 ""}  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709260303575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[0\]\$latch " "Latch next_state\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal current_state\[3\]~reg0" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709260303575 ""}  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709260303575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[1\]\$latch " "Latch next_state\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal current_state\[3\]~reg0" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709260303575 ""}  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709260303575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[2\]\$latch " "Latch next_state\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal current_state\[3\]~reg0" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709260303575 ""}  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709260303575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[3\]\$latch " "Latch next_state\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal current_state\[3\]~reg0" {  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709260303576 ""}  } { { "AutoBevVendingMachine.v" "" { Text "U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709260303576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709260303651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709260304612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709260304612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709260304940 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709260304940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709260304940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709260304940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709260305014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 18:31:45 2024 " "Processing ended: Thu Feb 29 18:31:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709260305014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709260305014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709260305014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709260305014 ""}
