Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Nov 13 22:08:17 2022
| Host         : seankent running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   2           
TIMING-20  Warning   Non-clocked latch               201         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3424)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (201)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3424)
---------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[108]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[111]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[114]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[117]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[120]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[123]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[126]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[129]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[132]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[139]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[142]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[145]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[148]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[196]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[197]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[199]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[200]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[202]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[203]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[205]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[206]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[208]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[209]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[211]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[212]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[25]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[30]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[35]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[40]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[53]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[55]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[57]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[59]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[61]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[63]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[65]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[67]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[73]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[75]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[77]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[79]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[84]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[89]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: jay__0/cpu/FSM_onehot_state_reg[94]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[27]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[28]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[30]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/cpu/ir_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: jay__0/mmu/state_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: jay__0/mmu/state_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: jay__0/mmu/state_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: jay__0/mmu/state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (201)
--------------------------------------------------
 There are 201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.490       -4.235                     19                 6031        0.140        0.000                      0                 6031        4.500        0.000                       0                  3047  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.490       -4.235                     19                 6031        0.140        0.000                      0                 6031        4.500        0.000                       0                  3047  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack       -0.490ns,  Total Violation       -4.235ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.490ns  (required time - arrival time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.505ns  (logic 3.790ns (36.077%)  route 6.715ns (63.923%))
  Logic Levels:           21  (CARRY4=13 LUT6=8)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.616     5.218    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  jay__0/cpu/FSM_onehot_state_reg[187]/Q
                         net (fo=68, routed)          1.150     6.847    jay__0/cpu/control_and_status_registers__0/Q[139]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.148 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40/O
                         net (fo=1, routed)           0.878     8.026    jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40_n_1
    SLICE_X62Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.150 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_14/O
                         net (fo=3, routed)           0.692     8.841    jay__0/cpu/control_and_status_registers__0/FSM_onehot_state_reg[59]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_19/O
                         net (fo=29, routed)          0.669     9.635    jay__0/cpu/decoder__0/mtvec[11]_i_4_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.759 f  jay__0/cpu/decoder__0/mtvec[63]_i_24/O
                         net (fo=32, routed)          0.917    10.676    jay__0/cpu/decoder__0/csr__addr[2]
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.800 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999    11.798    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.922 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792    12.715    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.839 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618    13.457    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000    13.581    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.114 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.114    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.231 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.231    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.348 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.465    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.582 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.582    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.816    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.933    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.050 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.050    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.167 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.167    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.284 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.284    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.401 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.401    jay__0/cpu/decoder__0/mcycle_reg[56]_i_1_n_1
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.724 r  jay__0/cpu/decoder__0/mcycle_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.724    jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]_0[1]
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.479    14.901    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[61]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X56Y118        FDRE (Setup_fdre_C_D)        0.109    15.234    jay__0/cpu/control_and_status_registers__0/mcycle_reg[61]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -15.724    
  -------------------------------------------------------------------
                         slack                                 -0.490    

Slack (VIOLATED) :        -0.482ns  (required time - arrival time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.497ns  (logic 3.782ns (36.028%)  route 6.715ns (63.972%))
  Logic Levels:           21  (CARRY4=13 LUT6=8)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.616     5.218    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  jay__0/cpu/FSM_onehot_state_reg[187]/Q
                         net (fo=68, routed)          1.150     6.847    jay__0/cpu/control_and_status_registers__0/Q[139]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.148 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40/O
                         net (fo=1, routed)           0.878     8.026    jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40_n_1
    SLICE_X62Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.150 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_14/O
                         net (fo=3, routed)           0.692     8.841    jay__0/cpu/control_and_status_registers__0/FSM_onehot_state_reg[59]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_19/O
                         net (fo=29, routed)          0.669     9.635    jay__0/cpu/decoder__0/mtvec[11]_i_4_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.759 f  jay__0/cpu/decoder__0/mtvec[63]_i_24/O
                         net (fo=32, routed)          0.917    10.676    jay__0/cpu/decoder__0/csr__addr[2]
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.800 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999    11.798    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.922 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792    12.715    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.839 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618    13.457    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000    13.581    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.114 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.114    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.231 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.231    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.348 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.465    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.582 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.582    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.816    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.933    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.050 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.050    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.167 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.167    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.284 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.284    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.401 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.401    jay__0/cpu/decoder__0/mcycle_reg[56]_i_1_n_1
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.716 r  jay__0/cpu/decoder__0/mcycle_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.716    jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]_0[3]
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.479    14.901    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X56Y118        FDRE (Setup_fdre_C_D)        0.109    15.234    jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -15.716    
  -------------------------------------------------------------------
                         slack                                 -0.482    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.421ns  (logic 3.706ns (35.561%)  route 6.715ns (64.439%))
  Logic Levels:           21  (CARRY4=13 LUT6=8)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.616     5.218    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  jay__0/cpu/FSM_onehot_state_reg[187]/Q
                         net (fo=68, routed)          1.150     6.847    jay__0/cpu/control_and_status_registers__0/Q[139]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.148 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40/O
                         net (fo=1, routed)           0.878     8.026    jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40_n_1
    SLICE_X62Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.150 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_14/O
                         net (fo=3, routed)           0.692     8.841    jay__0/cpu/control_and_status_registers__0/FSM_onehot_state_reg[59]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_19/O
                         net (fo=29, routed)          0.669     9.635    jay__0/cpu/decoder__0/mtvec[11]_i_4_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.759 f  jay__0/cpu/decoder__0/mtvec[63]_i_24/O
                         net (fo=32, routed)          0.917    10.676    jay__0/cpu/decoder__0/csr__addr[2]
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.800 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999    11.798    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.922 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792    12.715    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.839 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618    13.457    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000    13.581    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.114 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.114    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.231 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.231    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.348 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.465    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.582 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.582    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.816    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.933    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.050 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.050    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.167 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.167    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.284 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.284    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.401 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.401    jay__0/cpu/decoder__0/mcycle_reg[56]_i_1_n_1
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.640 r  jay__0/cpu/decoder__0/mcycle_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.640    jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]_0[2]
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.479    14.901    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[62]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X56Y118        FDRE (Setup_fdre_C_D)        0.109    15.234    jay__0/cpu/control_and_status_registers__0/mcycle_reg[62]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -15.640    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.401ns  (logic 3.686ns (35.437%)  route 6.715ns (64.563%))
  Logic Levels:           21  (CARRY4=13 LUT6=8)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.616     5.218    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  jay__0/cpu/FSM_onehot_state_reg[187]/Q
                         net (fo=68, routed)          1.150     6.847    jay__0/cpu/control_and_status_registers__0/Q[139]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.148 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40/O
                         net (fo=1, routed)           0.878     8.026    jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40_n_1
    SLICE_X62Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.150 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_14/O
                         net (fo=3, routed)           0.692     8.841    jay__0/cpu/control_and_status_registers__0/FSM_onehot_state_reg[59]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_19/O
                         net (fo=29, routed)          0.669     9.635    jay__0/cpu/decoder__0/mtvec[11]_i_4_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.759 f  jay__0/cpu/decoder__0/mtvec[63]_i_24/O
                         net (fo=32, routed)          0.917    10.676    jay__0/cpu/decoder__0/csr__addr[2]
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.800 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999    11.798    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.922 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792    12.715    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.839 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618    13.457    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000    13.581    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.114 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.114    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.231 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.231    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.348 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.465    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.582 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.582    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.816    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.933    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.050 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.050    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.167 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.167    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.284 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.284    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.401 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.401    jay__0/cpu/decoder__0/mcycle_reg[56]_i_1_n_1
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.620 r  jay__0/cpu/decoder__0/mcycle_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.620    jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]_0[0]
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.479    14.901    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[60]/C
                         clock pessimism              0.259    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X56Y118        FDRE (Setup_fdre_C_D)        0.109    15.234    jay__0/cpu/control_and_status_registers__0/mcycle_reg[60]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -15.620    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.371ns  (required time - arrival time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.388ns  (logic 3.673ns (35.357%)  route 6.715ns (64.643%))
  Logic Levels:           20  (CARRY4=12 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.616     5.218    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  jay__0/cpu/FSM_onehot_state_reg[187]/Q
                         net (fo=68, routed)          1.150     6.847    jay__0/cpu/control_and_status_registers__0/Q[139]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.148 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40/O
                         net (fo=1, routed)           0.878     8.026    jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40_n_1
    SLICE_X62Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.150 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_14/O
                         net (fo=3, routed)           0.692     8.841    jay__0/cpu/control_and_status_registers__0/FSM_onehot_state_reg[59]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_19/O
                         net (fo=29, routed)          0.669     9.635    jay__0/cpu/decoder__0/mtvec[11]_i_4_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.759 f  jay__0/cpu/decoder__0/mtvec[63]_i_24/O
                         net (fo=32, routed)          0.917    10.676    jay__0/cpu/decoder__0/csr__addr[2]
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.800 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999    11.798    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.922 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792    12.715    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.839 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618    13.457    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000    13.581    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.114 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.114    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.231 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.231    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.348 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.465    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.582 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.582    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.816    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.933    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.050 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.050    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.167 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.167    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.284 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.284    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.607 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.607    jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]_0[1]
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.481    14.903    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[57]/C
                         clock pessimism              0.259    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X56Y117        FDRE (Setup_fdre_C_D)        0.109    15.236    jay__0/cpu/control_and_status_registers__0/mcycle_reg[57]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -15.607    
  -------------------------------------------------------------------
                         slack                                 -0.371    

Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 3.665ns (35.307%)  route 6.715ns (64.693%))
  Logic Levels:           20  (CARRY4=12 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.616     5.218    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  jay__0/cpu/FSM_onehot_state_reg[187]/Q
                         net (fo=68, routed)          1.150     6.847    jay__0/cpu/control_and_status_registers__0/Q[139]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.148 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40/O
                         net (fo=1, routed)           0.878     8.026    jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40_n_1
    SLICE_X62Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.150 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_14/O
                         net (fo=3, routed)           0.692     8.841    jay__0/cpu/control_and_status_registers__0/FSM_onehot_state_reg[59]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_19/O
                         net (fo=29, routed)          0.669     9.635    jay__0/cpu/decoder__0/mtvec[11]_i_4_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.759 f  jay__0/cpu/decoder__0/mtvec[63]_i_24/O
                         net (fo=32, routed)          0.917    10.676    jay__0/cpu/decoder__0/csr__addr[2]
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.800 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999    11.798    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.922 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792    12.715    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.839 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618    13.457    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000    13.581    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.114 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.114    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.231 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.231    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.348 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.465    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.582 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.582    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.816    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.933    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.050 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.050    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.167 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.167    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.284 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.284    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.599 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.599    jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]_0[3]
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.481    14.903    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]/C
                         clock pessimism              0.259    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X56Y117        FDRE (Setup_fdre_C_D)        0.109    15.236    jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -15.599    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 3.589ns (34.830%)  route 6.715ns (65.170%))
  Logic Levels:           20  (CARRY4=12 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.616     5.218    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  jay__0/cpu/FSM_onehot_state_reg[187]/Q
                         net (fo=68, routed)          1.150     6.847    jay__0/cpu/control_and_status_registers__0/Q[139]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.148 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40/O
                         net (fo=1, routed)           0.878     8.026    jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40_n_1
    SLICE_X62Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.150 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_14/O
                         net (fo=3, routed)           0.692     8.841    jay__0/cpu/control_and_status_registers__0/FSM_onehot_state_reg[59]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_19/O
                         net (fo=29, routed)          0.669     9.635    jay__0/cpu/decoder__0/mtvec[11]_i_4_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.759 f  jay__0/cpu/decoder__0/mtvec[63]_i_24/O
                         net (fo=32, routed)          0.917    10.676    jay__0/cpu/decoder__0/csr__addr[2]
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.800 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999    11.798    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.922 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792    12.715    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.839 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618    13.457    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000    13.581    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.114 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.114    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.231 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.231    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.348 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.465    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.582 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.582    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.816    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.933    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.050 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.050    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.167 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.167    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.284 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.284    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.523 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.523    jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]_0[2]
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.481    14.903    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[58]/C
                         clock pessimism              0.259    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X56Y117        FDRE (Setup_fdre_C_D)        0.109    15.236    jay__0/cpu/control_and_status_registers__0/mcycle_reg[58]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -15.523    
  -------------------------------------------------------------------
                         slack                                 -0.287    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.284ns  (logic 3.569ns (34.703%)  route 6.715ns (65.297%))
  Logic Levels:           20  (CARRY4=12 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.616     5.218    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  jay__0/cpu/FSM_onehot_state_reg[187]/Q
                         net (fo=68, routed)          1.150     6.847    jay__0/cpu/control_and_status_registers__0/Q[139]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.148 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40/O
                         net (fo=1, routed)           0.878     8.026    jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40_n_1
    SLICE_X62Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.150 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_14/O
                         net (fo=3, routed)           0.692     8.841    jay__0/cpu/control_and_status_registers__0/FSM_onehot_state_reg[59]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_19/O
                         net (fo=29, routed)          0.669     9.635    jay__0/cpu/decoder__0/mtvec[11]_i_4_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.759 f  jay__0/cpu/decoder__0/mtvec[63]_i_24/O
                         net (fo=32, routed)          0.917    10.676    jay__0/cpu/decoder__0/csr__addr[2]
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.800 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999    11.798    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.922 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792    12.715    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.839 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618    13.457    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000    13.581    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.114 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.114    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.231 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.231    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.348 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.465    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.582 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.582    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.816    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.933    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.050 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.050    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.167 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.167    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.284 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.284    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.503 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.503    jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]_0[0]
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.481    14.903    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[56]/C
                         clock pessimism              0.259    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X56Y117        FDRE (Setup_fdre_C_D)        0.109    15.236    jay__0/cpu/control_and_status_registers__0/mcycle_reg[56]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -15.503    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.271ns  (logic 3.556ns (34.620%)  route 6.715ns (65.380%))
  Logic Levels:           19  (CARRY4=11 LUT6=8)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.616     5.218    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  jay__0/cpu/FSM_onehot_state_reg[187]/Q
                         net (fo=68, routed)          1.150     6.847    jay__0/cpu/control_and_status_registers__0/Q[139]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.148 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40/O
                         net (fo=1, routed)           0.878     8.026    jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40_n_1
    SLICE_X62Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.150 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_14/O
                         net (fo=3, routed)           0.692     8.841    jay__0/cpu/control_and_status_registers__0/FSM_onehot_state_reg[59]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_19/O
                         net (fo=29, routed)          0.669     9.635    jay__0/cpu/decoder__0/mtvec[11]_i_4_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.759 f  jay__0/cpu/decoder__0/mtvec[63]_i_24/O
                         net (fo=32, routed)          0.917    10.676    jay__0/cpu/decoder__0/csr__addr[2]
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.800 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999    11.798    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.922 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792    12.715    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.839 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618    13.457    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000    13.581    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.114 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.114    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.231 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.231    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.348 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.465    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.582 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.582    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.816    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.933    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.050 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.050    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.167 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.167    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.490 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.490    jay__0/cpu/control_and_status_registers__0/mcycle_reg[55]_0[1]
    SLICE_X56Y116        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.482    14.904    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y116        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[53]/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X56Y116        FDRE (Setup_fdre_C_D)        0.109    15.237    jay__0/cpu/control_and_status_registers__0/mcycle_reg[53]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -15.490    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.263ns  (logic 3.548ns (34.569%)  route 6.715ns (65.431%))
  Logic Levels:           19  (CARRY4=11 LUT6=8)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.616     5.218    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     5.696 f  jay__0/cpu/FSM_onehot_state_reg[187]/Q
                         net (fo=68, routed)          1.150     6.847    jay__0/cpu/control_and_status_registers__0/Q[139]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.301     7.148 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40/O
                         net (fo=1, routed)           0.878     8.026    jay__0/cpu/control_and_status_registers__0/x__1[63]_i_40_n_1
    SLICE_X62Y103        LUT6 (Prop_lut6_I2_O)        0.124     8.150 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_14/O
                         net (fo=3, routed)           0.692     8.841    jay__0/cpu/control_and_status_registers__0/FSM_onehot_state_reg[59]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  jay__0/cpu/control_and_status_registers__0/x__1[63]_i_19/O
                         net (fo=29, routed)          0.669     9.635    jay__0/cpu/decoder__0/mtvec[11]_i_4_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.759 f  jay__0/cpu/decoder__0/mtvec[63]_i_24/O
                         net (fo=32, routed)          0.917    10.676    jay__0/cpu/decoder__0/csr__addr[2]
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.800 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999    11.798    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.922 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792    12.715    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.839 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618    13.457    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.581 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000    13.581    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.114 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.114    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.231 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.231    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.348 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.465    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.582 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.582    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.816    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.933    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.050 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.050    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.167 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.167    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.482 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.482    jay__0/cpu/control_and_status_registers__0/mcycle_reg[55]_0[3]
    SLICE_X56Y116        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.482    14.904    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y116        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[55]/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X56Y116        FDRE (Setup_fdre_C_D)        0.109    15.237    jay__0/cpu/control_and_status_registers__0/mcycle_reg[55]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -15.482    
  -------------------------------------------------------------------
                         slack                                 -0.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/FSM_onehot_state_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.951%)  route 0.330ns (70.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.569     1.488    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  jay__0/cpu/FSM_onehot_state_reg[58]/Q
                         net (fo=5, routed)           0.330     1.959    jay__0/cpu/FSM_onehot_state_reg_n_1_[58]
    SLICE_X63Y100        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.833     1.999    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X63Y100        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[59]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.066     1.819    jay__0/cpu/FSM_onehot_state_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/FSM_onehot_state_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.637%)  route 0.293ns (58.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.569     1.488    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y98         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  jay__0/cpu/FSM_onehot_state_reg[35]/Q
                         net (fo=5, routed)           0.293     1.945    jay__0/mmu/Q[12]
    SLICE_X65Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.990 r  jay__0/mmu/FSM_onehot_state[36]_i_1/O
                         net (fo=1, routed)           0.000     1.990    jay__0/cpu/D[6]
    SLICE_X65Y104        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.834     1.999    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X65Y104        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[36]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.092     1.845    jay__0/cpu/FSM_onehot_state_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/FSM_onehot_state_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.477%)  route 0.295ns (58.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.566     1.485    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  jay__0/cpu/FSM_onehot_state_reg[88]/Q
                         net (fo=6, routed)           0.295     1.944    jay__0/cpu/FSM_onehot_state_reg_n_1_[88]
    SLICE_X53Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.989 r  jay__0/cpu/FSM_onehot_state[89]_i_1/O
                         net (fo=1, routed)           0.000     1.989    jay__0/cpu/FSM_onehot_state[89]_i_1_n_1
    SLICE_X53Y101        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.828     1.994    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[89]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.092     1.840    jay__0/cpu/FSM_onehot_state_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/FSM_onehot_state_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.490%)  route 0.337ns (70.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.569     1.488    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X64Y98         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  jay__0/cpu/FSM_onehot_state_reg[60]/Q
                         net (fo=5, routed)           0.337     1.966    jay__0/cpu/FSM_onehot_state_reg_n_1_[60]
    SLICE_X60Y100        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.832     1.997    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[61]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.059     1.810    jay__0/cpu/FSM_onehot_state_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/FSM_onehot_state_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.141ns (60.127%)  route 0.094ns (39.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.560     1.479    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  jay__0/cpu/FSM_onehot_state_reg[216]/Q
                         net (fo=7, routed)           0.094     1.714    jay__0/cpu/FSM_onehot_state_reg_n_1_[216]
    SLICE_X51Y102        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.830     1.995    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[217]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.075     1.554    jay__0/cpu/FSM_onehot_state_reg[217]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/FSM_onehot_state_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.498%)  route 0.354ns (71.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.563     1.482    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X64Y101        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  jay__0/cpu/FSM_onehot_state_reg[113]/Q
                         net (fo=5, routed)           0.354     1.977    jay__0/cpu/FSM_onehot_state_reg_n_1_[113]
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.838     2.003    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.059     1.816    jay__0/cpu/FSM_onehot_state_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 jay__0/mmu/we_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/mmu/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.231ns (41.500%)  route 0.326ns (58.500%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.559     1.478    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  jay__0/mmu/we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  jay__0/mmu/we_reg/Q
                         net (fo=2, routed)           0.272     1.891    jay__0/mmu/we
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.936 r  jay__0/mmu/state[0]_i_2/O
                         net (fo=1, routed)           0.054     1.990    jay__0/mmu/state[0]_i_2_n_1
    SLICE_X50Y101        LUT6 (Prop_lut6_I0_O)        0.045     2.035 r  jay__0/mmu/state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.035    jay__0/mmu/state[0]_i_1_n_1
    SLICE_X50Y101        FDRE                                         r  jay__0/mmu/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.830     1.995    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  jay__0/mmu/state_reg[0]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.121     1.865    jay__0/mmu/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[161]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/FSM_onehot_state_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.262%)  route 0.344ns (67.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.569     1.488    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X66Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  jay__0/cpu/FSM_onehot_state_reg[161]/Q
                         net (fo=5, routed)           0.344     1.997    jay__0/cpu/FSM_onehot_state_reg_n_1_[161]
    SLICE_X63Y104        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.832     1.998    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X63Y104        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[162]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X63Y104        FDRE (Hold_fdre_C_D)         0.072     1.824    jay__0/cpu/FSM_onehot_state_reg[162]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/FSM_onehot_state_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.564%)  route 0.132ns (48.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.563     1.482    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X67Y102        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  jay__0/cpu/FSM_onehot_state_reg[140]/Q
                         net (fo=4, routed)           0.132     1.756    jay__0/cpu/FSM_onehot_state_reg_n_1_[140]
    SLICE_X62Y102        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.833     1.999    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X62Y102        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[141]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X62Y102        FDRE (Hold_fdre_C_D)         0.063     1.582    jay__0/cpu/FSM_onehot_state_reg[141]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 jay__0/cpu/FSM_onehot_state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/FSM_onehot_state_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.621%)  route 0.369ns (72.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.569     1.488    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  jay__0/cpu/FSM_onehot_state_reg[56]/Q
                         net (fo=5, routed)           0.369     1.999    jay__0/cpu/FSM_onehot_state_reg_n_1_[56]
    SLICE_X60Y102        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.832     1.997    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y102        FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[57]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y102        FDRE (Hold_fdre_C_D)         0.063     1.814    jay__0/cpu/FSM_onehot_state_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20    jay__0/mmu/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20    jay__0/mmu/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X67Y104   jay__0/cpu/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y100   jay__0/cpu/FSM_onehot_state_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y101   jay__0/cpu/FSM_onehot_state_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y101   jay__0/cpu/FSM_onehot_state_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y101   jay__0/cpu/FSM_onehot_state_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y102   jay__0/cpu/FSM_onehot_state_reg[106]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y102   jay__0/cpu/FSM_onehot_state_reg[107]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X67Y104   jay__0/cpu/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X67Y104   jay__0/cpu/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y100   jay__0/cpu/FSM_onehot_state_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y100   jay__0/cpu/FSM_onehot_state_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y101   jay__0/cpu/FSM_onehot_state_reg[103]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y101   jay__0/cpu/FSM_onehot_state_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y101   jay__0/cpu/FSM_onehot_state_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y101   jay__0/cpu/FSM_onehot_state_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y101   jay__0/cpu/FSM_onehot_state_reg[105]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y101   jay__0/cpu/FSM_onehot_state_reg[105]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X67Y104   jay__0/cpu/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X67Y104   jay__0/cpu/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y100   jay__0/cpu/FSM_onehot_state_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y100   jay__0/cpu/FSM_onehot_state_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y101   jay__0/cpu/FSM_onehot_state_reg[103]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y101   jay__0/cpu/FSM_onehot_state_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y101   jay__0/cpu/FSM_onehot_state_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y101   jay__0/cpu/FSM_onehot_state_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y101   jay__0/cpu/FSM_onehot_state_reg[105]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y101   jay__0/cpu/FSM_onehot_state_reg[105]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.647ns  (logic 0.683ns (18.728%)  route 2.964ns (81.272%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[30]/G
    SLICE_X41Y112        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[30]/Q
                         net (fo=5, routed)           1.463     2.022    jay__0/cpu/arithmetic_logic_unit__0/b_reg[62][6]
    SLICE_X55Y112        LUT4 (Prop_lut4_I2_O)        0.124     2.146 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[30]_i_1/O
                         net (fo=1, routed)           1.501     3.647    jay__0/cpu/arithmetic_logic_unit__0_n_140
    SLICE_X36Y116        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[32]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[32]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.536ns  (logic 0.683ns (19.316%)  route 2.853ns (80.684%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[32]/G
    SLICE_X36Y114        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[32]/Q
                         net (fo=5, routed)           1.665     2.224    jay__0/cpu/arithmetic_logic_unit__0/b_reg[62][8]
    SLICE_X57Y112        LUT4 (Prop_lut4_I2_O)        0.124     2.348 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[32]_i_1/O
                         net (fo=1, routed)           1.188     3.536    jay__0/cpu/arithmetic_logic_unit__0_n_138
    SLICE_X36Y113        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.515ns  (logic 0.683ns (19.431%)  route 2.832ns (80.569%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[19]/G
    SLICE_X44Y112        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[19]/Q
                         net (fo=4, routed)           1.767     2.326    jay__0/cpu/arithmetic_logic_unit__0/c[19]
    SLICE_X52Y107        LUT4 (Prop_lut4_I2_O)        0.124     2.450 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[19]_i_1/O
                         net (fo=1, routed)           1.065     3.515    jay__0/cpu/arithmetic_logic_unit__0_n_151
    SLICE_X32Y113        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.378ns  (logic 0.683ns (20.222%)  route 2.695ns (79.778%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[31]/G
    SLICE_X41Y113        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[31]/Q
                         net (fo=5, routed)           1.572     2.131    jay__0/cpu/arithmetic_logic_unit__0/b_reg[62][7]
    SLICE_X55Y112        LUT4 (Prop_lut4_I2_O)        0.124     2.255 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[31]_i_1/O
                         net (fo=1, routed)           1.122     3.378    jay__0/cpu/arithmetic_logic_unit__0_n_139
    SLICE_X33Y112        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[48]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[48]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.340ns  (logic 0.749ns (22.425%)  route 2.591ns (77.575%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[48]/G
    SLICE_X34Y122        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[48]/Q
                         net (fo=5, routed)           1.506     2.131    jay__0/cpu/arithmetic_logic_unit__0/b_reg[62][24]
    SLICE_X51Y115        LUT4 (Prop_lut4_I2_O)        0.124     2.255 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[48]_i_1/O
                         net (fo=1, routed)           1.085     3.340    jay__0/cpu/arithmetic_logic_unit__0_n_122
    SLICE_X38Y124        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[48]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[36]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[36]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.199ns  (logic 0.683ns (21.350%)  route 2.516ns (78.650%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y115        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[36]/G
    SLICE_X32Y115        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[36]/Q
                         net (fo=5, routed)           1.547     2.106    jay__0/cpu/arithmetic_logic_unit__0/b_reg[62][12]
    SLICE_X51Y113        LUT4 (Prop_lut4_I2_O)        0.124     2.230 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[36]_i_1/O
                         net (fo=1, routed)           0.969     3.199    jay__0/cpu/arithmetic_logic_unit__0_n_134
    SLICE_X37Y117        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.167ns  (logic 0.683ns (21.568%)  route 2.484ns (78.432%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[27]/G
    SLICE_X45Y114        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[27]/Q
                         net (fo=4, routed)           0.956     1.515    jay__0/cpu/arithmetic_logic_unit__0/c[27]
    SLICE_X52Y109        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[27]_i_1/O
                         net (fo=1, routed)           1.528     3.167    jay__0/cpu/arithmetic_logic_unit__0_n_143
    SLICE_X36Y116        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[47]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.105ns  (logic 0.683ns (22.000%)  route 2.422ns (78.000%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]/G
    SLICE_X36Y121        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]/Q
                         net (fo=5, routed)           1.543     2.102    jay__0/cpu/arithmetic_logic_unit__0/b_reg[62][23]
    SLICE_X50Y114        LUT4 (Prop_lut4_I2_O)        0.124     2.226 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[47]_i_1/O
                         net (fo=1, routed)           0.878     3.105    jay__0/cpu/arithmetic_logic_unit__0_n_123
    SLICE_X34Y116        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[47]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[35]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[35]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.085ns  (logic 0.683ns (22.137%)  route 2.402ns (77.863%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[35]/G
    SLICE_X41Y113        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[35]/Q
                         net (fo=5, routed)           1.366     1.925    jay__0/cpu/arithmetic_logic_unit__0/b_reg[62][11]
    SLICE_X54Y111        LUT4 (Prop_lut4_I2_O)        0.124     2.049 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[35]_i_1/O
                         net (fo=1, routed)           1.036     3.085    jay__0/cpu/arithmetic_logic_unit__0_n_135
    SLICE_X35Y111        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[33]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[33]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.963ns  (logic 0.683ns (23.054%)  route 2.280ns (76.946%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[33]/G
    SLICE_X36Y114        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[33]/Q
                         net (fo=5, routed)           1.193     1.752    jay__0/cpu/arithmetic_logic_unit__0/b_reg[62][9]
    SLICE_X54Y113        LUT4 (Prop_lut4_I2_O)        0.124     1.876 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[33]_i_1/O
                         net (fo=1, routed)           1.087     2.963    jay__0/cpu/arithmetic_logic_unit__0_n_137
    SLICE_X41Y121        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[33]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.203ns (41.430%)  route 0.287ns (58.570%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[4]/G
    SLICE_X49Y105        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[4]/Q
                         net (fo=4, routed)           0.287     0.445    jay__0/cpu/arithmetic_logic_unit__0/c[4]
    SLICE_X41Y103        LUT4 (Prop_lut4_I2_O)        0.045     0.490 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.490    jay__0/cpu/arithmetic_logic_unit__0_n_160
    SLICE_X41Y103        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[37]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.203ns (32.467%)  route 0.422ns (67.533%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[37]/G
    SLICE_X39Y119        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[37]/Q
                         net (fo=5, routed)           0.300     0.458    jay__0/cpu/arithmetic_logic_unit__0/b_reg[62][13]
    SLICE_X34Y117        LUT4 (Prop_lut4_I2_O)        0.045     0.503 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[37]_i_1/O
                         net (fo=1, routed)           0.123     0.625    jay__0/cpu/arithmetic_logic_unit__0_n_133
    SLICE_X32Y117        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.203ns (31.125%)  route 0.449ns (68.875%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[24]/G
    SLICE_X44Y112        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[24]/Q
                         net (fo=4, routed)           0.276     0.434    jay__0/cpu/arithmetic_logic_unit__0/c[24]
    SLICE_X34Y112        LUT4 (Prop_lut4_I2_O)        0.045     0.479 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[24]_i_1/O
                         net (fo=1, routed)           0.173     0.652    jay__0/cpu/arithmetic_logic_unit__0_n_146
    SLICE_X33Y112        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.203ns (29.909%)  route 0.476ns (70.091%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[6]/G
    SLICE_X51Y105        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[6]/Q
                         net (fo=4, routed)           0.359     0.517    jay__0/cpu/arithmetic_logic_unit__0/c[6]
    SLICE_X41Y102        LUT4 (Prop_lut4_I2_O)        0.045     0.562 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     0.679    jay__0/cpu/arithmetic_logic_unit__0_n_158
    SLICE_X41Y102        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.203ns (29.112%)  route 0.494ns (70.888%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]/G
    SLICE_X44Y123        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]/Q
                         net (fo=5, routed)           0.378     0.536    jay__0/cpu/arithmetic_logic_unit__0/b_reg[62][35]
    SLICE_X37Y118        LUT4 (Prop_lut4_I2_O)        0.045     0.581 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[59]_i_1/O
                         net (fo=1, routed)           0.116     0.697    jay__0/cpu/arithmetic_logic_unit__0_n_111
    SLICE_X37Y118        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.203ns (28.725%)  route 0.504ns (71.275%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[29]/G
    SLICE_X41Y111        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[29]/Q
                         net (fo=5, routed)           0.280     0.438    jay__0/cpu/arithmetic_logic_unit__0/b_reg[62][5]
    SLICE_X42Y111        LUT4 (Prop_lut4_I2_O)        0.045     0.483 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[29]_i_1/O
                         net (fo=1, routed)           0.224     0.707    jay__0/cpu/arithmetic_logic_unit__0_n_141
    SLICE_X35Y111        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.203ns (28.546%)  route 0.508ns (71.454%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[8]/G
    SLICE_X55Y107        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[8]/Q
                         net (fo=4, routed)           0.331     0.489    jay__0/cpu/arithmetic_logic_unit__0/c[8]
    SLICE_X44Y103        LUT4 (Prop_lut4_I2_O)        0.045     0.534 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.177     0.711    jay__0/cpu/arithmetic_logic_unit__0_n_156
    SLICE_X44Y101        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.203ns (27.808%)  route 0.527ns (72.192%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[3]/G
    SLICE_X49Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[3]/Q
                         net (fo=4, routed)           0.333     0.491    jay__0/cpu/arithmetic_logic_unit__0/c[3]
    SLICE_X41Y102        LUT4 (Prop_lut4_I2_O)        0.045     0.536 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.194     0.730    jay__0/cpu/arithmetic_logic_unit__0_n_161
    SLICE_X41Y102        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.223ns (30.170%)  route 0.516ns (69.830%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[25]/G
    SLICE_X50Y115        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[25]/Q
                         net (fo=4, routed)           0.221     0.399    jay__0/cpu/arithmetic_logic_unit__0/c[25]
    SLICE_X49Y110        LUT4 (Prop_lut4_I2_O)        0.045     0.444 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[25]_i_1/O
                         net (fo=1, routed)           0.295     0.739    jay__0/cpu/arithmetic_logic_unit__0_n_145
    SLICE_X37Y115        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/arithmetic_logic_unit__0/c_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/cpu_to_mem__addr_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.203ns (27.175%)  route 0.544ns (72.825%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        LDCE                         0.000     0.000 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[28]/G
    SLICE_X41Y114        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[28]/Q
                         net (fo=4, routed)           0.282     0.440    jay__0/cpu/arithmetic_logic_unit__0/c[28]
    SLICE_X51Y111        LUT4 (Prop_lut4_I2_O)        0.045     0.485 r  jay__0/cpu/arithmetic_logic_unit__0/cpu_to_mem__addr_reg[28]_i_1/O
                         net (fo=1, routed)           0.262     0.747    jay__0/cpu/arithmetic_logic_unit__0_n_142
    SLICE_X40Y116        LDCE                                         r  jay__0/cpu/cpu_to_mem__addr_reg[28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jay__0/cpu/FSM_onehot_state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/arithmetic_logic_unit__0/c_reg[61]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.500ns  (logic 2.781ns (19.179%)  route 11.719ns (80.821%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.631     5.234    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  jay__0/cpu/FSM_onehot_state_reg[114]/Q
                         net (fo=5, routed)           1.868     7.620    jay__0/cpu/arithmetic_logic_unit__0/Q[13]
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.744 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.483     8.227    jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7_n_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_3/O
                         net (fo=320, routed)         6.169    14.519    jay__0/cpu/arithmetic_logic_unit__0/FSM_onehot_state_reg[206][0]
    SLICE_X44Y120        LUT3 (Prop_lut3_I1_O)        0.124    14.643 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16/O
                         net (fo=1, routed)           0.000    14.643    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.193 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.193    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.307    jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10_n_1
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.421 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.421    jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12_n_1
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.535 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.535    jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11_n_1
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.649 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_11/CO[3]
                         net (fo=1, routed)           0.009    15.658    jay__0/cpu/arithmetic_logic_unit__0_n_303
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.992 r  jay__0/cpu/c_reg[63]_i_20/O[1]
                         net (fo=1, routed)           0.746    16.738    jay__0/cpu/arithmetic_logic_unit__0/c_reg[63]_i_4_0[1]
    SLICE_X46Y127        LUT5 (Prop_lut5_I4_O)        0.303    17.041 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[61]_i_6/O
                         net (fo=1, routed)           0.820    17.861    jay__0/cpu/arithmetic_logic_unit__0/c_reg[61]_i_6_n_1
    SLICE_X46Y126        LUT6 (Prop_lut6_I5_O)        0.124    17.985 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[61]_i_2/O
                         net (fo=1, routed)           0.646    18.631    jay__0/cpu/arithmetic_logic_unit__0/c_reg[61]_i_2_n_1
    SLICE_X44Y126        LUT5 (Prop_lut5_I4_O)        0.124    18.755 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[61]_i_1/O
                         net (fo=1, routed)           0.979    19.734    jay__0/cpu/arithmetic_logic_unit__0/c_reg[61]_i_1_n_1
    SLICE_X44Y123        LDCE                                         r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/FSM_onehot_state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.119ns  (logic 2.649ns (18.762%)  route 11.470ns (81.238%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.631     5.234    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  jay__0/cpu/FSM_onehot_state_reg[114]/Q
                         net (fo=5, routed)           1.868     7.620    jay__0/cpu/arithmetic_logic_unit__0/Q[13]
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.744 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.483     8.227    jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7_n_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_3/O
                         net (fo=320, routed)         6.169    14.519    jay__0/cpu/arithmetic_logic_unit__0/FSM_onehot_state_reg[206][0]
    SLICE_X44Y120        LUT3 (Prop_lut3_I1_O)        0.124    14.643 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16/O
                         net (fo=1, routed)           0.000    14.643    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.193 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.193    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.307    jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10_n_1
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.421 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.421    jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12_n_1
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.535 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.535    jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11_n_1
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.848 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_11/O[3]
                         net (fo=1, routed)           0.990    16.839    jay__0/cpu/arithmetic_logic_unit__0/data0[59]
    SLICE_X46Y125        LUT5 (Prop_lut5_I4_O)        0.306    17.145 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_6/O
                         net (fo=1, routed)           0.710    17.855    jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_6_n_1
    SLICE_X46Y126        LUT6 (Prop_lut6_I5_O)        0.124    17.979 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_2/O
                         net (fo=1, routed)           0.659    18.637    jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_2_n_1
    SLICE_X45Y126        LUT5 (Prop_lut5_I4_O)        0.124    18.761 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_1/O
                         net (fo=1, routed)           0.591    19.353    jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_1_n_1
    SLICE_X44Y123        LDCE                                         r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/FSM_onehot_state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/arithmetic_logic_unit__0/c_reg[58]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.086ns  (logic 2.571ns (18.252%)  route 11.515ns (81.748%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.631     5.234    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  jay__0/cpu/FSM_onehot_state_reg[114]/Q
                         net (fo=5, routed)           1.868     7.620    jay__0/cpu/arithmetic_logic_unit__0/Q[13]
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.744 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.483     8.227    jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7_n_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_3/O
                         net (fo=320, routed)         6.169    14.519    jay__0/cpu/arithmetic_logic_unit__0/FSM_onehot_state_reg[206][0]
    SLICE_X44Y120        LUT3 (Prop_lut3_I1_O)        0.124    14.643 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16/O
                         net (fo=1, routed)           0.000    14.643    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.193 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.193    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.307    jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10_n_1
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.421 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.421    jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12_n_1
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.535 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.535    jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11_n_1
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.774 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_11/O[2]
                         net (fo=1, routed)           0.995    16.769    jay__0/cpu/arithmetic_logic_unit__0/data0[58]
    SLICE_X46Y125        LUT5 (Prop_lut5_I4_O)        0.302    17.071 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[58]_i_6/O
                         net (fo=1, routed)           0.743    17.814    jay__0/cpu/arithmetic_logic_unit__0/c_reg[58]_i_6_n_1
    SLICE_X50Y126        LUT6 (Prop_lut6_I5_O)        0.124    17.938 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[58]_i_2/O
                         net (fo=1, routed)           0.670    18.609    jay__0/cpu/arithmetic_logic_unit__0/c_reg[58]_i_2_n_1
    SLICE_X50Y126        LUT5 (Prop_lut5_I4_O)        0.124    18.733 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[58]_i_1/O
                         net (fo=1, routed)           0.587    19.320    jay__0/cpu/arithmetic_logic_unit__0/c_reg[58]_i_1_n_1
    SLICE_X50Y126        LDCE                                         r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[58]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/FSM_onehot_state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/arithmetic_logic_unit__0/c_reg[54]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.677ns  (logic 2.457ns (17.965%)  route 11.220ns (82.035%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.631     5.234    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  jay__0/cpu/FSM_onehot_state_reg[114]/Q
                         net (fo=5, routed)           1.868     7.620    jay__0/cpu/arithmetic_logic_unit__0/Q[13]
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.744 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.483     8.227    jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7_n_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_3/O
                         net (fo=320, routed)         6.169    14.519    jay__0/cpu/arithmetic_logic_unit__0/FSM_onehot_state_reg[206][0]
    SLICE_X44Y120        LUT3 (Prop_lut3_I1_O)        0.124    14.643 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16/O
                         net (fo=1, routed)           0.000    14.643    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.193 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.193    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.307    jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10_n_1
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.421 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.421    jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12_n_1
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.660 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11/O[2]
                         net (fo=1, routed)           1.010    16.671    jay__0/cpu/arithmetic_logic_unit__0/data0[54]
    SLICE_X47Y126        LUT5 (Prop_lut5_I4_O)        0.302    16.973 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[54]_i_6/O
                         net (fo=1, routed)           0.799    17.772    jay__0/cpu/arithmetic_logic_unit__0/c_reg[54]_i_6_n_1
    SLICE_X48Y126        LUT6 (Prop_lut6_I5_O)        0.124    17.896 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[54]_i_2/O
                         net (fo=1, routed)           0.890    18.786    jay__0/cpu/arithmetic_logic_unit__0/c_reg[54]_i_2_n_1
    SLICE_X48Y126        LUT5 (Prop_lut5_I4_O)        0.124    18.910 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[54]_i_1/O
                         net (fo=1, routed)           0.000    18.910    jay__0/cpu/arithmetic_logic_unit__0/c_reg[54]_i_1_n_1
    SLICE_X48Y126        LDCE                                         r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/FSM_onehot_state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/arithmetic_logic_unit__0/c_reg[63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.643ns  (logic 2.763ns (20.252%)  route 10.880ns (79.748%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.631     5.234    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  jay__0/cpu/FSM_onehot_state_reg[114]/Q
                         net (fo=5, routed)           1.868     7.620    jay__0/cpu/arithmetic_logic_unit__0/Q[13]
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.744 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.483     8.227    jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7_n_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_3/O
                         net (fo=320, routed)         6.169    14.519    jay__0/cpu/arithmetic_logic_unit__0/FSM_onehot_state_reg[206][0]
    SLICE_X44Y120        LUT3 (Prop_lut3_I1_O)        0.124    14.643 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16/O
                         net (fo=1, routed)           0.000    14.643    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.193 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.193    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.307    jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10_n_1
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.421 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.421    jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12_n_1
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.535 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.535    jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11_n_1
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.649 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_11/CO[3]
                         net (fo=1, routed)           0.009    15.658    jay__0/cpu/arithmetic_logic_unit__0_n_303
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.971 r  jay__0/cpu/c_reg[63]_i_20/O[3]
                         net (fo=1, routed)           0.741    16.713    jay__0/cpu/arithmetic_logic_unit__0/c_reg[63]_i_4_0[3]
    SLICE_X38Y125        LUT5 (Prop_lut5_I4_O)        0.306    17.019 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[63]_i_11/O
                         net (fo=1, routed)           0.452    17.471    jay__0/cpu/arithmetic_logic_unit__0/c_reg[63]_i_11_n_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.124    17.595 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[63]_i_4/O
                         net (fo=1, routed)           0.619    18.213    jay__0/cpu/arithmetic_logic_unit__0/c_reg[63]_i_4_n_1
    SLICE_X38Y124        LUT5 (Prop_lut5_I4_O)        0.124    18.337 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[63]_i_1/O
                         net (fo=1, routed)           0.539    18.877    jay__0/cpu/arithmetic_logic_unit__0/c_reg[63]_i_1_n_1
    SLICE_X38Y123        LDCE                                         r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/FSM_onehot_state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/arithmetic_logic_unit__0/c_reg[48]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.564ns  (logic 2.323ns (17.127%)  route 11.241ns (82.873%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.631     5.234    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  jay__0/cpu/FSM_onehot_state_reg[114]/Q
                         net (fo=5, routed)           1.868     7.620    jay__0/cpu/arithmetic_logic_unit__0/Q[13]
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.744 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.483     8.227    jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7_n_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_3/O
                         net (fo=320, routed)         6.169    14.519    jay__0/cpu/arithmetic_logic_unit__0/FSM_onehot_state_reg[206][0]
    SLICE_X44Y120        LUT3 (Prop_lut3_I1_O)        0.124    14.643 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16/O
                         net (fo=1, routed)           0.000    14.643    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.193 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.193    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.307    jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10_n_1
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.529 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12/O[0]
                         net (fo=1, routed)           1.154    16.683    jay__0/cpu/arithmetic_logic_unit__0/data0[48]
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.299    16.982 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[48]_i_6/O
                         net (fo=1, routed)           0.670    17.652    jay__0/cpu/arithmetic_logic_unit__0/c_reg[48]_i_6_n_1
    SLICE_X34Y122        LUT6 (Prop_lut6_I5_O)        0.124    17.776 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[48]_i_2/O
                         net (fo=1, routed)           0.897    18.673    jay__0/cpu/arithmetic_logic_unit__0/c_reg[48]_i_2_n_1
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124    18.797 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[48]_i_1/O
                         net (fo=1, routed)           0.000    18.797    jay__0/cpu/arithmetic_logic_unit__0/c_reg[48]_i_1_n_1
    SLICE_X34Y122        LDCE                                         r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[48]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/FSM_onehot_state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.440ns  (logic 2.535ns (18.862%)  route 10.905ns (81.138%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.631     5.234    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  jay__0/cpu/FSM_onehot_state_reg[114]/Q
                         net (fo=5, routed)           1.868     7.620    jay__0/cpu/arithmetic_logic_unit__0/Q[13]
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.744 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.483     8.227    jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7_n_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_3/O
                         net (fo=320, routed)         6.169    14.519    jay__0/cpu/arithmetic_logic_unit__0/FSM_onehot_state_reg[206][0]
    SLICE_X44Y120        LUT3 (Prop_lut3_I1_O)        0.124    14.643 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16/O
                         net (fo=1, routed)           0.000    14.643    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.193 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.193    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.307    jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10_n_1
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.421 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.421    jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12_n_1
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.734 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11/O[3]
                         net (fo=1, routed)           0.849    16.584    jay__0/cpu/arithmetic_logic_unit__0/data0[55]
    SLICE_X45Y125        LUT5 (Prop_lut5_I4_O)        0.306    16.890 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_6/O
                         net (fo=1, routed)           0.665    17.554    jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_6_n_1
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.124    17.678 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_2/O
                         net (fo=1, routed)           0.264    17.943    jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_2_n_1
    SLICE_X45Y125        LUT5 (Prop_lut5_I4_O)        0.124    18.067 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_1/O
                         net (fo=1, routed)           0.607    18.674    jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_1_n_1
    SLICE_X44Y123        LDCE                                         r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/FSM_onehot_state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/arithmetic_logic_unit__0/c_reg[62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.406ns  (logic 2.685ns (20.028%)  route 10.721ns (79.972%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.631     5.234    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  jay__0/cpu/FSM_onehot_state_reg[114]/Q
                         net (fo=5, routed)           1.868     7.620    jay__0/cpu/arithmetic_logic_unit__0/Q[13]
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.744 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.483     8.227    jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7_n_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_3/O
                         net (fo=320, routed)         6.169    14.519    jay__0/cpu/arithmetic_logic_unit__0/FSM_onehot_state_reg[206][0]
    SLICE_X44Y120        LUT3 (Prop_lut3_I1_O)        0.124    14.643 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16/O
                         net (fo=1, routed)           0.000    14.643    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.193 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.193    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.307    jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10_n_1
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.421 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.421    jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12_n_1
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.535 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.535    jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11_n_1
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.649 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_11/CO[3]
                         net (fo=1, routed)           0.009    15.658    jay__0/cpu/arithmetic_logic_unit__0_n_303
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.897 r  jay__0/cpu/c_reg[63]_i_20/O[2]
                         net (fo=1, routed)           0.994    16.891    jay__0/cpu/arithmetic_logic_unit__0/c_reg[63]_i_4_0[2]
    SLICE_X46Y127        LUT5 (Prop_lut5_I4_O)        0.302    17.193 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[62]_i_6/O
                         net (fo=1, routed)           0.566    17.759    jay__0/cpu/arithmetic_logic_unit__0/c_reg[62]_i_6_n_1
    SLICE_X48Y127        LUT6 (Prop_lut6_I5_O)        0.124    17.883 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[62]_i_2/O
                         net (fo=1, routed)           0.444    18.327    jay__0/cpu/arithmetic_logic_unit__0/c_reg[62]_i_2_n_1
    SLICE_X48Y127        LUT5 (Prop_lut5_I4_O)        0.124    18.451 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[62]_i_1/O
                         net (fo=1, routed)           0.189    18.640    jay__0/cpu/arithmetic_logic_unit__0/c_reg[62]_i_1_n_1
    SLICE_X49Y127        LDCE                                         r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/FSM_onehot_state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/arithmetic_logic_unit__0/c_reg[57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.351ns  (logic 2.667ns (19.976%)  route 10.684ns (80.024%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.631     5.234    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  jay__0/cpu/FSM_onehot_state_reg[114]/Q
                         net (fo=5, routed)           1.868     7.620    jay__0/cpu/arithmetic_logic_unit__0/Q[13]
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.744 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.483     8.227    jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7_n_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_3/O
                         net (fo=320, routed)         6.169    14.519    jay__0/cpu/arithmetic_logic_unit__0/FSM_onehot_state_reg[206][0]
    SLICE_X44Y120        LUT3 (Prop_lut3_I1_O)        0.124    14.643 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16/O
                         net (fo=1, routed)           0.000    14.643    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.193 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.193    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.307    jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10_n_1
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.421 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.421    jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12_n_1
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.535 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.535    jay__0/cpu/arithmetic_logic_unit__0/c_reg[55]_i_11_n_1
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.869 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[59]_i_11/O[1]
                         net (fo=1, routed)           0.816    16.685    jay__0/cpu/arithmetic_logic_unit__0/data0[57]
    SLICE_X48Y125        LUT5 (Prop_lut5_I4_O)        0.303    16.988 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[57]_i_7/O
                         net (fo=1, routed)           0.597    17.585    jay__0/cpu/arithmetic_logic_unit__0/c_reg[57]_i_7_n_1
    SLICE_X52Y126        LUT6 (Prop_lut6_I5_O)        0.124    17.709 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[57]_i_3/O
                         net (fo=1, routed)           0.158    17.867    jay__0/cpu/arithmetic_logic_unit__0/c_reg[57]_i_3_n_1
    SLICE_X52Y126        LUT5 (Prop_lut5_I4_O)        0.124    17.991 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[57]_i_1/O
                         net (fo=1, routed)           0.593    18.584    jay__0/cpu/arithmetic_logic_unit__0/c_reg[57]_i_1_n_1
    SLICE_X52Y126        LDCE                                         r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/FSM_onehot_state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.336ns  (logic 2.343ns (17.570%)  route 10.993ns (82.430%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.631     5.234    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  jay__0/cpu/FSM_onehot_state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  jay__0/cpu/FSM_onehot_state_reg[114]/Q
                         net (fo=5, routed)           1.868     7.620    jay__0/cpu/arithmetic_logic_unit__0/Q[13]
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.744 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.483     8.227    jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_7_n_1
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.351 r  jay__0/cpu/arithmetic_logic_unit__0/n_0_1519_BUFG_inst_i_3/O
                         net (fo=320, routed)         6.169    14.519    jay__0/cpu/arithmetic_logic_unit__0/FSM_onehot_state_reg[206][0]
    SLICE_X44Y120        LUT3 (Prop_lut3_I1_O)        0.124    14.643 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16/O
                         net (fo=1, routed)           0.000    14.643    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_16_n_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.193 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.193    jay__0/cpu/arithmetic_logic_unit__0/c_reg[43]_i_10_n_1
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.307 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.307    jay__0/cpu/arithmetic_logic_unit__0/c_reg[47]_i_10_n_1
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.546 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[51]_i_12/O[2]
                         net (fo=1, routed)           0.999    16.546    jay__0/cpu/arithmetic_logic_unit__0/data0[50]
    SLICE_X36Y124        LUT5 (Prop_lut5_I4_O)        0.302    16.848 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]_i_6/O
                         net (fo=1, routed)           0.674    17.522    jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]_i_6_n_1
    SLICE_X36Y124        LUT6 (Prop_lut6_I5_O)        0.124    17.646 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]_i_2/O
                         net (fo=1, routed)           0.800    18.445    jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]_i_2_n_1
    SLICE_X36Y122        LUT5 (Prop_lut5_I4_O)        0.124    18.569 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]_i_1/O
                         net (fo=1, routed)           0.000    18.569    jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]_i_1_n_1
    SLICE_X36Y122        LDCE                                         r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jay__0/mmu/wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/mmu/port__0__n_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.231%)  route 0.134ns (48.769%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.565     1.484    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X37Y101        FDRE                                         r  jay__0/mmu/wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  jay__0/mmu/wr_data_reg[0]/Q
                         net (fo=3, routed)           0.134     1.760    jay__0/mmu/wr_data[0]
    SLICE_X32Y101        LDCE                                         r  jay__0/mmu/port__0__n_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/mmu/wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/mmu/port__0__n_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.260%)  route 0.134ns (48.740%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.566     1.485    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X33Y101        FDRE                                         r  jay__0/mmu/wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  jay__0/mmu/wr_data_reg[2]/Q
                         net (fo=3, routed)           0.134     1.760    jay__0/mmu/wr_data[2]
    SLICE_X32Y101        LDCE                                         r  jay__0/mmu/port__0__n_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/mmu/wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/mmu/port__0__n_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.879%)  route 0.173ns (55.121%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.564     1.483    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X37Y103        FDRE                                         r  jay__0/mmu/wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  jay__0/mmu/wr_data_reg[3]/Q
                         net (fo=3, routed)           0.173     1.798    jay__0/mmu/wr_data[3]
    SLICE_X31Y103        LDCE                                         r  jay__0/mmu/port__0__n_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/mmu/wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/mmu/port__0__n_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.273%)  route 0.190ns (53.727%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.565     1.484    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X30Y104        FDRE                                         r  jay__0/mmu/wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  jay__0/mmu/wr_data_reg[7]/Q
                         net (fo=3, routed)           0.190     1.839    jay__0/mmu/wr_data[7]
    SLICE_X29Y103        LDCE                                         r  jay__0/mmu/port__0__n_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/ir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/decoder__0/op_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.271ns (69.513%)  route 0.119ns (30.487%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.563     1.482    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  jay__0/cpu/ir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.646 f  jay__0/cpu/ir_reg[2]/Q
                         net (fo=21, routed)          0.119     1.765    jay__0/cpu/decoder__0/b_reg[31][2]
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  jay__0/cpu/decoder__0/op_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.810    jay__0/cpu/decoder__0/op_reg[2]_i_2_n_1
    SLICE_X39Y100        MUXF7 (Prop_muxf7_I0_O)      0.062     1.872 r  jay__0/cpu/decoder__0/op_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    jay__0/cpu/decoder__0/op_reg[2]_i_1_n_1
    SLICE_X39Y100        LDCE                                         r  jay__0/cpu/decoder__0/op_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/mmu/wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/mmu/port__0__n_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.701%)  route 0.254ns (64.299%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.565     1.484    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  jay__0/mmu/wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  jay__0/mmu/wr_data_reg[1]/Q
                         net (fo=3, routed)           0.254     1.879    jay__0/mmu/wr_data[1]
    SLICE_X31Y103        LDCE                                         r  jay__0/mmu/port__0__n_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/mmu/wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/mmu/port__0__n_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.164ns (39.016%)  route 0.256ns (60.984%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.564     1.483    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X34Y103        FDRE                                         r  jay__0/mmu/wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  jay__0/mmu/wr_data_reg[5]/Q
                         net (fo=3, routed)           0.256     1.904    jay__0/mmu/wr_data[5]
    SLICE_X29Y103        LDCE                                         r  jay__0/mmu/port__0__n_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/mmu/wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/mmu/port__0__n_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.128ns (30.435%)  route 0.293ns (69.565%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.566     1.485    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X33Y101        FDRE                                         r  jay__0/mmu/wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.128     1.613 r  jay__0/mmu/wr_data_reg[6]/Q
                         net (fo=3, routed)           0.293     1.906    jay__0/mmu/wr_data[6]
    SLICE_X32Y101        LDCE                                         r  jay__0/mmu/port__0__n_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/mmu/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/mmu/mem_to_cpu__data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.186ns (43.888%)  route 0.238ns (56.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.565     1.484    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X37Y102        FDRE                                         r  jay__0/mmu/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  jay__0/mmu/addr_reg[1]/Q
                         net (fo=73, routed)          0.238     1.863    jay__0/mmu/addr_reg_n_1_[1]
    SLICE_X33Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.908 r  jay__0/mmu/mem_to_cpu__data_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.908    jay__0/mmu/mem_to_cpu__data_reg[28]_i_1_n_1
    SLICE_X33Y102        LDCE                                         r  jay__0/mmu/mem_to_cpu__data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jay__0/cpu/b_reg[50]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.206%)  route 0.255ns (57.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.550     1.469    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X39Y123        FDSE                                         r  jay__0/cpu/b_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDSE (Prop_fdse_C_Q)         0.141     1.610 r  jay__0/cpu/b_reg[50]/Q
                         net (fo=9, routed)           0.255     1.865    jay__0/cpu/arithmetic_logic_unit__0/b[50]
    SLICE_X36Y122        LUT5 (Prop_lut5_I0_O)        0.045     1.910 r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]_i_1/O
                         net (fo=1, routed)           0.000     1.910    jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]_i_1_n_1
    SLICE_X36Y122        LDCE                                         r  jay__0/cpu/arithmetic_logic_unit__0/c_reg[50]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4012 Endpoints
Min Delay          4012 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jay__0/cpu/decoder__0/op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.095ns  (logic 3.869ns (31.990%)  route 8.226ns (68.010%))
  Logic Levels:           21  (CARRY4=13 LDCE=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  jay__0/cpu/decoder__0/op_reg[4]/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  jay__0/cpu/decoder__0/op_reg[4]/Q
                         net (fo=67, routed)          1.369     1.994    jay__0/cpu/decoder__0/op[4]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.118 f  jay__0/cpu/decoder__0/b[63]_i_4/O
                         net (fo=34, routed)          1.586     3.704    jay__0/cpu/decoder__0/b[63]_i_4_n_1
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.154     3.858 r  jay__0/cpu/decoder__0/b[9]_i_2/O
                         net (fo=4, routed)           1.850     5.708    jay__0/cpu/decoder__0/b[9]_i_2_n_1
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.327     6.035 f  jay__0/cpu/decoder__0/mstatus[62]_i_18/O
                         net (fo=7, routed)           1.011     7.046    jay__0/cpu/decoder__0/mstatus[62]_i_18_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.170 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999     8.169    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.293 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792     9.085    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.209 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618     9.828    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000     9.952    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.485 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.485    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.602 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.719 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.836 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.953    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.070    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.304 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.421 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.538 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.538    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.655 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.655    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.772 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.772    jay__0/cpu/decoder__0/mcycle_reg[56]_i_1_n_1
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.095 r  jay__0/cpu/decoder__0/mcycle_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.095    jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]_0[1]
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.479     4.901    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[61]/C

Slack:                    inf
  Source:                 jay__0/cpu/decoder__0/op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.087ns  (logic 3.861ns (31.945%)  route 8.226ns (68.055%))
  Logic Levels:           21  (CARRY4=13 LDCE=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  jay__0/cpu/decoder__0/op_reg[4]/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  jay__0/cpu/decoder__0/op_reg[4]/Q
                         net (fo=67, routed)          1.369     1.994    jay__0/cpu/decoder__0/op[4]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.118 f  jay__0/cpu/decoder__0/b[63]_i_4/O
                         net (fo=34, routed)          1.586     3.704    jay__0/cpu/decoder__0/b[63]_i_4_n_1
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.154     3.858 r  jay__0/cpu/decoder__0/b[9]_i_2/O
                         net (fo=4, routed)           1.850     5.708    jay__0/cpu/decoder__0/b[9]_i_2_n_1
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.327     6.035 f  jay__0/cpu/decoder__0/mstatus[62]_i_18/O
                         net (fo=7, routed)           1.011     7.046    jay__0/cpu/decoder__0/mstatus[62]_i_18_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.170 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999     8.169    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.293 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792     9.085    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.209 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618     9.828    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000     9.952    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.485 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.485    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.602 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.719 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.836 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.953    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.070    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.304 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.421 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.538 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.538    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.655 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.655    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.772 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.772    jay__0/cpu/decoder__0/mcycle_reg[56]_i_1_n_1
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.087 r  jay__0/cpu/decoder__0/mcycle_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.087    jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]_0[3]
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.479     4.901    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]/C

Slack:                    inf
  Source:                 jay__0/cpu/decoder__0/op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.011ns  (logic 3.785ns (31.514%)  route 8.226ns (68.486%))
  Logic Levels:           21  (CARRY4=13 LDCE=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  jay__0/cpu/decoder__0/op_reg[4]/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  jay__0/cpu/decoder__0/op_reg[4]/Q
                         net (fo=67, routed)          1.369     1.994    jay__0/cpu/decoder__0/op[4]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.118 f  jay__0/cpu/decoder__0/b[63]_i_4/O
                         net (fo=34, routed)          1.586     3.704    jay__0/cpu/decoder__0/b[63]_i_4_n_1
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.154     3.858 r  jay__0/cpu/decoder__0/b[9]_i_2/O
                         net (fo=4, routed)           1.850     5.708    jay__0/cpu/decoder__0/b[9]_i_2_n_1
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.327     6.035 f  jay__0/cpu/decoder__0/mstatus[62]_i_18/O
                         net (fo=7, routed)           1.011     7.046    jay__0/cpu/decoder__0/mstatus[62]_i_18_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.170 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999     8.169    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.293 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792     9.085    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.209 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618     9.828    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000     9.952    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.485 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.485    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.602 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.719 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.836 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.953    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.070    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.304 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.421 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.538 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.538    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.655 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.655    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.772 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.772    jay__0/cpu/decoder__0/mcycle_reg[56]_i_1_n_1
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.011 r  jay__0/cpu/decoder__0/mcycle_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.011    jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]_0[2]
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.479     4.901    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[62]/C

Slack:                    inf
  Source:                 jay__0/cpu/decoder__0/op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.991ns  (logic 3.765ns (31.400%)  route 8.226ns (68.600%))
  Logic Levels:           21  (CARRY4=13 LDCE=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  jay__0/cpu/decoder__0/op_reg[4]/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  jay__0/cpu/decoder__0/op_reg[4]/Q
                         net (fo=67, routed)          1.369     1.994    jay__0/cpu/decoder__0/op[4]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.118 f  jay__0/cpu/decoder__0/b[63]_i_4/O
                         net (fo=34, routed)          1.586     3.704    jay__0/cpu/decoder__0/b[63]_i_4_n_1
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.154     3.858 r  jay__0/cpu/decoder__0/b[9]_i_2/O
                         net (fo=4, routed)           1.850     5.708    jay__0/cpu/decoder__0/b[9]_i_2_n_1
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.327     6.035 f  jay__0/cpu/decoder__0/mstatus[62]_i_18/O
                         net (fo=7, routed)           1.011     7.046    jay__0/cpu/decoder__0/mstatus[62]_i_18_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.170 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999     8.169    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.293 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792     9.085    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.209 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618     9.828    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000     9.952    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.485 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.485    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.602 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.719 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.836 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.953    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.070    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.304 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.421 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.538 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.538    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.655 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.655    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.772 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.772    jay__0/cpu/decoder__0/mcycle_reg[56]_i_1_n_1
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.991 r  jay__0/cpu/decoder__0/mcycle_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.991    jay__0/cpu/control_and_status_registers__0/mcycle_reg[63]_0[0]
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.479     4.901    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y118        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[60]/C

Slack:                    inf
  Source:                 jay__0/cpu/decoder__0/op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.978ns  (logic 3.752ns (31.325%)  route 8.226ns (68.675%))
  Logic Levels:           20  (CARRY4=12 LDCE=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  jay__0/cpu/decoder__0/op_reg[4]/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  jay__0/cpu/decoder__0/op_reg[4]/Q
                         net (fo=67, routed)          1.369     1.994    jay__0/cpu/decoder__0/op[4]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.118 f  jay__0/cpu/decoder__0/b[63]_i_4/O
                         net (fo=34, routed)          1.586     3.704    jay__0/cpu/decoder__0/b[63]_i_4_n_1
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.154     3.858 r  jay__0/cpu/decoder__0/b[9]_i_2/O
                         net (fo=4, routed)           1.850     5.708    jay__0/cpu/decoder__0/b[9]_i_2_n_1
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.327     6.035 f  jay__0/cpu/decoder__0/mstatus[62]_i_18/O
                         net (fo=7, routed)           1.011     7.046    jay__0/cpu/decoder__0/mstatus[62]_i_18_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.170 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999     8.169    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.293 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792     9.085    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.209 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618     9.828    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000     9.952    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.485 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.485    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.602 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.719 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.836 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.953    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.070    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.304 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.421 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.538 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.538    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.655 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.655    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.978 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.978    jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]_0[1]
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.481     4.903    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[57]/C

Slack:                    inf
  Source:                 jay__0/cpu/decoder__0/op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.970ns  (logic 3.744ns (31.279%)  route 8.226ns (68.721%))
  Logic Levels:           20  (CARRY4=12 LDCE=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  jay__0/cpu/decoder__0/op_reg[4]/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  jay__0/cpu/decoder__0/op_reg[4]/Q
                         net (fo=67, routed)          1.369     1.994    jay__0/cpu/decoder__0/op[4]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.118 f  jay__0/cpu/decoder__0/b[63]_i_4/O
                         net (fo=34, routed)          1.586     3.704    jay__0/cpu/decoder__0/b[63]_i_4_n_1
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.154     3.858 r  jay__0/cpu/decoder__0/b[9]_i_2/O
                         net (fo=4, routed)           1.850     5.708    jay__0/cpu/decoder__0/b[9]_i_2_n_1
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.327     6.035 f  jay__0/cpu/decoder__0/mstatus[62]_i_18/O
                         net (fo=7, routed)           1.011     7.046    jay__0/cpu/decoder__0/mstatus[62]_i_18_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.170 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999     8.169    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.293 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792     9.085    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.209 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618     9.828    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000     9.952    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.485 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.485    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.602 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.719 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.836 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.953    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.070    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.304 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.421 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.538 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.538    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.655 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.655    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.970 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.970    jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]_0[3]
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.481     4.903    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]/C

Slack:                    inf
  Source:                 jay__0/cpu/decoder__0/op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.894ns  (logic 3.668ns (30.840%)  route 8.226ns (69.160%))
  Logic Levels:           20  (CARRY4=12 LDCE=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  jay__0/cpu/decoder__0/op_reg[4]/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  jay__0/cpu/decoder__0/op_reg[4]/Q
                         net (fo=67, routed)          1.369     1.994    jay__0/cpu/decoder__0/op[4]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.118 f  jay__0/cpu/decoder__0/b[63]_i_4/O
                         net (fo=34, routed)          1.586     3.704    jay__0/cpu/decoder__0/b[63]_i_4_n_1
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.154     3.858 r  jay__0/cpu/decoder__0/b[9]_i_2/O
                         net (fo=4, routed)           1.850     5.708    jay__0/cpu/decoder__0/b[9]_i_2_n_1
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.327     6.035 f  jay__0/cpu/decoder__0/mstatus[62]_i_18/O
                         net (fo=7, routed)           1.011     7.046    jay__0/cpu/decoder__0/mstatus[62]_i_18_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.170 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999     8.169    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.293 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792     9.085    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.209 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618     9.828    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000     9.952    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.485 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.485    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.602 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.719 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.836 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.953    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.070    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.304 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.421 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.538 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.538    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.655 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.655    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.894 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.894    jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]_0[2]
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.481     4.903    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[58]/C

Slack:                    inf
  Source:                 jay__0/cpu/decoder__0/op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.874ns  (logic 3.648ns (30.724%)  route 8.226ns (69.276%))
  Logic Levels:           20  (CARRY4=12 LDCE=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  jay__0/cpu/decoder__0/op_reg[4]/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  jay__0/cpu/decoder__0/op_reg[4]/Q
                         net (fo=67, routed)          1.369     1.994    jay__0/cpu/decoder__0/op[4]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.118 f  jay__0/cpu/decoder__0/b[63]_i_4/O
                         net (fo=34, routed)          1.586     3.704    jay__0/cpu/decoder__0/b[63]_i_4_n_1
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.154     3.858 r  jay__0/cpu/decoder__0/b[9]_i_2/O
                         net (fo=4, routed)           1.850     5.708    jay__0/cpu/decoder__0/b[9]_i_2_n_1
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.327     6.035 f  jay__0/cpu/decoder__0/mstatus[62]_i_18/O
                         net (fo=7, routed)           1.011     7.046    jay__0/cpu/decoder__0/mstatus[62]_i_18_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.170 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999     8.169    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.293 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792     9.085    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.209 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618     9.828    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000     9.952    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.485 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.485    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.602 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.719 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.836 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.953    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.070    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.304 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.421 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.538 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.538    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.655 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.655    jay__0/cpu/decoder__0/mcycle_reg[52]_i_1_n_1
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.874 r  jay__0/cpu/decoder__0/mcycle_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.874    jay__0/cpu/control_and_status_registers__0/mcycle_reg[59]_0[0]
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.481     4.903    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y117        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[56]/C

Slack:                    inf
  Source:                 jay__0/cpu/decoder__0/op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.861ns  (logic 3.635ns (30.648%)  route 8.226ns (69.352%))
  Logic Levels:           19  (CARRY4=11 LDCE=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  jay__0/cpu/decoder__0/op_reg[4]/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  jay__0/cpu/decoder__0/op_reg[4]/Q
                         net (fo=67, routed)          1.369     1.994    jay__0/cpu/decoder__0/op[4]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.118 f  jay__0/cpu/decoder__0/b[63]_i_4/O
                         net (fo=34, routed)          1.586     3.704    jay__0/cpu/decoder__0/b[63]_i_4_n_1
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.154     3.858 r  jay__0/cpu/decoder__0/b[9]_i_2/O
                         net (fo=4, routed)           1.850     5.708    jay__0/cpu/decoder__0/b[9]_i_2_n_1
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.327     6.035 f  jay__0/cpu/decoder__0/mstatus[62]_i_18/O
                         net (fo=7, routed)           1.011     7.046    jay__0/cpu/decoder__0/mstatus[62]_i_18_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.170 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999     8.169    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.293 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792     9.085    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.209 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618     9.828    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000     9.952    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.485 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.485    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.602 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.719 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.836 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.953    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.070    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.304 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.421 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.538 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.538    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.861 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.861    jay__0/cpu/control_and_status_registers__0/mcycle_reg[55]_0[1]
    SLICE_X56Y116        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.482     4.904    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y116        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[53]/C

Slack:                    inf
  Source:                 jay__0/cpu/decoder__0/op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/control_and_status_registers__0/mcycle_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.853ns  (logic 3.627ns (30.601%)  route 8.226ns (69.399%))
  Logic Levels:           19  (CARRY4=11 LDCE=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         LDCE                         0.000     0.000 r  jay__0/cpu/decoder__0/op_reg[4]/G
    SLICE_X38Y99         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  jay__0/cpu/decoder__0/op_reg[4]/Q
                         net (fo=67, routed)          1.369     1.994    jay__0/cpu/decoder__0/op[4]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.118 f  jay__0/cpu/decoder__0/b[63]_i_4/O
                         net (fo=34, routed)          1.586     3.704    jay__0/cpu/decoder__0/b[63]_i_4_n_1
    SLICE_X39Y106        LUT2 (Prop_lut2_I1_O)        0.154     3.858 r  jay__0/cpu/decoder__0/b[9]_i_2/O
                         net (fo=4, routed)           1.850     5.708    jay__0/cpu/decoder__0/b[9]_i_2_n_1
    SLICE_X60Y104        LUT6 (Prop_lut6_I5_O)        0.327     6.035 f  jay__0/cpu/decoder__0/mstatus[62]_i_18/O
                         net (fo=7, routed)           1.011     7.046    jay__0/cpu/decoder__0/mstatus[62]_i_18_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I3_O)        0.124     7.170 f  jay__0/cpu/decoder__0/mstatus[62]_i_12/O
                         net (fo=168, routed)         0.999     8.169    jay__0/cpu/decoder__0/mstatus[62]_i_12_n_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.293 r  jay__0/cpu/decoder__0/b[13]_i_8/O
                         net (fo=1, routed)           0.792     9.085    jay__0/cpu/decoder__0/b[13]_i_8_n_1
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.209 r  jay__0/cpu/decoder__0/b[13]_i_3/O
                         net (fo=3, routed)           0.618     9.828    jay__0/cpu/decoder__0/csr__rd_data[13]
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  jay__0/cpu/decoder__0/mcycle[12]_i_4/O
                         net (fo=1, routed)           0.000     9.952    jay__0/cpu/decoder__0/mcycle[12]_i_4_n_1
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.485 r  jay__0/cpu/decoder__0/mcycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.485    jay__0/cpu/decoder__0/mcycle_reg[12]_i_1_n_1
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.602 r  jay__0/cpu/decoder__0/mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    jay__0/cpu/decoder__0/mcycle_reg[16]_i_1_n_1
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.719 r  jay__0/cpu/decoder__0/mcycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.719    jay__0/cpu/decoder__0/mcycle_reg[20]_i_1_n_1
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.836 r  jay__0/cpu/decoder__0/mcycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    jay__0/cpu/decoder__0/mcycle_reg[24]_i_1_n_1
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.953 r  jay__0/cpu/decoder__0/mcycle_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.953    jay__0/cpu/decoder__0/mcycle_reg[28]_i_1_n_1
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.070 r  jay__0/cpu/decoder__0/mcycle_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.070    jay__0/cpu/decoder__0/mcycle_reg[32]_i_1_n_1
    SLICE_X56Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.187 r  jay__0/cpu/decoder__0/mcycle_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    jay__0/cpu/decoder__0/mcycle_reg[36]_i_1_n_1
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.304 r  jay__0/cpu/decoder__0/mcycle_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    jay__0/cpu/decoder__0/mcycle_reg[40]_i_1_n_1
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.421 r  jay__0/cpu/decoder__0/mcycle_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.421    jay__0/cpu/decoder__0/mcycle_reg[44]_i_1_n_1
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.538 r  jay__0/cpu/decoder__0/mcycle_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.538    jay__0/cpu/decoder__0/mcycle_reg[48]_i_1_n_1
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.853 r  jay__0/cpu/decoder__0/mcycle_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.853    jay__0/cpu/control_and_status_registers__0/mcycle_reg[55]_0[3]
    SLICE_X56Y116        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        1.482     4.904    jay__0/cpu/control_and_status_registers__0/clk_100mhz_IBUF_BUFG
    SLICE_X56Y116        FDRE                                         r  jay__0/cpu/control_and_status_registers__0/mcycle_reg[55]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jay__0/cpu/cpu_to_mem__addr_reg[53]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/mmu/addr_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.158ns (61.239%)  route 0.100ns (38.761%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        LDCE                         0.000     0.000 r  jay__0/cpu/cpu_to_mem__addr_reg[53]/G
    SLICE_X37Y117        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/cpu_to_mem__addr_reg[53]/Q
                         net (fo=1, routed)           0.100     0.258    jay__0/mmu/addr_reg[63]_0[47]
    SLICE_X34Y117        FDRE                                         r  jay__0/mmu/addr_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.827     1.992    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X34Y117        FDRE                                         r  jay__0/mmu/addr_reg[53]/C

Slack:                    inf
  Source:                 jay__0/cpu/cpu_to_mem__addr_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/mmu/addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.809%)  route 0.102ns (39.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        LDCE                         0.000     0.000 r  jay__0/cpu/cpu_to_mem__addr_reg[19]/G
    SLICE_X32Y113        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/cpu_to_mem__addr_reg[19]/Q
                         net (fo=1, routed)           0.102     0.260    jay__0/mmu/addr_reg[63]_0[13]
    SLICE_X30Y113        FDRE                                         r  jay__0/mmu/addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.831     1.996    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X30Y113        FDRE                                         r  jay__0/mmu/addr_reg[19]/C

Slack:                    inf
  Source:                 jay__0/mmu/mem_to_cpu__data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/ir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.481%)  route 0.112ns (41.519%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        LDCE                         0.000     0.000 r  jay__0/mmu/mem_to_cpu__data_reg[1]/G
    SLICE_X40Y101        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/mmu/mem_to_cpu__data_reg[1]/Q
                         net (fo=2, routed)           0.112     0.270    jay__0/cpu/x__30_reg[63][1]
    SLICE_X38Y100        FDRE                                         r  jay__0/cpu/ir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.835     2.000    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  jay__0/cpu/ir_reg[1]/C

Slack:                    inf
  Source:                 jay__0/mmu/mem_to_cpu__data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/ir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.158ns (58.105%)  route 0.114ns (41.895%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        LDCE                         0.000     0.000 r  jay__0/mmu/mem_to_cpu__data_reg[0]/G
    SLICE_X40Y101        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/mmu/mem_to_cpu__data_reg[0]/Q
                         net (fo=2, routed)           0.114     0.272    jay__0/cpu/x__30_reg[63][0]
    SLICE_X38Y100        FDRE                                         r  jay__0/cpu/ir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.835     2.000    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  jay__0/cpu/ir_reg[0]/C

Slack:                    inf
  Source:                 jay__0/mmu/mem_to_cpu__data_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/cpu/ir_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.453%)  route 0.122ns (43.547%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        LDCE                         0.000     0.000 r  jay__0/mmu/mem_to_cpu__data_reg[23]/G
    SLICE_X35Y105        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/mmu/mem_to_cpu__data_reg[23]/Q
                         net (fo=2, routed)           0.122     0.280    jay__0/cpu/x__30_reg[63][23]
    SLICE_X35Y106        FDRE                                         r  jay__0/cpu/ir_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.835     2.000    jay__0/cpu/clk_100mhz_IBUF_BUFG
    SLICE_X35Y106        FDRE                                         r  jay__0/cpu/ir_reg[23]/C

Slack:                    inf
  Source:                 jay__0/cpu/cpu_to_mem__addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/mmu/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.424%)  route 0.122ns (43.576%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        LDCE                         0.000     0.000 r  jay__0/cpu/cpu_to_mem__addr_reg[2]/G
    SLICE_X41Y103        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/cpu_to_mem__addr_reg[2]/Q
                         net (fo=1, routed)           0.122     0.280    jay__0/mmu/addr_reg[63]_0[2]
    SLICE_X40Y103        FDRE                                         r  jay__0/mmu/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.834     1.999    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X40Y103        FDRE                                         r  jay__0/mmu/addr_reg[2]/C

Slack:                    inf
  Source:                 jay__0/cpu/cpu_to_mem__addr_reg[47]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/mmu/addr_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  jay__0/cpu/cpu_to_mem__addr_reg[47]/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  jay__0/cpu/cpu_to_mem__addr_reg[47]/Q
                         net (fo=1, routed)           0.110     0.288    jay__0/mmu/addr_reg[63]_0[41]
    SLICE_X34Y117        FDRE                                         r  jay__0/mmu/addr_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.827     1.992    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X34Y117        FDRE                                         r  jay__0/mmu/addr_reg[47]/C

Slack:                    inf
  Source:                 jay__0/cpu/cpu_to_mem__addr_reg[55]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/mmu/addr_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.178ns (60.736%)  route 0.115ns (39.264%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        LDCE                         0.000     0.000 r  jay__0/cpu/cpu_to_mem__addr_reg[55]/G
    SLICE_X34Y118        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  jay__0/cpu/cpu_to_mem__addr_reg[55]/Q
                         net (fo=1, routed)           0.115     0.293    jay__0/mmu/addr_reg[63]_0[49]
    SLICE_X33Y117        FDRE                                         r  jay__0/mmu/addr_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.827     1.993    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X33Y117        FDRE                                         r  jay__0/mmu/addr_reg[55]/C

Slack:                    inf
  Source:                 jay__0/cpu/cpu_to_mem__addr_reg[42]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/mmu/addr_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.460%)  route 0.116ns (39.540%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  jay__0/cpu/cpu_to_mem__addr_reg[42]/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  jay__0/cpu/cpu_to_mem__addr_reg[42]/Q
                         net (fo=1, routed)           0.116     0.294    jay__0/mmu/addr_reg[63]_0[36]
    SLICE_X33Y116        FDRE                                         r  jay__0/mmu/addr_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.829     1.994    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X33Y116        FDRE                                         r  jay__0/mmu/addr_reg[42]/C

Slack:                    inf
  Source:                 jay__0/cpu/cpu_to_mem__addr_reg[45]/G
                            (positive level-sensitive latch)
  Destination:            jay__0/mmu/addr_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.158ns (53.323%)  route 0.138ns (46.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        LDCE                         0.000     0.000 r  jay__0/cpu/cpu_to_mem__addr_reg[45]/G
    SLICE_X33Y120        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  jay__0/cpu/cpu_to_mem__addr_reg[45]/Q
                         net (fo=1, routed)           0.138     0.296    jay__0/mmu/addr_reg[63]_0[39]
    SLICE_X33Y119        FDRE                                         r  jay__0/mmu/addr_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3046, routed)        0.826     1.991    jay__0/mmu/clk_100mhz_IBUF_BUFG
    SLICE_X33Y119        FDRE                                         r  jay__0/mmu/addr_reg[45]/C





