\hypertarget{union__hw__dac__sr}{}\section{\+\_\+hw\+\_\+dac\+\_\+sr Union Reference}
\label{union__hw__dac__sr}\index{\+\_\+hw\+\_\+dac\+\_\+sr@{\+\_\+hw\+\_\+dac\+\_\+sr}}


H\+W\+\_\+\+D\+A\+C\+\_\+\+SR -\/ D\+AC Status Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+dac.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__dac__sr_1_1__hw__dac__sr__bitfields}{\+\_\+hw\+\_\+dac\+\_\+sr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__dac__sr_ae2287ba3ade604c011286208dad94fca}{}\label{union__hw__dac__sr_ae2287ba3ade604c011286208dad94fca}

\item 
struct \hyperlink{struct__hw__dac__sr_1_1__hw__dac__sr__bitfields}{\+\_\+hw\+\_\+dac\+\_\+sr\+::\+\_\+hw\+\_\+dac\+\_\+sr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__dac__sr_a1267778becd536f0b514b5d8102bcbce}{}\label{union__hw__dac__sr_a1267778becd536f0b514b5d8102bcbce}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+D\+A\+C\+\_\+\+SR -\/ D\+AC Status Register (RW) 

Reset value\+: 0x02U

If D\+MA is enabled, the flags can be cleared automatically by D\+MA when the D\+MA request is done. Writing 0 to a field clears it whereas writing 1 has no effect. After reset, D\+A\+C\+B\+F\+R\+P\+TF is set and can be cleared by software, if needed. The flags are set only when the data buffer status is changed. Do not use 32/16-\/bit accesses to this register. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dac.\+h\end{DoxyCompactItemize}
