// Seed: 2508720457
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
program module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  inout wire id_1;
endprogram
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_3.id_8 = 0;
  final $clog2(29);
  ;
endmodule
module module_3 #(
    parameter id_0 = 32'd83,
    parameter id_4 = 32'd89,
    parameter id_8 = 32'd40
) (
    input uwire _id_0,
    input supply0 id_1,
    input tri id_2,
    output uwire id_3,
    input supply1 _id_4,
    input wor id_5
);
  logic [1 'b0 : -1] id_7;
  wire _id_8;
  wire [id_0  <=  -1 : (  id_8  )] id_9;
  wire id_10;
  supply1 [-1 : -1] id_11;
  localparam id_12 = id_11++ & 1;
  module_2 modCall_1 (
      id_12,
      id_10,
      id_10
  );
  struct packed {logic [id_4 : id_8] id_13;} id_14, id_15;
  tri1 id_16;
  ;
  wire id_17;
  assign id_16 = 1;
endmodule
