// Seed: 1428579791
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output id_5
);
  logic id_6;
  assign id_5 = (1) + 1'b0;
endmodule
