Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Thu Jan 15 15:41:03 2026
| Host         : LML running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     4 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              84 |           29 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             249 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------+---------------------------+------------------+----------------+--------------+
|        Clock Signal       |                Enable Signal               |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+--------------------------------------------+---------------------------+------------------+----------------+--------------+
|  a_tick_BUFG              |                                            |                           |                1 |              4 |         4.00 |
|  u_scaler_60_2/tick_reg_0 |                                            | u_scaler_10_000/rst       |                3 |              8 |         2.67 |
|  u_scaler_100/tick_reg_0  |                                            | u_scaler_10_000/rst       |                5 |             15 |         3.00 |
|  u_scaler_60_1/tick_reg_0 |                                            | u_scaler_10_000/rst       |                5 |             15 |         3.00 |
|  a_tick_BUFG              |                                            | u_scaler_10_000/rst       |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG            |                                            | u_scaler_10_000/rst       |                5 |             15 |         3.00 |
|  u_scaler_20/tick_reg_0   |                                            | u_scaler_10_000/rst       |                4 |             16 |         4.00 |
|  a_tick_BUFG              | u_key_detector/counter1_inferred__1/i__n_0 | u_key_detector/counter[2] |               58 |            249 |         4.29 |
+---------------------------+--------------------------------------------+---------------------------+------------------+----------------+--------------+


