Compiling (synthesis checkpoint) kernel/IP: xilinx_zc706_base_matmul_1_0
Log file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/xilinx_zc706_base_matmul_1_0_synth_1/runme.log
