`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/05/19 19:07:43
// Design Name: 
// Module Name: cpu_sim
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module cpu_sim();
reg clk_cpu;
reg rst;
wire [7:0]io_addr;    //led å’? seg çš„åœ°å?
wire [31:0]io_dout;   //è¾“å‡ºåˆ? led å’? seg çš„æ•°æ?
wire io_we;           //è¾“å‡ºæ•°æ®åˆ? led å’? seg æ—¶çš„ä½¿èƒ½ä¿¡å·
reg [31:0]io_din;           //æ¥è‡ª sw çš„è¾“å…¥æ•°æ?

    //DEBUG_BUS
    reg [7:0]m_rf_addr;   //æ•°æ®å­˜å‚¨å™?(MEM)æˆ–å¯„å­˜å™¨å ?(RF)çš„è°ƒè¯•è¯»å£åœ°å?
    wire [31:0]rf_data;   //ä»å¯„å­˜å™¨å †è¯»å–çš„æ•°æ®
    wire [31:0]m_data;    //ä»æ•°æ®å­˜å‚¨å™¨è¯»å–çš„æ•°æ?

    //PC/IF/ID æµæ°´æ®µå¯„å­˜å™¨
    wire [31:0]pc;
    wire [31:0]pcd;
    wire [31:0]ir;
    wire [31:0]pcin;

    //ID/EX æµæ°´æ®µå¯„å­˜å™¨
    wire [31:0]pce;
    wire [31:0]a;
    wire [31:0]b;
    wire [31:0]imm;
    wire [4:0]rd;
    wire [31:0]ctrl;

    //EX/MEM æµæ°´æ®µå¯„å­˜å™¨
    wire [31:0]y;
    wire [31:0]bm;
    wire [4:0]rdm;
    wire [31:0]ctrlm;

    //MEM/WB æµæ°´æ®µå¯„å­˜å™¨
    wire [31:0]yw;
    wire [31:0]mdr;
    wire [4:0]rdw;
    wire [31:0]ctrlw;

cpu_pl CPU1( 
    clk_cpu,
    rst,

    //IO_BUS
    io_addr,    //led ï¿?? seg çš„åœ°ï¿??
    io_dout,   //è¾“å‡ºï¿?? led ï¿?? seg çš„æ•°ï¿??
    io_we,           //è¾“å‡ºæ•°æ®ï¿?? led ï¿?? seg æ—¶çš„ä½¿èƒ½ä¿¡å·
    io_din,           //æ¥è‡ª sw çš„è¾“å…¥æ•°ï¿??

    //DEBUG_BUS
    m_rf_addr,   //æ•°æ®å­˜å‚¨ï¿??(MEM)æˆ–å¯„å­˜å™¨ï¿??(RF)çš„è°ƒè¯•è¯»å£åœ°ï¿??
    rf_data,   //ä»å¯„å­˜å™¨å †è¯»å–çš„æ•°æ®
    m_data,    //ä»æ•°æ®å­˜å‚¨å™¨è¯»å–çš„æ•°ï¿??

    //PC/IF/ID æµæ°´æ®µå¯„å­˜å™¨
    pc,
    pcd,
    ir,
    pcin,

    //ID/EX æµæ°´æ®µå¯„å­˜å™¨
    pce,
    a,
    b,
    imm,
    rd,
    ctrl,

    //EX/MEM æµæ°´æ®µå¯„å­˜å™¨
    y,
    bm, 
    rdm,
    ctrlm,

    //MEM/WB æµæ°´æ®µå¯„å­˜å™¨
    yw,
    mdr,
    rdw,
    ctrlw
);

initial clk_cpu = 0;
always #5 clk_cpu = ~clk_cpu;

initial begin
    rst = 1;
    #10 rst = 0;
    #10 io_din = 32'h5;
    #300 $finish;
end
endmodule
