device: I210
version: v1.8 (CS/CL)
spec_reference: external/intel_avb/spec/335761 - I210_CS_CL_Datasheet_v_1_8.pdf
blocks:
  - name: PTP
    base: 0x0B600
    registers:
      - name: SYSTIML
        offset: 0x0
        width: 32
        description: System time register Low
        spec_section: Section 8.15.8
        atomic_read: true
        atomic_read_note: Split 64-bit system time value; read both halves per atomic read sequence to obtain a coherent value (see Sections 8.15.8–8.15.9).
      - name: SYSTIMH
        offset: 0x4
        width: 32
        description: System time register High
        spec_section: Section 8.15.9
        atomic_read: true
        atomic_read_note: Split 64-bit system time value; read both halves per atomic read sequence to obtain a coherent value (see Sections 8.15.8–8.15.9).
      - name: TIMINCA
        offset: 0x8
        width: 32
        description: Increment attributes register
        spec_section: Section 8.15.11
      - name: TIMADJ
        offset: 0xC
        width: 32
        description: Time Adjustment Offset Register
        spec_section: Section 8.15.12
      - name: TSYNCTXCTL
        offset: 0x14
        width: 32
        description: Tx Time Sync Control Register
        access: rw
        reset: 0x0
        fields:
          - name: EN
            lsb: 4
            width: 1
            description: Enable Tx timestamping
            spec_section: Section 8.15.4
          - name: TYPE
            lsb: 5
            width: 2
            description: Timestamp type selection
            enums:
              0: ALL
              1: SYNC
              2: DELAY_REQ
            spec_section: Section 8.15.4
        spec_section: Section 8.15.4
      - name: TXSTMPL
        offset: 0x18
        width: 32
        description: Tx Timestamp Value Low
        spec_section: Section 8.15.5
        atomic_read: true
        atomic_read_note: Split 64-bit transmit timestamp value; read both halves per atomic read sequence for a coherent value (see Sections 8.15.5–8.15.6).
      - name: TXSTMPH
        offset: 0x1C
        width: 32
        description: Tx Timestamp Value High
        spec_section: Section 8.15.6
        atomic_read: true
        atomic_read_note: Split 64-bit transmit timestamp value; read both halves per atomic read sequence for a coherent value (see Sections 8.15.5–8.15.6).
      - name: TSYNCRXCTL
        offset: 0x20
        width: 32
        description: Rx Time Sync Control Register
        access: rw
        reset: 0x0
        fields:
          - name: EN
            lsb: 4
            width: 1
            description: Enable Rx timestamping
            spec_section: Section 8.15.1
          - name: TYPE
            lsb: 5
            width: 2
            description: Timestamp type selection
            enums:
              0: ALL
              1: SYNC
              2: DELAY_REQ
            spec_section: Section 8.15.1
        spec_section: Section 8.15.1
      - name: RXSTMPL
        offset: 0x24
        width: 32
        description: Rx Timestamp Low
        spec_section: Section 8.15.2
        atomic_read: true
        atomic_read_note: Split 64-bit receive timestamp value; read both halves per atomic read sequence for a coherent value (see Sections 8.15.2–8.15.3).
      - name: RXSTMPH
        offset: 0x28
        width: 32
        description: Rx Timestamp High
        spec_section: Section 8.15.3
        atomic_read: true
        atomic_read_note: Split 64-bit receive timestamp value; read both halves per atomic read sequence for a coherent value (see Sections 8.15.2–8.15.3).
      - name: TSAUXC
        offset: 0x40
        width: 32
        description: TimeSync Auxiliary Control
        spec_section: Section 8.15.13
      - name: TRGTTIML0
        offset: 0x44
        width: 32
        description: Target Time Register 0 Low
        spec_section: Section 8.15.14
      - name: TRGTTIMH0
        offset: 0x48
        width: 32
        description: Target Time Register 0 High
        spec_section: Section 8.15.15
      - name: TRGTTIML1
        offset: 0x4C
        width: 32
        description: Target Time Register 1 Low
        spec_section: Section 8.15.16
      - name: TRGTTIMH1
        offset: 0x50
        width: 32
        description: Target Time Register 1 High
        spec_section: Section 8.15.17
      - name: FREQOUT0
        offset: 0x54
        width: 32
        description: Frequency Out 0 Control
        spec_section: Section 8.15.18
      - name: FREQOUT1
        offset: 0x58
        width: 32
        description: Frequency Out 1 Control
        spec_section: Section 8.15.19
      - name: AUXSTMPL0
        offset: 0x5C
        width: 32
        description: Auxiliary Timestamp 0 Register Low
        spec_section: Section 8.15.20
        atomic_read: true
        atomic_read_note: Split 64-bit auxiliary timestamp 0; read both halves per atomic read sequence for a coherent value (see Sections 8.15.20–8.15.21).
      - name: AUXSTMPH0
        offset: 0x60
        width: 32
        description: Auxiliary Timestamp 0 Register High
        spec_section: Section 8.15.21
        atomic_read: true
        atomic_read_note: Split 64-bit auxiliary timestamp 0; read both halves per atomic read sequence for a coherent value (see Sections 8.15.20–8.15.21).
      - name: AUXSTMPL1
        offset: 0x64
        width: 32
        description: Auxiliary Timestamp 1 Register Low
        spec_section: Section 8.15.22
        atomic_read: true
        atomic_read_note: Split 64-bit auxiliary timestamp 1; read both halves per atomic read sequence for a coherent value (see Sections 8.15.22–8.15.23).
      - name: AUXSTMPH1
        offset: 0x68
        width: 32
        description: Auxiliary Timestamp 1 Register High
        spec_section: Section 8.15.23
        atomic_read: true
        atomic_read_note: Split 64-bit auxiliary timestamp 1; read both halves per atomic read sequence for a coherent value (see Sections 8.15.22–8.15.23).
      - name: TSICR
        offset: 0x6C
        width: 32
        description: Time Sync Interrupt Cause Register
        spec_section: Section 8.16.1
      - name: TSIM
        offset: 0x74
        width: 32
        description: Time Sync Interrupt Mask Register
        spec_section: Section 8.16.2

  - name: MAC_CTRL
    base: 0x00000
    registers:
      - name: CTRL
        offset: 0x0
        width: 32
        description: Device Control
      - name: STATUS
        offset: 0x8
        width: 32
        description: Device Status
      - name: CTRL_EXT
        offset: 0x18
        width: 32
        description: Extended Device Control

  - name: MDIC
    base: 0x00020
    registers:
      - name: MDIC
        offset: 0x0
        width: 32
        description: MDI Control

  - name: INTERRUPTS
    base: 0x000C0
    registers:
      - name: ICR
        offset: 0x0
        width: 32
        description: Interrupt Cause Read
        access: rc/w1c
        reset: 0x0
        spec_section: Section 8.8.9
        fields:
          - name: LSC
            lsb: 2
            width: 1
            description: Link Status Change
            spec_section: Section 8.8.9
          - name: MNG
            lsb: 18
            width: 1
            description: Management Event
            spec_section: Section 8.8.9
          - name: DRSTA
            lsb: 30
            width: 1
            description: Device Reset Asserted
            spec_section: Section 8.8.9
      - name: ICS
        offset: 0x8
        width: 32
        description: Interrupt Cause Set
        access: wo
        spec_section: Section 8.8.10
      - name: IMS
        offset: 0x10
        width: 32
        description: Interrupt Mask Set/Read
        access: rw
        reset: 0x0
        spec_section: Section 8.8.11
        fields:
          - name: LSC
            lsb: 2
            width: 1
            description: Link Status Change mask
            spec_section: Section 8.8.11
          - name: MNG
            lsb: 18
            width: 1
            description: Management Event mask
            spec_section: Section 8.8.11
          - name: TCP_TIMER
            lsb: 29
            width: 1
            description: TCP Timer interrupt mask
            spec_section: Section 8.8.11
          - name: DRSTA
            lsb: 30
            width: 1
            description: Device Reset Asserted mask
            spec_section: Section 8.8.11
      - name: IMC
        offset: 0x18
        width: 32
        description: Interrupt Mask Clear
        access: wo
        spec_section: Section 8.8.12

  - name: EXT_INTERRUPTS
    base: 0x01500
    registers:
      - name: EIMS
        offset: 0x24
        width: 32
        description: Extended Interrupt Mask Set/Read
        spec_section: Section 8.8.5
        access: rw
        reset: 0x0
        fields:
          - name: TCP_TIMER
            lsb: 30
            width: 1
            description: Mask bit for EICR TCP timer interrupt
            spec_section: Section 8.8.5; See also Section 7.3.7
      - name: EIMC
        offset: 0x28
        width: 32
        description: Extended Interrupt Mask Clear
        spec_section: Section 8.8.6
        access: wo
      - name: EIAC
        offset: 0x2C
        width: 32
        description: Extended Interrupt Auto Clear Enable
        spec_section: Section 8.8.7
        access: rw
      - name: EIAM
        offset: 0x30
        width: 32
        description: Extended Interrupt Auto Mask Enable
        spec_section: Section 8.8.8
        access: rw
      - name: EICR
        offset: 0x80
        width: 32
        description: Extended Interrupt Cause Read
        spec_section: Section 8.8.3
        access: rc/w1c
        reset: 0x0
        fields:
          - name: OTHER
            lsb: 31
            width: 1
            description: Other interrupt causes (summary of ICR as masked)
            spec_section: Section 8.8.3
          - name: TCP_TIMER
            lsb: 30
            width: 1
            description: TCP Timer interrupt cause (allocated to EICR[30])
            spec_section: Section 7.3.7; See also Section 8.8.3

  - name: EITR
    base: 0x01680
    registers:
      - name: EITR
        offset: 0x0
        width: 32
        description: Interrupt Throttle for vector n
        count: 5
        stride: 0x4
        spec_section: Section 8.8.14

  - name: RX
    base: 0x00100
    registers:
      - name: RCTL
        offset: 0x0
        width: 32
        description: Receive Control

  - name: TX
    base: 0x00400
    registers:
      - name: TCTL
        offset: 0x0
        width: 32
        description: Transmit Control
      - name: TIPG
        offset: 0x10
        width: 32
        description: Transmit Inter-Packet Gap

  - name: FLOW_CONTROL_TIMER
    base: 0x00170
    registers:
      - name: FCTTV
        offset: 0x0
        width: 32
        description: Flow Control Transmit Timer Value

  - name: FLOW_CONTROL_THRESHOLDS
    base: 0x02160
    registers:
      - name: FCRTL
        offset: 0x0
        width: 32
        description: Flow Control Receive Threshold Low
      - name: FCRTH
        offset: 0x8
        width: 32
        description: Flow Control Receive Threshold High

  - name: FLOW_CONTROL_REFRESH
    base: 0x02460
    registers:
      - name: FCRTV
        offset: 0x0
        width: 32
        description: Flow Control Refresh Timer Value

  - name: RX_QUEUE0
    base: 0x02800
    registers:
      - name: RDBAL
        offset: 0x0
        width: 32
        description: Receive Descriptor Base Address Low (Queue 0)
      - name: RDBAH
        offset: 0x4
        width: 32
        description: Receive Descriptor Base Address High (Queue 0)
      - name: RDLEN
        offset: 0x8
        width: 32
        description: Receive Descriptor Length (Queue 0)
      - name: RDH
        offset: 0x10
        width: 32
        description: Receive Descriptor Head (Queue 0)
      - name: RDT
        offset: 0x18
        width: 32
        description: Receive Descriptor Tail (Queue 0)

  - name: TX_QUEUE0
    base: 0x03800
    registers:
      - name: TDBAL
        offset: 0x0
        width: 32
        description: Transmit Descriptor Base Address Low (Queue 0)
      - name: TDBAH
        offset: 0x4
        width: 32
        description: Transmit Descriptor Base Address High (Queue 0)
      - name: TDLEN
        offset: 0x8
        width: 32
        description: Transmit Descriptor Length (Queue 0)
      - name: TDH
        offset: 0x10
        width: 32
        description: Transmit Descriptor Head (Queue 0)
      - name: TDT
        offset: 0x18
        width: 32
        description: Transmit Descriptor Tail (Queue 0)

  - name: MAC_ADDRESS
    base: 0x05400
    registers:
      - name: RAL0
        offset: 0x0
        width: 32
        description: Receive Address Low [0]
      - name: RAH0
        offset: 0x4
        width: 32
        description: Receive Address High [0]

  - name: MTA
    base: 0x05200
    registers:
      - name: MTA0
        offset: 0x0
        width: 32
        description: Multicast Table Array [0]

  - name: VFTA
    base: 0x05600
    registers:
      - name: VFTA0
        offset: 0x0
        width: 32
        description: VLAN Filter Table Array [0]

  - name: STATS
    base: 0x04000
    registers:
      - name: RXERRC
        offset: 0x0C
        width: 32
        description: RX Error Count
        spec_section: Section 8.18.4
      - name: MPC
        offset: 0x10
        width: 32
        description: Missed Packets Count
        spec_section: Section 8.18.5
      - name: PRC64
        offset: 0x5C
        width: 32
        description: Packets Received (64 Bytes) Count
        spec_section: Section 8.18.20
      - name: PRC127
        offset: 0x60
        width: 32
        description: Packets Received (65–127 Bytes) Count
        spec_section: Section 8.18.21
      - name: PRC255
        offset: 0x64
        width: 32
        description: Packets Received (128–255 Bytes) Count
        spec_section: Section 8.18.22
      - name: PRC511
        offset: 0x68
        width: 32
        description: Packets Received (256–511 Bytes) Count
        spec_section: Section 8.18.23
      - name: PRC1023
        offset: 0x6C
        width: 32
        description: Packets Received (512–1023 Bytes) Count
        spec_section: Section 8.18.24
      - name: PRC1522
        offset: 0x70
        width: 32
        description: Packets Received (1024 to Max Bytes) Count
        spec_section: Section 8.18.25
      - name: GPTC
        offset: 0x80
        width: 32
        description: Good Packets Transmitted Count
        spec_section: Section 8.18.29
      - name: GORCL
        offset: 0x88
        width: 32
        description: Good Octets Received Count (Low)
        spec_section: Section 8.18.30
        atomic_read: true
        atomic_read_note: Split 64-bit counter; read both halves per atomic read sequence for a coherent value (see Sections 8.18.30–8.18.31).
      - name: GORCH
        offset: 0x8C
        width: 32
        description: Good Octets Received Count (High)
        spec_section: Section 8.18.31
        atomic_read: true
        atomic_read_note: Split 64-bit counter; read both halves per atomic read sequence for a coherent value (see Sections 8.18.30–8.18.31).
      - name: GOTCL
        offset: 0x90
        width: 32
        description: Good Octets Transmitted Count (Low)
        spec_section: Section 8.18.32
        atomic_read: true
        atomic_read_note: Split 64-bit counter; read both halves per atomic read sequence for a coherent value (see Sections 8.18.32–8.18.33).
      - name: GOTCH
        offset: 0x94
        width: 32
        description: Good Octets Transmitted Count (High)
        spec_section: Section 8.18.33
        atomic_read: true
        atomic_read_note: Split 64-bit counter; read both halves per atomic read sequence for a coherent value (see Sections 8.18.32–8.18.33).
      - name: MNGPTC
        offset: 0x1BC
        width: 32
        description: Management Packets Transmitted Count
        spec_section: Section 8.18.41
      - name: PTC64
        offset: 0x1D8
        width: 32
        description: Packets Transmitted (64 Bytes) Count
        spec_section: Section 8.18.52
      - name: PTC127
        offset: 0x1DC
        width: 32
        description: Packets Transmitted (65–127 Bytes) Count
        spec_section: Section 8.18.53
      - name: PTC255
        offset: 0x1E0
        width: 32
        description: Packets Transmitted (128–255 Bytes) Count
        spec_section: Section 8.18.54
      - name: PTC511
        offset: 0x1E4
        width: 32
        description: Packets Transmitted (256–511 Bytes) Count
        spec_section: Section 8.18.55
      - name: PTC1023
        offset: 0x1E8
        width: 32
        description: Packets Transmitted (512–1023 Bytes) Count
        spec_section: Section 8.18.56
      - name: PTC1522
        offset: 0x1EC
        width: 32
        description: Packets Transmitted (1024 Bytes or Greater) Count
        spec_section: Section 8.18.57
      - name: HGPTC
        offset: 0x118
        width: 32
        description: Host Good Packets Transmitted Count
        spec_section: Section 8.18.64
      - name: HGORCL
        offset: 0x128
        width: 32
        description: Host Good Octets Received Count (Low)
        spec_section: Section 8.18.66
        atomic_read: true
        atomic_read_note: Split 64-bit counter; read both halves per atomic read sequence for a coherent value (see Sections 8.18.66–8.18.67).
      - name: HGORCH
        offset: 0x12C
        width: 32
        description: Host Good Octets Received Count (High)
        spec_section: Section 8.18.67
        atomic_read: true
        atomic_read_note: Split 64-bit counter; read both halves per atomic read sequence for a coherent value (see Sections 8.18.66–8.18.67).
      - name: HGOTCL
        offset: 0x130
        width: 32
        description: Host Good Octets Transmitted Count (Low)
        spec_section: Section 8.18.68
        atomic_read: true
        atomic_read_note: Split 64-bit counter; read both halves per atomic read sequence for a coherent value (see Sections 8.18.68–8.18.69).
      - name: HGOTCH
        offset: 0x134
        width: 32
        description: Host Good Octets Transmitted Count (High)
        spec_section: Section 8.18.69
        atomic_read: true
        atomic_read_note: Split 64-bit counter; read both halves per atomic read sequence for a coherent value (see Sections 8.18.68–8.18.69).
