set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {RISC_UNI.vho RISC_UNI_vhd.sdo}}
	{{"Fast Model"} {RISC_UNI_fast.vho RISC_UNI_vhd_fast.sdo}}
}
