// -------------------------------------------------------------
// 
// File Name: E:\zgl\gen_9\slemi\emi_results\2024-05-23-02-49-52\SampleModel61706\Verilog_hdlsrc\sampleModel61706_pp_36_1_sub\cfblk72.v
// Created: 2024-05-23 03:39:10
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: cfblk72
// Source Path: sampleModel61706_pp_36_1_sub/Subsystem/cfblk72
// Hierarchy Level: 1
// Model version: 1.1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module cfblk72
          (u,
           y);


  input   [63:0] u;  // double
  output  [63:0] y;  // double


  real u_double;  // double
  real FixPt_Constant_out1;  // double
  real FixPt_Sum1_out1;  // double


  always @* u_double = $bitstoreal(u);

  initial FixPt_Constant_out1 = 1.0;



  always @* FixPt_Sum1_out1 = u_double + FixPt_Constant_out1;



  assign y = $realtobits(FixPt_Sum1_out1);

endmodule  // cfblk72

