/*
 * Copyright (C) 2014 Anatolij Gustschin <agust@denx.de>
 *
 * Based on nitrogen6x configuration files:
 * Copyright (C) 2013 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 */
DATA 4, MX6_MMDC_P0_MDPDC, 0x00020036
DATA 4, MX6_MMDC_P0_MDCFG0, 0x54597955
DATA 4, MX6_MMDC_P0_MDCFG1, 0xFF328F64
DATA 4, MX6_MMDC_P0_MDCFG2, 0x01FF00DB
DATA 4, MX6_MMDC_P0_MDRWD, 0x000026D2
DATA 4, MX6_MMDC_P0_MDOR, 0x00591023
DATA 4, MX6_MMDC_P0_MDOTC, 0x09444040
/*DATA 4, MX6_MMDC_P0_MDASP, 0x00000027*/
DATA 4, MX6_MMDC_P0_MDASP, 0x0000000F
/*DATA 4, MX6_MMDC_P0_MDCTL, 0x831A0000*/
DATA 4, MX6_MMDC_P0_MDCTL, 0x83180000
DATA 4, MX6_MMDC_P0_MDSCR, 0x02088032
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033
DATA 4, MX6_MMDC_P0_MDSCR, 0x00408031
DATA 4, MX6_MMDC_P0_MDSCR, 0x09408030
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040
/*
DATA 4, MX6_MMDC_P0_MDSCR, 0x0408803A
DATA 4, MX6_MMDC_P0_MDSCR, 0x0000803B
DATA 4, MX6_MMDC_P0_MDSCR, 0x00048039
DATA 4, MX6_MMDC_P0_MDSCR, 0x09408038
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008048
*/

DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xA1390003
/*DATA 4, MX6_MMDC_P1_MPZQHWCTRL, 0xA1390003*/
DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00011117
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00011117
DATA 4, MX6_MMDC_P0_MDPDC, 0x00025576
/* TODO: calibration when hardware available */
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x4349035C
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x0348033D
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x43550362
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x03520316
/*
*/
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x41393940
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x413A423A
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x3F3A3C47
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x4042483E
/*
*/
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, 0x002C002A
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x00310027
/*DATA 4, MX6_MMDC_P1_MPWLDECTRL0, 0x001F002D */
/*DATA 4, MX6_MMDC_P1_MPWLDECTRL1, 0x00160028 */
DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000800
/*DATA 4, MX6_MMDC_P1_MPMUR0, 0x00000800*/
DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000
DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006


/*
//Read DQS Gating calibration  //all mod
setmem /32 0x021b083c =    0x4349035C // MPDGCTRL0 PHY0
setmem /32 0x021b0840 =    0x0348033D // MPDGCTRL1 PHY0
setmem /32 0x021b483c =    0x43550362 // MPDGCTRL0 PHY1
setmem /32 0x021b4840 =    0x03520316 // MPDGCTRL1 PHY1

//Read calibration
setmem /32 0x021b0848 =    0x41393940 // MPRDDLCTL PHY0
setmem /32 0x021b4848 =    0x3F3A3C47 // MPRDDLCTL PHY1

//Write calibration
setmem /32 0x021b0850 =    0x413A423A // MPWRDLCTL PHY0
setmem /32 0x021b4850 =    0x4042483E // MPWRDLCTL PHY1
*/
