# Chacha20

Chacha20 Implementation in SystemVerilog for FPGA and ASIC

- Official documentation: [RFC8439](https://datatracker.ietf.org/doc/html/rfc8439)
- Python [implentation](https://github.com/tex2e/chacha20-poly1305)

# License

This IP core is licensed under MIT license. It grants nearly all rights to use,
modify and distribute these sources.

However, consider to contribute and provide updates to this core if you add
feature and fix, would be greatly appreciated :)
