// Seed: 1410321658
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout supply1 id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd93
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wire _id_2;
  inout wire id_1;
  assign id_3[-1==id_2] = id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_1
  );
endmodule
