Total Cycles:                                 573 (0.001146 msec)
Execution Cycles:                              46 (  8.03%)
Stall Cycles:                                 527 ( 91.97%)
Nops:                                           7 (  1.22%)
Executed operations:                           54

Executed branches:                              6 ( 11.11% ops)(13.04% insts)
Not taken branches:                             1 (  1.85% ops)( 2.17% insts)(16.67% br)
Taken branches:                                 5 (  9.26% ops)(10.87% insts)(83.33% br)
  Taken uncond branches:                        4 (  7.41% ops)( 8.70% insts)(66.67% br)
  Taken cond branches:                          1 (  1.85% ops)( 2.17% insts)(16.67% br)
Size of Loaded Code:                          448 Bytes

Instruction Memory Operations:
  Accesses:                                    42
    Hits (Hit Rate):                           36 ( 85.71%)
    Misses (Miss Rate):                         6 ( 14.29%)
Instruction Memory Stall Cycles
  Total (in cycles):                          270 (100.00%)
    Due to Misses:                            270 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Data Memory Operations:                     Cache          
  Accesses:                                    30 (100.00%)
    Hits (Hit Rate):                           23 ( 76.67%)
    Misses (Miss Rate):                         7 ( 23.33%)
Data Memory Stall Cycles
  Total (in cycles):                          252 (100.00%)
    Due to Misses:                            252 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Percentage Bus Bandwidth Consumed:          91.10%


Avg. IPC (no stalls):   1.17
Avg. IPC (with stalls): 0.09

  cycle counter =           46
  total ops     =           54
   width[ 0] =            1
   width[ 1] =           25
   width[ 2] =           11
   width[ 3] =            1
   width[ 4] =            1

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
         267    46.60           22    47.83          108    36.24          135    42.72 exit
         306           144           135  (others not profiled)

Simulation time  =     0.0066 s
Simulation speed =     0.0081 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


