<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4943" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4943{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4943{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4943{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4943{left:82px;bottom:998px;letter-spacing:-0.15px;}
#t5_4943{left:143px;bottom:998px;letter-spacing:-0.17px;}
#t6_4943{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_4943{left:418px;bottom:998px;letter-spacing:-0.13px;}
#t8_4943{left:83px;bottom:973px;letter-spacing:-0.17px;}
#t9_4943{left:143px;bottom:973px;letter-spacing:-0.17px;}
#ta_4943{left:190px;bottom:973px;letter-spacing:-0.15px;}
#tb_4943{left:418px;bottom:973px;letter-spacing:-0.13px;}
#tc_4943{left:82px;bottom:949px;letter-spacing:-0.17px;}
#td_4943{left:143px;bottom:949px;letter-spacing:-0.17px;}
#te_4943{left:190px;bottom:949px;letter-spacing:-0.15px;}
#tf_4943{left:418px;bottom:949px;letter-spacing:-0.13px;}
#tg_4943{left:83px;bottom:924px;letter-spacing:-0.16px;}
#th_4943{left:143px;bottom:924px;letter-spacing:-0.16px;}
#ti_4943{left:190px;bottom:924px;letter-spacing:-0.15px;}
#tj_4943{left:418px;bottom:924px;letter-spacing:-0.13px;}
#tk_4943{left:83px;bottom:900px;letter-spacing:-0.16px;}
#tl_4943{left:143px;bottom:900px;letter-spacing:-0.16px;}
#tm_4943{left:190px;bottom:900px;letter-spacing:-0.15px;}
#tn_4943{left:418px;bottom:900px;letter-spacing:-0.13px;}
#to_4943{left:82px;bottom:875px;letter-spacing:-0.16px;}
#tp_4943{left:143px;bottom:875px;letter-spacing:-0.16px;}
#tq_4943{left:190px;bottom:875px;letter-spacing:-0.15px;}
#tr_4943{left:419px;bottom:875px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_4943{left:82px;bottom:851px;letter-spacing:-0.16px;}
#tt_4943{left:143px;bottom:851px;letter-spacing:-0.16px;}
#tu_4943{left:190px;bottom:851px;letter-spacing:-0.15px;}
#tv_4943{left:419px;bottom:851px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_4943{left:82px;bottom:826px;letter-spacing:-0.18px;}
#tx_4943{left:143px;bottom:826px;letter-spacing:-0.15px;}
#ty_4943{left:190px;bottom:826px;letter-spacing:-0.15px;}
#tz_4943{left:418px;bottom:826px;letter-spacing:-0.13px;}
#t10_4943{left:82px;bottom:802px;letter-spacing:-0.16px;}
#t11_4943{left:143px;bottom:802px;letter-spacing:-0.16px;}
#t12_4943{left:190px;bottom:802px;letter-spacing:-0.15px;}
#t13_4943{left:419px;bottom:802px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_4943{left:82px;bottom:778px;letter-spacing:-0.16px;}
#t15_4943{left:143px;bottom:778px;letter-spacing:-0.16px;}
#t16_4943{left:190px;bottom:778px;letter-spacing:-0.15px;}
#t17_4943{left:419px;bottom:778px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_4943{left:82px;bottom:753px;letter-spacing:-0.14px;}
#t19_4943{left:143px;bottom:753px;letter-spacing:-0.17px;}
#t1a_4943{left:190px;bottom:753px;letter-spacing:-0.14px;}
#t1b_4943{left:419px;bottom:753px;letter-spacing:-0.13px;}
#t1c_4943{left:82px;bottom:729px;letter-spacing:-0.16px;}
#t1d_4943{left:143px;bottom:729px;letter-spacing:-0.17px;}
#t1e_4943{left:190px;bottom:729px;letter-spacing:-0.14px;}
#t1f_4943{left:418px;bottom:729px;letter-spacing:-0.13px;}
#t1g_4943{left:83px;bottom:704px;letter-spacing:-0.15px;}
#t1h_4943{left:143px;bottom:704px;letter-spacing:-0.17px;}
#t1i_4943{left:190px;bottom:704px;letter-spacing:-0.15px;}
#t1j_4943{left:419px;bottom:704px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_4943{left:82px;bottom:680px;letter-spacing:-0.17px;}
#t1l_4943{left:143px;bottom:680px;letter-spacing:-0.17px;}
#t1m_4943{left:190px;bottom:680px;letter-spacing:-0.15px;}
#t1n_4943{left:419px;bottom:680px;letter-spacing:-0.13px;}
#t1o_4943{left:83px;bottom:655px;letter-spacing:-0.15px;}
#t1p_4943{left:143px;bottom:655px;letter-spacing:-0.17px;}
#t1q_4943{left:190px;bottom:655px;letter-spacing:-0.15px;}
#t1r_4943{left:419px;bottom:655px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_4943{left:83px;bottom:631px;letter-spacing:-0.15px;}
#t1t_4943{left:143px;bottom:631px;letter-spacing:-0.17px;}
#t1u_4943{left:190px;bottom:631px;letter-spacing:-0.15px;}
#t1v_4943{left:419px;bottom:631px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_4943{left:83px;bottom:606px;letter-spacing:-0.16px;}
#t1x_4943{left:143px;bottom:606px;letter-spacing:-0.16px;}
#t1y_4943{left:190px;bottom:606px;letter-spacing:-0.15px;}
#t1z_4943{left:418px;bottom:606px;letter-spacing:-0.13px;}
#t20_4943{left:190px;bottom:582px;letter-spacing:-0.1px;}
#t21_4943{left:418px;bottom:582px;letter-spacing:-0.13px;}
#t22_4943{left:190px;bottom:558px;letter-spacing:-0.19px;}
#t23_4943{left:418px;bottom:558px;letter-spacing:-0.12px;}
#t24_4943{left:190px;bottom:533px;letter-spacing:-0.19px;}
#t25_4943{left:418px;bottom:533px;letter-spacing:-0.13px;}
#t26_4943{left:82px;bottom:509px;letter-spacing:-0.16px;}
#t27_4943{left:139px;bottom:509px;letter-spacing:-0.16px;}
#t28_4943{left:190px;bottom:509px;letter-spacing:-0.15px;}
#t29_4943{left:418px;bottom:509px;letter-spacing:-0.11px;}
#t2a_4943{left:418px;bottom:492px;letter-spacing:-0.11px;}
#t2b_4943{left:418px;bottom:475px;letter-spacing:-0.09px;}
#t2c_4943{left:82px;bottom:451px;letter-spacing:-0.18px;}
#t2d_4943{left:139px;bottom:451px;letter-spacing:-0.18px;}
#t2e_4943{left:190px;bottom:451px;letter-spacing:-0.16px;}
#t2f_4943{left:418px;bottom:451px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#t2g_4943{left:418px;bottom:434px;letter-spacing:-0.11px;}
#t2h_4943{left:418px;bottom:417px;letter-spacing:-0.11px;}
#t2i_4943{left:418px;bottom:400px;letter-spacing:-0.11px;}
#t2j_4943{left:190px;bottom:376px;letter-spacing:-0.15px;}
#t2k_4943{left:418px;bottom:376px;letter-spacing:-0.15px;}
#t2l_4943{left:190px;bottom:351px;letter-spacing:-0.13px;}
#t2m_4943{left:418px;bottom:351px;letter-spacing:-0.15px;}
#t2n_4943{left:190px;bottom:327px;letter-spacing:-0.2px;}
#t2o_4943{left:418px;bottom:327px;letter-spacing:-0.16px;}
#t2p_4943{left:190px;bottom:302px;letter-spacing:-0.17px;}
#t2q_4943{left:419px;bottom:302px;letter-spacing:-0.15px;}
#t2r_4943{left:190px;bottom:278px;letter-spacing:-0.21px;}
#t2s_4943{left:418px;bottom:278px;letter-spacing:-0.14px;}
#t2t_4943{left:190px;bottom:254px;letter-spacing:-0.21px;}
#t2u_4943{left:418px;bottom:254px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2v_4943{left:190px;bottom:229px;letter-spacing:-0.21px;}
#t2w_4943{left:418px;bottom:229px;letter-spacing:-0.15px;}
#t2x_4943{left:190px;bottom:205px;letter-spacing:-0.21px;}
#t2y_4943{left:418px;bottom:205px;letter-spacing:-0.15px;}
#t2z_4943{left:190px;bottom:180px;letter-spacing:-0.21px;}
#t30_4943{left:418px;bottom:180px;letter-spacing:-0.15px;}
#t31_4943{left:82px;bottom:156px;letter-spacing:-0.17px;}
#t32_4943{left:139px;bottom:156px;letter-spacing:-0.16px;}
#t33_4943{left:190px;bottom:156px;letter-spacing:-0.16px;}
#t34_4943{left:82px;bottom:131px;letter-spacing:-0.16px;}
#t35_4943{left:139px;bottom:131px;letter-spacing:-0.15px;}
#t36_4943{left:190px;bottom:131px;letter-spacing:-0.15px;}
#t37_4943{left:418px;bottom:131px;letter-spacing:-0.11px;}
#t38_4943{left:418px;bottom:114px;letter-spacing:-0.11px;}
#t39_4943{left:271px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t3a_4943{left:357px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3b_4943{left:596px;bottom:1086px;letter-spacing:0.12px;}
#t3c_4943{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t3d_4943{left:102px;bottom:1046px;letter-spacing:-0.15px;}
#t3e_4943{left:218px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t3f_4943{left:586px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t3g_4943{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t3h_4943{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4943{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4943{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4943{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4943{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4943{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4943" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4943Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4943" style="-webkit-user-select: none;"><object width="935" height="1210" data="4943/4943.svg" type="image/svg+xml" id="pdf4943" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4943" class="t s1_4943">Vol. 4 </span><span id="t2_4943" class="t s1_4943">2-421 </span>
<span id="t3_4943" class="t s2_4943">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4943" class="t s3_4943">20BH </span><span id="t5_4943" class="t s3_4943">523 </span><span id="t6_4943" class="t s3_4943">MTRRphysMask5 </span><span id="t7_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="t8_4943" class="t s3_4943">20CH </span><span id="t9_4943" class="t s3_4943">524 </span><span id="ta_4943" class="t s3_4943">MTRRphysBase6 </span><span id="tb_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="tc_4943" class="t s3_4943">20DH </span><span id="td_4943" class="t s3_4943">525 </span><span id="te_4943" class="t s3_4943">MTRRphysMask6 </span><span id="tf_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="tg_4943" class="t s3_4943">20EH </span><span id="th_4943" class="t s3_4943">526 </span><span id="ti_4943" class="t s3_4943">MTRRphysBase7 </span><span id="tj_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="tk_4943" class="t s3_4943">20FH </span><span id="tl_4943" class="t s3_4943">527 </span><span id="tm_4943" class="t s3_4943">MTRRphysMask7 </span><span id="tn_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="to_4943" class="t s3_4943">250H </span><span id="tp_4943" class="t s3_4943">592 </span><span id="tq_4943" class="t s3_4943">MTRRfix64K_00000 </span><span id="tr_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="ts_4943" class="t s3_4943">258H </span><span id="tt_4943" class="t s3_4943">600 </span><span id="tu_4943" class="t s3_4943">MTRRfix16K_80000 </span><span id="tv_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="tw_4943" class="t s3_4943">259H </span><span id="tx_4943" class="t s3_4943">601 </span><span id="ty_4943" class="t s3_4943">MTRRfix16K_A0000 </span><span id="tz_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="t10_4943" class="t s3_4943">268H </span><span id="t11_4943" class="t s3_4943">616 </span><span id="t12_4943" class="t s3_4943">MTRRfix4K_C0000 </span><span id="t13_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="t14_4943" class="t s3_4943">269H </span><span id="t15_4943" class="t s3_4943">617 </span><span id="t16_4943" class="t s3_4943">MTRRfix4K_C8000 </span><span id="t17_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="t18_4943" class="t s3_4943">26AH </span><span id="t19_4943" class="t s3_4943">618 </span><span id="t1a_4943" class="t s3_4943">MTRRfix4K_D0000 </span><span id="t1b_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="t1c_4943" class="t s3_4943">26BH </span><span id="t1d_4943" class="t s3_4943">619 </span><span id="t1e_4943" class="t s3_4943">MTRRfix4K_D8000 </span><span id="t1f_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="t1g_4943" class="t s3_4943">26CH </span><span id="t1h_4943" class="t s3_4943">620 </span><span id="t1i_4943" class="t s3_4943">MTRRfix4K_E0000 </span><span id="t1j_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="t1k_4943" class="t s3_4943">26DH </span><span id="t1l_4943" class="t s3_4943">621 </span><span id="t1m_4943" class="t s3_4943">MTRRfix4K_E8000 </span><span id="t1n_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="t1o_4943" class="t s3_4943">26EH </span><span id="t1p_4943" class="t s3_4943">622 </span><span id="t1q_4943" class="t s3_4943">MTRRfix4K_F0000 </span><span id="t1r_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="t1s_4943" class="t s3_4943">26FH </span><span id="t1t_4943" class="t s3_4943">623 </span><span id="t1u_4943" class="t s3_4943">MTRRfix4K_F8000 </span><span id="t1v_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="t1w_4943" class="t s3_4943">2FFH </span><span id="t1x_4943" class="t s3_4943">767 </span><span id="t1y_4943" class="t s3_4943">MTRRdefType </span><span id="t1z_4943" class="t s3_4943">Memory Type Range Registers </span>
<span id="t20_4943" class="t s3_4943">2:0 </span><span id="t21_4943" class="t s3_4943">Default memory type </span>
<span id="t22_4943" class="t s3_4943">10 </span><span id="t23_4943" class="t s3_4943">Fixed MTRR enable </span>
<span id="t24_4943" class="t s3_4943">11 </span><span id="t25_4943" class="t s3_4943">MTRR Enable </span>
<span id="t26_4943" class="t s3_4943">400H </span><span id="t27_4943" class="t s3_4943">1024 </span><span id="t28_4943" class="t s3_4943">MC0_CTL </span><span id="t29_4943" class="t s3_4943">Machine Check Error Reporting Register - controls signaling of #MC for </span>
<span id="t2a_4943" class="t s3_4943">errors produced by a particular hardware unit (or group of hardware </span>
<span id="t2b_4943" class="t s3_4943">units). </span>
<span id="t2c_4943" class="t s3_4943">401H </span><span id="t2d_4943" class="t s3_4943">1025 </span><span id="t2e_4943" class="t s3_4943">MC0_STATUS </span><span id="t2f_4943" class="t s3_4943">Machine Check Error Reporting Register - contains information related to a </span>
<span id="t2g_4943" class="t s3_4943">machine-check error if its VAL (valid) flag is set. Software is responsible </span>
<span id="t2h_4943" class="t s3_4943">for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; </span>
<span id="t2i_4943" class="t s3_4943">writing 1s to them causes a general-protection exception. </span>
<span id="t2j_4943" class="t s3_4943">15:0 </span><span id="t2k_4943" class="t s3_4943">MC_STATUS_MCACOD </span>
<span id="t2l_4943" class="t s3_4943">31:16 </span><span id="t2m_4943" class="t s3_4943">MC_STATUS_MSCOD </span>
<span id="t2n_4943" class="t s3_4943">57 </span><span id="t2o_4943" class="t s3_4943">MC_STATUS_DAM </span>
<span id="t2p_4943" class="t s3_4943">58 </span><span id="t2q_4943" class="t s3_4943">MC_STATUS_ADDRV </span>
<span id="t2r_4943" class="t s3_4943">59 </span><span id="t2s_4943" class="t s3_4943">MC_STATUS_MISCV </span>
<span id="t2t_4943" class="t s3_4943">60 </span><span id="t2u_4943" class="t s3_4943">MC_STATUS_EN. (Note: For MC0_STATUS only, this bit is hardcoded to 1.) </span>
<span id="t2v_4943" class="t s3_4943">61 </span><span id="t2w_4943" class="t s3_4943">MC_STATUS_UC </span>
<span id="t2x_4943" class="t s3_4943">62 </span><span id="t2y_4943" class="t s3_4943">MC_STATUS_O </span>
<span id="t2z_4943" class="t s3_4943">63 </span><span id="t30_4943" class="t s3_4943">MC_STATUS_V </span>
<span id="t31_4943" class="t s3_4943">402H </span><span id="t32_4943" class="t s3_4943">1026 </span><span id="t33_4943" class="t s3_4943">MC0_ADDR </span>
<span id="t34_4943" class="t s3_4943">403H </span><span id="t35_4943" class="t s3_4943">1027 </span><span id="t36_4943" class="t s3_4943">MC0_MISC </span><span id="t37_4943" class="t s3_4943">Defined in MCA architecture but not implemented in the P6 family </span>
<span id="t38_4943" class="t s3_4943">processors. </span>
<span id="t39_4943" class="t s4_4943">Table 2-60. </span><span id="t3a_4943" class="t s4_4943">MSRs in the P6 Family Processors </span><span id="t3b_4943" class="t s4_4943">(Contd.) </span>
<span id="t3c_4943" class="t s5_4943">Register </span>
<span id="t3d_4943" class="t s5_4943">Address </span><span id="t3e_4943" class="t s5_4943">Register Name / Bit Fields </span><span id="t3f_4943" class="t s5_4943">Bit Description </span>
<span id="t3g_4943" class="t s5_4943">Hex </span><span id="t3h_4943" class="t s5_4943">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
