// Seed: 3863095942
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0
    , id_3,
    input id_1,
    input id_2
);
  assign id_3[1'h0] = id_1;
endmodule
