\t (00:00:09) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:09)     Journal start - Mon Jan 22 16:01:19 2018
\t (00:00:09)         Host=WYU User=wyu08 Pid=964 CPUs=4
\t (00:00:09) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:09) 
\d (00:00:09) Design opened: D:/MyProject/SDHCAL_DAQ/PCB&Schematic/Microroc_Hardroc2b_Test_Board/Microroc_Hardroc2b_Test_Board.brd
\i (00:00:09) generaledit 
\i (00:00:10) zoom out 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom out 8429.824 3071.254
\i (00:00:10) trapsize 3931
\i (00:00:10) zoom out 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom out 8454.982 3094.839
\i (00:00:10) trapsize 7862
\i (00:00:11) zoom in 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom in 9022.602 2675.020
\i (00:00:11) trapsize 3931
\i (00:00:12) zoom in 1 
\i (00:00:12) setwindow pcb
\i (00:00:12) zoom in 8894.455 2833.828
\i (00:00:12) trapsize 1965
\i (00:00:16) setwindow form.vf_vis
\i (00:00:16) FORM vf_vis 2 all_colorvisible YES 
\i (00:00:18) setwindow pcb
\i (00:00:18) zoom in 1 
\i (00:00:18) setwindow pcb
\i (00:00:18) zoom in 8965.605 2828.718
\i (00:00:18) trapsize 983
\i (00:06:22) exit 
\t (00:06:22)     Journal end - Mon Jan 22 16:07:32 2018
