{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621057470989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621057470990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 15 02:44:30 2021 " "Processing started: Sat May 15 02:44:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621057470990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057470990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab08 -c Lab08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab08 -c Lab08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057470990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621057471389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621057471389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicadorlib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file multiplicadorlib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiplicadorLib " "Found design unit 1: MultiplicadorLib" {  } { { "MultiplicadorLib.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorLib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057480793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057480793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicadorsuperior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicadorsuperior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiplicadorSuperior-q1 " "Found design unit 1: MultiplicadorSuperior-q1" {  } { { "MultiplicadorSuperior.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorSuperior.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057480795 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiplicadorSuperior " "Found entity 1: MultiplicadorSuperior" {  } { { "MultiplicadorSuperior.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorSuperior.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057480795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057480795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicadorinferior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicadorinferior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiplicadorInferior-q1 " "Found design unit 1: MultiplicadorInferior-q1" {  } { { "MultiplicadorInferior.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorInferior.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057480797 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiplicadorInferior " "Found entity 1: MultiplicadorInferior" {  } { { "MultiplicadorInferior.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorInferior.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057480797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057480797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab08_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab08_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab08_tb-q1 " "Found design unit 1: Lab08_tb-q1" {  } { { "Lab08_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/Lab08_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057480799 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab08_tb " "Found entity 1: Lab08_tb" {  } { { "Lab08_tb.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/Lab08_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057480799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057480799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-q1 " "Found design unit 1: Somador-q1" {  } { { "Somador.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/Somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057480800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/Somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057480800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057480800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab08.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab08.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab08-q1 " "Found design unit 1: Lab08-q1" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057480802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab08 " "Found entity 1: Lab08" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621057480802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057480802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab08 " "Elaborating entity \"Lab08\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621057480835 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p2 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057480835 "|Lab08"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p3 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057480835 "|Lab08"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p4 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057480836 "|Lab08"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p5 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057480836 "|Lab08"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p6 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057480836 "|Lab08"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p7 LAB08.vhd(8) " "VHDL Signal Declaration warning at LAB08.vhd(8): used implicit default value for signal \"p7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621057480836 "|Lab08"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cinSup1 LAB08.vhd(11) " "Verilog HDL or VHDL warning at LAB08.vhd(11): object \"cinSup1\" assigned a value but never read" {  } { { "LAB08.vhd" "" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621057480836 "|Lab08"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplicadorSuperior MultiplicadorSuperior:MultiplicadorSuperior1 " "Elaborating entity \"MultiplicadorSuperior\" for hierarchy \"MultiplicadorSuperior:MultiplicadorSuperior1\"" {  } { { "LAB08.vhd" "MultiplicadorSuperior1" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621057480841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador MultiplicadorSuperior:MultiplicadorSuperior1\|Somador:SomadorOutput " "Elaborating entity \"Somador\" for hierarchy \"MultiplicadorSuperior:MultiplicadorSuperior1\|Somador:SomadorOutput\"" {  } { { "MultiplicadorSuperior.vhd" "SomadorOutput" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/MultiplicadorSuperior.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621057480845 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a MultiplicadorSuperior1 " "Port \"a\" does not exist in macrofunction \"MultiplicadorSuperior1\"" {  } { { "LAB08.vhd" "MultiplicadorSuperior1" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621057480851 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b MultiplicadorSuperior1 " "Port \"b\" does not exist in macrofunction \"MultiplicadorSuperior1\"" {  } { { "LAB08.vhd" "MultiplicadorSuperior1" { Text "C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB08/q1 - lab8/Projeto/LAB08.vhd" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621057480851 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621057480854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621057480938 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 15 02:44:40 2021 " "Processing ended: Sat May 15 02:44:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621057480938 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621057480938 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621057480938 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057480938 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621057481547 ""}
