
10. Printing statistics.

=== multiplier16bit_19 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_7_7                          1
     NR_7_9                          1
     NR_9_7                          1
     NR_9_9                          1
     customAdder16_0                 1
     customAdder23_6                 1

   Area for cell type \NR_7_9 is unknown!
   Area for cell type \NR_9_7 is unknown!
   Area for cell type \NR_7_7 is unknown!
   Area for cell type \NR_9_9 is unknown!
   Area for cell type \customAdder23_6 is unknown!
   Area for cell type \customAdder16_0 is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder23_6 ===

   Number of wires:                  3
   Number of wire bits:             64
   Number of public wires:           3
   Number of public wire bits:      64
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder23bit      1

   Area for cell type \unsignedBrentKungAdder23bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder23bit ===

   Number of wires:                123
   Number of wire bits:            190
   Number of public wires:         123
   Number of public wire bits:     190
   Number of ports:                  3
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     BitwisePG                      23
     BlackCell                      15
     GrayCell                       22
     XorGate                        22

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_9_9 ===

   Number of wires:                 19
   Number of wire bits:             99
   Number of public wires:          19
   Number of public wire bits:      99
   Number of ports:                 19
   Number of port bits:             99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     AND2x2_ASAP7_75t_R             81

   Chip area for module '\U_SP_9_9': 7.085880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_9_9 ===

   Number of wires:                116
   Number of wire bits:            149
   Number of public wires:         116
   Number of public wire bits:     149
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_16_16                        1
     DT_9_9                          1
     U_SP_9_9                        1

   Area for cell type \BK_16_16 is unknown!
   Area for cell type \DT_9_9 is unknown!
   Area for cell type \U_SP_9_9 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_16_16 ===

   Number of wires:                 86
   Number of wire bits:            132
   Number of public wires:          86
   Number of public wire bits:     132
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 76
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               8
     HalfAdder                      16
     INVx1_ASAP7_75t_R              19
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            7
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            7

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_16_16': 17.248140
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_7_7 ===

   Number of wires:                 15
   Number of wire bits:             63
   Number of public wires:          15
   Number of public wire bits:      63
   Number of ports:                 15
   Number of port bits:             63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     AND2x2_ASAP7_75t_R             49

   Chip area for module '\U_SP_7_7': 4.286520
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_7 ===

   Number of wires:                 76
   Number of wire bits:            101
   Number of public wires:          76
   Number of public wire bits:     101
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_12_12                        1
     DT_7_7                          1
     U_SP_7_7                        1

   Area for cell type \BK_12_12 is unknown!
   Area for cell type \DT_7_7 is unknown!
   Area for cell type \U_SP_7_7 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_12_12 ===

   Number of wires:                 64
   Number of wire bits:             98
   Number of public wires:          64
   Number of public wire bits:      98
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               6
     HalfAdder                      12
     INVx1_ASAP7_75t_R              15
     NAND2xp33_ASAP7_75t_R           3
     NAND3xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            5
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            5

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_12_12': 13.238640
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_9_7 ===

   Number of wires:                 17
   Number of wire bits:             79
   Number of public wires:          17
   Number of public wire bits:      79
   Number of ports:                 17
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     AND2x2_ASAP7_75t_R             63

   Chip area for module '\U_SP_9_7': 5.511240
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_9_7 ===

   Number of wires:                 94
   Number of wire bits:            123
   Number of public wires:          94
   Number of public wire bits:     123
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_9_7                          1
     U_SP_9_7                        1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_9_7 is unknown!
   Area for cell type \U_SP_9_7 is unknown!

=== DT_9_9 ===

   Number of wires:                103
   Number of wire bits:            198
   Number of public wires:         103
   Number of public wire bits:     198
   Number of ports:                 19
   Number of port bits:            114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     FullAdder                      48
     HalfAdder                       8

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_14_14 ===

   Number of wires:                 76
   Number of wire bits:            116
   Number of public wires:          76
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      14
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_14': 15.294420
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_9 ===

   Number of wires:                 94
   Number of wire bits:            123
   Number of public wires:          94
   Number of public wire bits:     123
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_7_9                          1
     U_SP_7_9                        1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_7_9 is unknown!
   Area for cell type \U_SP_7_9 is unknown!

=== DT_7_7 ===

   Number of wires:                 55
   Number of wire bits:            114
   Number of public wires:          55
   Number of public wire bits:     114
   Number of ports:                 15
   Number of port bits:             74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     FullAdder                      24
     HalfAdder                       6

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_9_7 ===

   Number of wires:                 73
   Number of wire bits:            148
   Number of public wires:          73
   Number of public wire bits:     148
   Number of ports:                 17
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     FullAdder                      34
     HalfAdder                       6

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_7_9 ===

   Number of wires:                 73
   Number of wire bits:            148
   Number of public wires:          73
   Number of public wire bits:     148
   Number of ports:                 17
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     FullAdder                      34
     HalfAdder                       6

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_7_9 ===

   Number of wires:                 17
   Number of wire bits:             79
   Number of public wires:          17
   Number of public wire bits:      79
   Number of ports:                 17
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     AND2x2_ASAP7_75t_R             63

   Chip area for module '\U_SP_7_9': 5.511240
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_19                1
     NR_7_7                          1
       BK_12_12                      1
         HalfAdder                  12
       DT_7_7                        1
         FullAdder                  24
         HalfAdder                   6
       U_SP_7_7                      1
     NR_7_9                          1
       BK_14_14                      1
         HalfAdder                  14
       DT_7_9                        1
         FullAdder                  34
         HalfAdder                   6
       U_SP_7_9                      1
     NR_9_7                          1
       BK_14_14                      1
         HalfAdder                  14
       DT_9_7                        1
         FullAdder                  34
         HalfAdder                   6
       U_SP_9_7                      1
     NR_9_9                          1
       BK_16_16                      1
         HalfAdder                  16
       DT_9_9                        1
         FullAdder                  48
         HalfAdder                   8
       U_SP_9_9                      1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder23_6                 1
       unsignedBrentKungAdder23bit      1
         BitwisePG                  23
         BlackCell                  15
         GrayCell                   22
         XorGate                    22

   Number of wires:               3444
   Number of wire bits:           4722
   Number of public wires:        3444
   Number of public wire bits:    4722
   Number of ports:               1811
   Number of port bits:           2924
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1375
     A2O1A1Ixp33_ASAP7_75t_R         4
     A2O1A1O1Ixp25_ASAP7_75t_R       4
     AND2x2_ASAP7_75t_R            283
     AO21x1_ASAP7_75t_R             66
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R          12
     FAx1_ASAP7_75t_R              140
     HAxp5_ASAP7_75t_R             149
     INVx1_ASAP7_75t_R             590
     NAND2xp33_ASAP7_75t_R          15
     NAND3xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R           24
     O2A1O1Ixp33_ASAP7_75t_R         7
     OAI211xp5_ASAP7_75t_R           3
     OAI21xp33_ASAP7_75t_R           8
     OR2x2_ASAP7_75t_R               7
     XNOR2xp5_ASAP7_75t_R           24
     XOR2xp5_ASAP7_75t_R            37

   Chip area for top module '\multiplier16bit_19': 505.882260
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.25e-04   1.61e-04   7.80e-08   2.85e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.25e-04   1.61e-04   7.80e-08   2.85e-04 100.0%
                          43.7%      56.3%       0.0%
Startpoint: A[1] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  33.53   33.53 ^ A[1] (in)
  36.15   69.69 ^ M3/S0/_43_/Y (AND2x2_ASAP7_75t_R)
  35.84  105.52 ^ M3/S1/U1/_2_/SN (FAx1_ASAP7_75t_R)
  16.62  122.15 v M3/S1/U1/_4_/Y (INVx1_ASAP7_75t_R)
  21.71  143.86 ^ M3/S1/U10/_2_/CON (FAx1_ASAP7_75t_R)
  18.90  162.75 v M3/S1/U10/_3_/Y (INVx1_ASAP7_75t_R)
  24.72  187.47 ^ M3/S1/U23/_2_/CON (FAx1_ASAP7_75t_R)
  16.37  203.85 v M3/S1/U23/_2_/SN (FAx1_ASAP7_75t_R)
  16.88  220.73 ^ M3/S1/U23/_4_/Y (INVx1_ASAP7_75t_R)
  38.89  259.63 v M3/S1/U34/_2_/SN (FAx1_ASAP7_75t_R)
  13.38  273.01 ^ M3/S1/U34/_4_/Y (INVx1_ASAP7_75t_R)
  14.17  287.17 v M3/S2/U7/_2_/CON (HAxp5_ASAP7_75t_R)
  12.47  299.64 ^ M3/S2/U7/_2_/SN (HAxp5_ASAP7_75t_R)
  14.42  314.07 v M3/S2/U7/_4_/Y (INVx1_ASAP7_75t_R)
  22.57  336.63 ^ M3/S2/_53_/Y (NAND2xp33_ASAP7_75t_R)
  22.55  359.18 v M3/S2/_55_/Y (OAI21xp33_ASAP7_75t_R)
  22.36  381.54 ^ M3/S2/_96_/CON (HAxp5_ASAP7_75t_R)
   9.31  390.85 v M3/S2/_97_/Y (INVx1_ASAP7_75t_R)
  17.60  408.45 ^ M3/S2/_76_/Y (NOR2xp33_ASAP7_75t_R)
  23.21  431.66 ^ M3/S2/_77_/Y (XNOR2xp5_ASAP7_75t_R)
  17.52  449.19 v adder1/adder_module/uut10/_2_/CON (HAxp5_ASAP7_75t_R)
  13.08  462.26 ^ adder1/adder_module/uut10/_2_/SN (HAxp5_ASAP7_75t_R)
  15.81  478.07 v adder1/adder_module/uut10/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.84  500.92 v adder1/adder_module/uut21/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.64  522.56 v adder1/adder_module/uut26/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.06  550.62 v adder1/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  578.00 v adder1/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  601.94 v adder1/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.81  623.75 v adder1/adder_module/uut56/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.13  654.88 v adder2/adder_module/uut15/_2_/SN (HAxp5_ASAP7_75t_R)
  16.78  671.66 ^ adder2/adder_module/uut15/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.58  694.24 ^ adder2/adder_module/uut30/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.97  714.21 ^ adder2/adder_module/uut37/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.71  732.92 ^ adder2/adder_module/uut40/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  759.02 ^ adder2/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.26  786.28 ^ adder2/adder_module/uut43/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.15  810.43 ^ adder2/adder_module/uut48/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  39.53  849.96 ^ adder2/adder_module/uut81/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  849.96 ^ P[31] (out)
         849.96   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -849.96   data arrival time
---------------------------------------------------------
        9150.04   slack (MET)


