
*** Running vivado
    with args -log Control.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Control.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Dec  9 20:49:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Control.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 529.922 ; gain = 197.160
Command: read_checkpoint -auto_incremental -incremental D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/utils_1/imports/synth_1/Main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/utils_1/imports/synth_1/Main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Control -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4348
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.348 ; gain = 440.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:27]
WARNING: [Synth 8-614] signal 'corrected_w0' is read in the process but is not in the sensitivity list [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:45]
WARNING: [Synth 8-614] signal 'corrected_w1' is read in the process but is not in the sensitivity list [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:45]
WARNING: [Synth 8-614] signal 'corrected_w2' is read in the process but is not in the sensitivity list [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Perceptron' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Perceptron.vhd:22]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Perceptron.vhd:105]
INFO: [Synth 8-638] synthesizing module 'FPU_multiplier' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'FPU_multiplier' (0#1) [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:19]
INFO: [Synth 8-638] synthesizing module 'FPU_adder' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:16]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:65]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:66]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:79]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'FPU_adder' (0#1) [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_adder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Perceptron' (0#1) [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Perceptron.vhd:22]
INFO: [Synth 8-638] synthesizing module 'delta_rule_unit' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/delta_rule_unit.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'delta_rule_unit' (0#1) [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/delta_rule_unit.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Control' (0#1) [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:27]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1179.832 ; gain = 557.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.832 ; gain = 557.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.832 ; gain = 557.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-3936] Found unconnected internal register 'M_norm_reg' and it is trimmed from '48' to '47' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:120]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FPU_adder'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'Perceptron'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'delta_rule_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_state |                              000 |                              000
             align_state |                              001 |                              001
          addition_state |                              010 |                              010
         normalize_state |                              011 |                              011
            output_state |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FPU_adder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                     mul |                            00010 |                              001
                    add1 |                            00100 |                              010
                    add2 |                            01000 |                              011
                 done_st |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'Perceptron'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  rst_st |                              001 |                              001
                    strt |                              010 |                              010
               computing |                              011 |                              011
             signal_stop |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'delta_rule_unit'
WARNING: [Synth 8-327] inferring latch for variable 'corrected_w_reg' [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/Control.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1183.191 ; gain = 560.801
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 5     
	   2 Input   23 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 30    
	   2 Input    9 Bit       Adders := 20    
	   3 Input    9 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               48 Bit    Registers := 10    
	               47 Bit    Registers := 5     
	               32 Bit    Registers := 15    
	               25 Bit    Registers := 15    
	               23 Bit    Registers := 5     
	               18 Bit    Registers := 5     
	                9 Bit    Registers := 25    
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input   47 Bit        Muxes := 5     
	  16 Input   32 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 40    
	   6 Input   25 Bit        Muxes := 15    
	  16 Input   23 Bit        Muxes := 5     
	  16 Input    9 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 10    
	   6 Input    9 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 61    
	   6 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 5     
	  16 Input    1 Bit        Muxes := 65    
	   2 Input    1 Bit        Muxes := 30    
	   6 Input    1 Bit        Muxes := 50    
	   5 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul1/M_full_reg_reg' and it is trimmed from '48' to '31' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul1/M_full_reg_reg' and it is trimmed from '48' to '17' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul2/M_full_reg_reg' and it is trimmed from '48' to '31' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul2/M_full_reg_reg' and it is trimmed from '48' to '17' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
DSP Report: Generating DSP fpu_mul1/multOp, operation Mode is: A2*B2.
DSP Report: register fpu_mul1/multOp is absorbed into DSP fpu_mul1/multOp.
DSP Report: register fpu_mul1/multOp is absorbed into DSP fpu_mul1/multOp.
DSP Report: operator fpu_mul1/multOp is absorbed into DSP fpu_mul1/multOp.
DSP Report: operator fpu_mul1/multOp is absorbed into DSP fpu_mul1/multOp.
DSP Report: Generating DSP fpu_mul1/M_full_reg_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register fpu_mul1/A_man_reg is absorbed into DSP fpu_mul1/M_full_reg_reg.
DSP Report: register fpu_mul1/multOp is absorbed into DSP fpu_mul1/M_full_reg_reg.
DSP Report: register fpu_mul1/M_full_reg_reg is absorbed into DSP fpu_mul1/M_full_reg_reg.
DSP Report: operator fpu_mul1/multOp is absorbed into DSP fpu_mul1/M_full_reg_reg.
DSP Report: operator fpu_mul1/multOp is absorbed into DSP fpu_mul1/M_full_reg_reg.
DSP Report: Generating DSP fpu_mul2/multOp, operation Mode is: A2*B2.
DSP Report: register fpu_mul2/multOp is absorbed into DSP fpu_mul2/multOp.
DSP Report: register fpu_mul2/multOp is absorbed into DSP fpu_mul2/multOp.
DSP Report: operator fpu_mul2/multOp is absorbed into DSP fpu_mul2/multOp.
DSP Report: operator fpu_mul2/multOp is absorbed into DSP fpu_mul2/multOp.
DSP Report: Generating DSP fpu_mul2/M_full_reg_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register fpu_mul2/A_man_reg is absorbed into DSP fpu_mul2/M_full_reg_reg.
DSP Report: register fpu_mul2/multOp is absorbed into DSP fpu_mul2/M_full_reg_reg.
DSP Report: register fpu_mul2/M_full_reg_reg is absorbed into DSP fpu_mul2/M_full_reg_reg.
DSP Report: operator fpu_mul2/multOp is absorbed into DSP fpu_mul2/M_full_reg_reg.
DSP Report: operator fpu_mul2/multOp is absorbed into DSP fpu_mul2/M_full_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul/M_full_reg_reg' and it is trimmed from '48' to '31' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
WARNING: [Synth 8-3936] Found unconnected internal register 'fpu_mul/M_full_reg_reg' and it is trimmed from '48' to '17' bits. [D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.srcs/sources_1/new/FPU_multiplier.vhd:114]
DSP Report: Generating DSP fpu_mul/multOp, operation Mode is: A2*(B:0x1126f)'.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: Generating DSP fpu_mul/M_full_reg_reg, operation Mode is: (PCIN>>17)+A2*(B:0x41)'.
DSP Report: register fpu_mul/A_man_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/M_full_reg_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: Generating DSP fpu_mul/multOp, operation Mode is: A2*(B:0x1126f)'.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: Generating DSP fpu_mul/M_full_reg_reg, operation Mode is: (PCIN>>17)+A2*(B:0x41)'.
DSP Report: register fpu_mul/A_man_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/M_full_reg_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: Generating DSP fpu_mul/multOp, operation Mode is: A2*(B:0x1126f)'.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/multOp.
DSP Report: Generating DSP fpu_mul/M_full_reg_reg, operation Mode is: (PCIN>>17)+A2*(B:0x41)'.
DSP Report: register fpu_mul/A_man_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: register fpu_mul/M_full_reg_reg is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
DSP Report: operator fpu_mul/multOp is absorbed into DSP fpu_mul/M_full_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1576.590 ; gain = 954.199
---------------------------------------------------------------------------------
 Sort Area is  fpu_mul/multOp_4 : 0 0 : 3489 4867 : Used 1 time 0
 Sort Area is  fpu_mul/multOp_4 : 0 1 : 1378 4867 : Used 1 time 0
 Sort Area is  fpu_mul/multOp_5 : 0 0 : 3489 4867 : Used 1 time 0
 Sort Area is  fpu_mul/multOp_5 : 0 1 : 1378 4867 : Used 1 time 0
 Sort Area is  fpu_mul/multOp_6 : 0 0 : 3489 4867 : Used 1 time 0
 Sort Area is  fpu_mul/multOp_6 : 0 1 : 1378 4867 : Used 1 time 0
 Sort Area is  fpu_mul1/multOp_0 : 0 0 : 3489 4867 : Used 1 time 0
 Sort Area is  fpu_mul1/multOp_0 : 0 1 : 1378 4867 : Used 1 time 0
 Sort Area is  fpu_mul2/multOp_3 : 0 0 : 3489 4867 : Used 1 time 0
 Sort Area is  fpu_mul2/multOp_3 : 0 1 : 1378 4867 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Perceptron     | A2*B2                   | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17)+A2*B2        | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Perceptron     | A2*B2                   | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17)+A2*B2        | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FPU_multiplier | A2*(B:0x1126f)'         | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17)+A2*(B:0x41)' | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FPU_multiplier | A2*(B:0x1126f)'         | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17)+A2*(B:0x41)' | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FPU_multiplier | A2*(B:0x1126f)'         | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17)+A2*(B:0x41)' | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+---------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1576.590 ; gain = 954.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1584.727 ; gain = 962.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1584.727 ; gain = 962.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1584.727 ; gain = 962.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1584.727 ; gain = 962.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1584.727 ; gain = 962.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1584.727 ; gain = 962.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1584.727 ; gain = 962.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPU_multiplier | (A*B)'             | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FPU_multiplier | (PCIN>>17+(A*B)')' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|FPU_multiplier | A'*B'              | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17+A'*B')'  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FPU_multiplier | A'*B'              | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17+A'*B')'  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Perceptron     | A'*B'              | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17+A'*B')'  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Perceptron     | A'*B'              | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPU_multiplier | (PCIN>>17+A'*B')'  | 24     | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     4|
|2     |CARRY4  |   143|
|3     |DSP48E1 |    10|
|4     |LUT1    |    13|
|5     |LUT2    |   450|
|6     |LUT3    |   562|
|7     |LUT4    |   936|
|8     |LUT5    |  1027|
|9     |LUT6    |  1441|
|10    |FDCE    |   213|
|11    |FDPE    |     2|
|12    |FDRE    |  1625|
|13    |FDSE    |     4|
|14    |LD      |    32|
|15    |IBUF    |    76|
|16    |OBUF    |    36|
+------+--------+------+

Report Instance Areas: 
+------+-------------------+------------------+------+
|      |Instance           |Module            |Cells |
+------+-------------------+------------------+------+
|1     |top                |                  |  6574|
|2     |  delta_rule_unit1 |delta_rule_unit   |  1246|
|3     |    fpu_adder2     |FPU_adder_8       |   891|
|4     |    fpu_mul        |FPU_multiplier_9  |   350|
|5     |  delta_rule_unit2 |delta_rule_unit_0 |  1293|
|6     |    fpu_adder2     |FPU_adder_6       |   893|
|7     |    fpu_mul        |FPU_multiplier_7  |   396|
|8     |  delta_rule_unit3 |delta_rule_unit_1 |  1324|
|9     |    fpu_adder2     |FPU_adder_4       |   925|
|10    |    fpu_mul        |FPU_multiplier_5  |   395|
|11    |  perceptron       |Perceptron        |  2398|
|12    |    fpu_adder1     |FPU_adder         |   883|
|13    |    fpu_adder2     |FPU_adder_2       |   689|
|14    |    fpu_mul1       |FPU_multiplier    |   416|
|15    |    fpu_mul2       |FPU_multiplier_3  |   403|
+------+-------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1584.727 ; gain = 962.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1584.727 ; gain = 962.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1584.727 ; gain = 962.336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1587.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1591.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

Synth Design complete | Checksum: b107c614
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1591.180 ; gain = 974.977
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1591.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.runs/synth_1/Control.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Control_utilization_synth.rpt -pb Control_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  9 20:50:35 2025...
