# Half-Adder-using-CMOS-Logic
I designed a half adder using CMOS logic, implemented in Cadence Virtuoso with the GPDK90 library. This project utilizes 90nm technology, showcasing the potential of advanced VLSI design techniques in achieving efficient and compact logic circuits.

# Schematic

![Sample Image](https://github.com/suryakiran69/CMOS-NOR-Gate-2-INPUTS-/blob/main/Img-1.png))


# Test Bench

![Sample Image](https://github.com/suryakiran69/CMOS-NOR-Gate-2-INPUTS-/blob/main/Img-2.png))

# Analyses and Output

Truth Table.

| Va | Vb | PM0 | PM1 | NM0 | NM1 | Vout |
| ---------| ---------| ---------| ---------| ---------| ---------| ---------|
| 0 | 0 | ON | ON | OFF | OFF | 1 |
| 0 | 1 | ON | OFF | OFF | ON | 0 |
| 1 | 0 | OFF | ON | ON | OFF | 0 |
| 1 | 1 | OFF | OFF | ON | ON | 0 |

![Sample Image](https://github.com/suryakiran69/CMOS-NOR-Gate-2-INPUTS-/blob/main/Img-3.png)

# layout

![Sample Image](https://github.com/suryakiran69/CMOS-NOR-Gate-2-INPUTS-/blob/main/Img-4.png)
