
*** Running vivado
    with args -log bcdto7segment_dataflow.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bcdto7segment_dataflow.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bcdto7segment_dataflow.tcl -notrace
Command: synth_design -top bcdto7segment_dataflow -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 851.574 ; gain = 233.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
WARNING: [Synth 8-6104] Input port 'x' has an internal driver [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:30]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (1#1) [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[0] driven by constant 0
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port x[3] driven by constant 0
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port x[2] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port x[1] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port x[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 924.480 ; gain = 306.691
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I0 with 1st driver pin 'x[3]' [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I0 with 2nd driver pin 'GND' [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I1 with 1st driver pin 'x[2]' [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I1 with 2nd driver pin 'VCC' [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I0 with 1st driver pin 'x[1]' [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I0 with 2nd driver pin 'VCC' [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I0 with 1st driver pin 'x[0]' [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I0 with 2nd driver pin 'VCC' [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 924.480 ; gain = 306.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 924.480 ; gain = 306.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lucas/Documents/fpga/lab2/lab2_1_1/lab2_1_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bcdto7segment_dataflow_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bcdto7segment_dataflow_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1011.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.785 ; gain = 393.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.785 ; gain = 393.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.785 ; gain = 393.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1011.785 ; gain = 393.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design bcdto7segment_dataflow has an empty top module
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[0] driven by constant 0
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port seg[2] driven by constant 0
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port seg[1] driven by constant 0
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port seg[0] driven by constant 0
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port x[3] driven by constant 0
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port x[2] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port x[1] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port x[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1011.785 ; gain = 393.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1011.785 ; gain = 393.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1011.785 ; gain = 393.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1011.785 ; gain = 393.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-4485] pin x[3] is connected to multiply driven net where other driver is constant
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1012.566 ; gain = 307.473
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 33 Warnings, 8 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sun Mar  8 22:42:31 2020...
