[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnitPartSelect/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 527
LIB: work
FILE: ${SURELOG_DIR}/tests/UnitPartSelect/top.sv
n<> u<526> t<Top_level_rule> c<1> l<1:1> el<43:1>
  n<> u<1> t<Null_rule> p<526> s<525> l<1:1>
  n<> u<525> t<Source_text> p<526> c<150> l<1:1> el<41:10>
    n<> u<150> t<Description> p<525> c<149> s<277> l<1:1> el<19:10>
      n<> u<149> t<Module_declaration> p<150> c<6> l<1:1> el<19:10>
        n<> u<6> t<Module_nonansi_header> p<149> c<2> s<23> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<toto> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:12>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:12> el<1:12>
          n<> u<5> t<Port_list> p<6> l<1:12> el<1:14>
        n<> u<23> t<Module_item> p<149> c<22> s<48> l<3:3> el<3:22>
          n<> u<22> t<Non_port_module_item> p<23> c<21> l<3:3> el<3:22>
            n<> u<21> t<Module_or_generate_item> p<22> c<20> l<3:3> el<3:22>
              n<> u<20> t<Module_common_item> p<21> c<19> l<3:3> el<3:22>
                n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<3:3> el<3:22>
                  n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<3:3> el<3:22>
                    n<> u<17> t<Parameter_declaration> p<18> c<7> l<3:3> el<3:21>
                      n<> u<7> t<Data_type_or_implicit> p<17> s<16> l<3:13> el<3:13>
                      n<> u<16> t<Param_assignment_list> p<17> c<15> l<3:13> el<3:21>
                        n<> u<15> t<Param_assignment> p<16> c<8> l<3:13> el<3:21>
                          n<IDLE> u<8> t<STRING_CONST> p<15> s<14> l<3:13> el<3:17>
                          n<> u<14> t<Constant_param_expression> p<15> c<13> l<3:20> el<3:21>
                            n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<3:20> el<3:21>
                              n<> u<12> t<Constant_expression> p<13> c<11> l<3:20> el<3:21>
                                n<> u<11> t<Constant_primary> p<12> c<10> l<3:20> el<3:21>
                                  n<> u<10> t<Primary_literal> p<11> c<9> l<3:20> el<3:21>
                                    n<0> u<9> t<INT_CONST> p<10> l<3:20> el<3:21>
        n<> u<48> t<Module_item> p<149> c<47> s<147> l<5:3> el<5:25>
          n<> u<47> t<Non_port_module_item> p<48> c<46> l<5:3> el<5:25>
            n<> u<46> t<Module_or_generate_item> p<47> c<45> l<5:3> el<5:25>
              n<> u<45> t<Module_common_item> p<46> c<44> l<5:3> el<5:25>
                n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<5:3> el<5:25>
                  n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<5:3> el<5:25>
                    n<> u<42> t<Data_declaration> p<43> c<41> l<5:3> el<5:25>
                      n<> u<41> t<Variable_declaration> p<42> c<35> l<5:3> el<5:25>
                        n<> u<35> t<Data_type> p<41> c<24> s<40> l<5:3> el<5:12>
                          n<> u<24> t<IntVec_TypeReg> p<35> s<34> l<5:3> el<5:6>
                          n<> u<34> t<Packed_dimension> p<35> c<33> l<5:7> el<5:12>
                            n<> u<33> t<Constant_range> p<34> c<28> l<5:8> el<5:11>
                              n<> u<28> t<Constant_expression> p<33> c<27> s<32> l<5:8> el<5:9>
                                n<> u<27> t<Constant_primary> p<28> c<26> l<5:8> el<5:9>
                                  n<> u<26> t<Primary_literal> p<27> c<25> l<5:8> el<5:9>
                                    n<3> u<25> t<INT_CONST> p<26> l<5:8> el<5:9>
                              n<> u<32> t<Constant_expression> p<33> c<31> l<5:10> el<5:11>
                                n<> u<31> t<Constant_primary> p<32> c<30> l<5:10> el<5:11>
                                  n<> u<30> t<Primary_literal> p<31> c<29> l<5:10> el<5:11>
                                    n<0> u<29> t<INT_CONST> p<30> l<5:10> el<5:11>
                        n<> u<40> t<Variable_decl_assignment_list> p<41> c<37> l<5:13> el<5:24>
                          n<> u<37> t<Variable_decl_assignment> p<40> c<36> s<39> l<5:13> el<5:18>
                            n<state> u<36> t<STRING_CONST> p<37> l<5:13> el<5:18>
                          n<> u<39> t<Variable_decl_assignment> p<40> c<38> l<5:20> el<5:24>
                            n<next> u<38> t<STRING_CONST> p<39> l<5:20> el<5:24>
        n<> u<147> t<Module_item> p<149> c<146> s<148> l<7:3> el<17:6>
          n<> u<146> t<Non_port_module_item> p<147> c<145> l<7:3> el<17:6>
            n<> u<145> t<Module_or_generate_item> p<146> c<144> l<7:3> el<17:6>
              n<> u<144> t<Module_common_item> p<145> c<143> l<7:3> el<17:6>
                n<> u<143> t<Always_construct> p<144> c<49> l<7:3> el<17:6>
                  n<> u<49> t<ALWAYS> p<143> s<142> l<7:3> el<7:9>
                  n<> u<142> t<Statement> p<143> c<141> l<7:10> el<17:6>
                    n<> u<141> t<Statement_item> p<142> c<140> l<7:10> el<17:6>
                      n<> u<140> t<Procedural_timing_control_statement> p<141> c<57> l<7:10> el<17:6>
                        n<> u<57> t<Procedural_timing_control> p<140> c<56> s<139> l<7:10> el<7:25>
                          n<> u<56> t<Event_control> p<57> c<55> l<7:10> el<7:25>
                            n<> u<55> t<Event_expression> p<56> c<50> l<7:12> el<7:23>
                              n<> u<50> t<Edge_Posedge> p<55> s<54> l<7:12> el<7:19>
                              n<> u<54> t<Expression> p<55> c<53> l<7:20> el<7:23>
                                n<> u<53> t<Primary> p<54> c<52> l<7:20> el<7:23>
                                  n<> u<52> t<Primary_literal> p<53> c<51> l<7:20> el<7:23>
                                    n<clk> u<51> t<STRING_CONST> p<52> l<7:20> el<7:23>
                        n<> u<139> t<Statement_or_null> p<140> c<138> l<7:26> el<17:6>
                          n<> u<138> t<Statement> p<139> c<137> l<7:26> el<17:6>
                            n<> u<137> t<Statement_item> p<138> c<136> l<7:26> el<17:6>
                              n<> u<136> t<Seq_block> p<137> c<74> l<7:26> el<17:6>
                                n<> u<74> t<Statement_or_null> p<136> c<73> s<101> l<9:5> el<9:25>
                                  n<> u<73> t<Statement> p<74> c<72> l<9:5> el<9:25>
                                    n<> u<72> t<Statement_item> p<73> c<71> l<9:5> el<9:25>
                                      n<> u<71> t<Nonblocking_assignment> p<72> c<66> l<9:5> el<9:24>
                                        n<> u<66> t<Variable_lvalue> p<71> c<59> s<70> l<9:5> el<9:16>
                                          n<> u<59> t<Ps_or_hierarchical_identifier> p<66> c<58> s<65> l<9:5> el<9:10>
                                            n<state> u<58> t<STRING_CONST> p<59> l<9:5> el<9:10>
                                          n<> u<65> t<Select> p<66> c<64> l<9:10> el<9:16>
                                            n<> u<64> t<Bit_select> p<65> c<63> l<9:10> el<9:16>
                                              n<> u<63> t<Expression> p<64> c<62> l<9:11> el<9:15>
                                                n<> u<62> t<Primary> p<63> c<61> l<9:11> el<9:15>
                                                  n<> u<61> t<Primary_literal> p<62> c<60> l<9:11> el<9:15>
                                                    n<IDLE> u<60> t<STRING_CONST> p<61> l<9:11> el<9:15>
                                        n<> u<70> t<Expression> p<71> c<69> l<9:20> el<9:24>
                                          n<> u<69> t<Primary> p<70> c<68> l<9:20> el<9:24>
                                            n<> u<68> t<Primary_literal> p<69> c<67> l<9:20> el<9:24>
                                              n<> u<67> t<Number_1Tickb1> p<68> l<9:20> el<9:24>
                                n<> u<101> t<Statement_or_null> p<136> c<100> s<134> l<11:5> el<12:8>
                                  n<> u<100> t<Statement> p<101> c<99> l<11:5> el<12:8>
                                    n<> u<99> t<Statement_item> p<100> c<98> l<11:5> el<12:8>
                                      n<> u<98> t<Conditional_statement> p<99> c<92> l<11:5> el<12:8>
                                        n<> u<92> t<Cond_predicate> p<98> c<91> s<97> l<11:9> el<11:30>
                                          n<> u<91> t<Expression_or_cond_pattern> p<92> c<90> l<11:9> el<11:30>
                                            n<> u<90> t<Expression> p<91> c<84> l<11:9> el<11:30>
                                              n<> u<84> t<Expression> p<90> c<83> s<89> l<11:9> el<11:27>
                                                n<> u<83> t<Primary> p<84> c<82> l<11:9> el<11:27>
                                                  n<> u<82> t<Complex_func_call> p<83> c<75> l<11:9> el<11:27>
                                                    n<InterruptStatus> u<75> t<STRING_CONST> p<82> s<81> l<11:9> el<11:24>
                                                    n<> u<81> t<Select> p<82> c<80> l<11:24> el<11:27>
                                                      n<> u<80> t<Bit_select> p<81> c<79> l<11:24> el<11:27>
                                                        n<> u<79> t<Expression> p<80> c<78> l<11:25> el<11:26>
                                                          n<> u<78> t<Primary> p<79> c<77> l<11:25> el<11:26>
                                                            n<> u<77> t<Primary_literal> p<78> c<76> l<11:25> el<11:26>
                                                              n<0> u<76> t<INT_CONST> p<77> l<11:25> el<11:26>
                                              n<> u<89> t<BinOp_Equiv> p<90> s<88> l<11:27> el<11:29>
                                              n<> u<88> t<Expression> p<90> c<87> l<11:29> el<11:30>
                                                n<> u<87> t<Primary> p<88> c<86> l<11:29> el<11:30>
                                                  n<> u<86> t<Primary_literal> p<87> c<85> l<11:29> el<11:30>
                                                    n<0> u<85> t<INT_CONST> p<86> l<11:29> el<11:30>
                                        n<> u<97> t<Statement_or_null> p<98> c<96> l<11:32> el<12:8>
                                          n<> u<96> t<Statement> p<97> c<95> l<11:32> el<12:8>
                                            n<> u<95> t<Statement_item> p<96> c<94> l<11:32> el<12:8>
                                              n<> u<94> t<Seq_block> p<95> c<93> l<11:32> el<12:8>
                                                n<> u<93> t<END> p<94> l<12:5> el<12:8>
                                n<> u<134> t<Statement_or_null> p<136> c<133> s<135> l<14:5> el<15:8>
                                  n<> u<133> t<Statement> p<134> c<132> l<14:5> el<15:8>
                                    n<> u<132> t<Statement_item> p<133> c<131> l<14:5> el<15:8>
                                      n<> u<131> t<Conditional_statement> p<132> c<125> l<14:5> el<15:8>
                                        n<> u<125> t<Cond_predicate> p<131> c<124> s<130> l<14:9> el<14:42>
                                          n<> u<124> t<Expression_or_cond_pattern> p<125> c<123> l<14:9> el<14:42>
                                            n<> u<123> t<Expression> p<124> c<117> l<14:9> el<14:42>
                                              n<> u<117> t<Expression> p<123> c<116> s<122> l<14:9> el<14:29>
                                                n<> u<116> t<Primary> p<117> c<115> l<14:9> el<14:29>
                                                  n<> u<115> t<Complex_func_call> p<116> c<102> l<14:9> el<14:29>
                                                    n<ConnectionState> u<102> t<STRING_CONST> p<115> s<114> l<14:9> el<14:24>
                                                    n<> u<114> t<Select> p<115> c<103> l<14:24> el<14:29>
                                                      n<> u<103> t<Bit_select> p<114> s<113> l<14:24> el<14:24>
                                                      n<> u<113> t<Part_select_range> p<114> c<112> l<14:25> el<14:28>
                                                        n<> u<112> t<Constant_range> p<113> c<107> l<14:25> el<14:28>
                                                          n<> u<107> t<Constant_expression> p<112> c<106> s<111> l<14:25> el<14:26>
                                                            n<> u<106> t<Constant_primary> p<107> c<105> l<14:25> el<14:26>
                                                              n<> u<105> t<Primary_literal> p<106> c<104> l<14:25> el<14:26>
                                                                n<3> u<104> t<INT_CONST> p<105> l<14:25> el<14:26>
                                                          n<> u<111> t<Constant_expression> p<112> c<110> l<14:27> el<14:28>
                                                            n<> u<110> t<Constant_primary> p<111> c<109> l<14:27> el<14:28>
                                                              n<> u<109> t<Primary_literal> p<110> c<108> l<14:27> el<14:28>
                                                                n<0> u<108> t<INT_CONST> p<109> l<14:27> el<14:28>
                                              n<> u<122> t<BinOp_Not> p<123> s<121> l<14:29> el<14:31>
                                              n<> u<121> t<Expression> p<123> c<120> l<14:31> el<14:42>
                                                n<> u<120> t<Primary> p<121> c<119> l<14:31> el<14:42>
                                                  n<> u<119> t<Primary_literal> p<120> c<118> l<14:31> el<14:42>
                                                    n<ESTABLISHED> u<118> t<STRING_CONST> p<119> l<14:31> el<14:42>
                                        n<> u<130> t<Statement_or_null> p<131> c<129> l<14:44> el<15:8>
                                          n<> u<129> t<Statement> p<130> c<128> l<14:44> el<15:8>
                                            n<> u<128> t<Statement_item> p<129> c<127> l<14:44> el<15:8>
                                              n<> u<127> t<Seq_block> p<128> c<126> l<14:44> el<15:8>
                                                n<> u<126> t<END> p<127> l<15:5> el<15:8>
                                n<> u<135> t<END> p<136> l<17:3> el<17:6>
        n<> u<148> t<ENDMODULE> p<149> l<19:1> el<19:10>
    n<> u<277> t<Description> p<525> c<276> s<422> l<21:1> el<27:10>
      n<> u<276> t<Module_declaration> p<277> c<167> l<21:1> el<27:10>
        n<> u<167> t<Module_nonansi_header> p<276> c<151> s<184> l<21:1> el<21:19>
          n<module> u<151> t<Module_keyword> p<167> s<152> l<21:1> el<21:7>
          n<dut> u<152> t<STRING_CONST> p<167> s<153> l<21:8> el<21:11>
          n<> u<153> t<Package_import_declaration_list> p<167> s<166> l<21:12> el<21:12>
          n<> u<166> t<Port_list> p<167> c<159> l<21:12> el<21:18>
            n<> u<159> t<Port> p<166> c<158> s<165> l<21:13> el<21:14>
              n<> u<158> t<Port_expression> p<159> c<157> l<21:13> el<21:14>
                n<> u<157> t<Port_reference> p<158> c<154> l<21:13> el<21:14>
                  n<a> u<154> t<STRING_CONST> p<157> s<156> l<21:13> el<21:14>
                  n<> u<156> t<Constant_select> p<157> c<155> l<21:14> el<21:14>
                    n<> u<155> t<Constant_bit_select> p<156> l<21:14> el<21:14>
            n<> u<165> t<Port> p<166> c<164> l<21:16> el<21:17>
              n<> u<164> t<Port_expression> p<165> c<163> l<21:16> el<21:17>
                n<> u<163> t<Port_reference> p<164> c<160> l<21:16> el<21:17>
                  n<o> u<160> t<STRING_CONST> p<163> s<162> l<21:16> el<21:17>
                  n<> u<162> t<Constant_select> p<163> c<161> l<21:17> el<21:17>
                    n<> u<161> t<Constant_bit_select> p<162> l<21:17> el<21:17>
        n<> u<184> t<Module_item> p<276> c<183> s<201> l<22:5> el<22:19>
          n<> u<183> t<Port_declaration> p<184> c<182> l<22:5> el<22:18>
            n<> u<182> t<Input_declaration> p<183> c<179> l<22:5> el<22:18>
              n<> u<179> t<Net_port_type> p<182> c<178> s<181> l<22:11> el<22:16>
                n<> u<178> t<Data_type_or_implicit> p<179> c<177> l<22:11> el<22:16>
                  n<> u<177> t<Packed_dimension> p<178> c<176> l<22:11> el<22:16>
                    n<> u<176> t<Constant_range> p<177> c<171> l<22:12> el<22:15>
                      n<> u<171> t<Constant_expression> p<176> c<170> s<175> l<22:12> el<22:13>
                        n<> u<170> t<Constant_primary> p<171> c<169> l<22:12> el<22:13>
                          n<> u<169> t<Primary_literal> p<170> c<168> l<22:12> el<22:13>
                            n<3> u<168> t<INT_CONST> p<169> l<22:12> el<22:13>
                      n<> u<175> t<Constant_expression> p<176> c<174> l<22:14> el<22:15>
                        n<> u<174> t<Constant_primary> p<175> c<173> l<22:14> el<22:15>
                          n<> u<173> t<Primary_literal> p<174> c<172> l<22:14> el<22:15>
                            n<0> u<172> t<INT_CONST> p<173> l<22:14> el<22:15>
              n<> u<181> t<Port_identifier_list> p<182> c<180> l<22:17> el<22:18>
                n<a> u<180> t<STRING_CONST> p<181> l<22:17> el<22:18>
        n<> u<201> t<Module_item> p<276> c<200> s<223> l<23:5> el<23:20>
          n<> u<200> t<Port_declaration> p<201> c<199> l<23:5> el<23:19>
            n<> u<199> t<Output_declaration> p<200> c<196> l<23:5> el<23:19>
              n<> u<196> t<Net_port_type> p<199> c<195> s<198> l<23:12> el<23:17>
                n<> u<195> t<Data_type_or_implicit> p<196> c<194> l<23:12> el<23:17>
                  n<> u<194> t<Packed_dimension> p<195> c<193> l<23:12> el<23:17>
                    n<> u<193> t<Constant_range> p<194> c<188> l<23:13> el<23:16>
                      n<> u<188> t<Constant_expression> p<193> c<187> s<192> l<23:13> el<23:14>
                        n<> u<187> t<Constant_primary> p<188> c<186> l<23:13> el<23:14>
                          n<> u<186> t<Primary_literal> p<187> c<185> l<23:13> el<23:14>
                            n<2> u<185> t<INT_CONST> p<186> l<23:13> el<23:14>
                      n<> u<192> t<Constant_expression> p<193> c<191> l<23:15> el<23:16>
                        n<> u<191> t<Constant_primary> p<192> c<190> l<23:15> el<23:16>
                          n<> u<190> t<Primary_literal> p<191> c<189> l<23:15> el<23:16>
                            n<0> u<189> t<INT_CONST> p<190> l<23:15> el<23:16>
              n<> u<198> t<Port_identifier_list> p<199> c<197> l<23:18> el<23:19>
                n<o> u<197> t<STRING_CONST> p<198> l<23:18> el<23:19>
        n<> u<223> t<Module_item> p<276> c<222> s<246> l<24:5> el<24:18>
          n<> u<222> t<Non_port_module_item> p<223> c<221> l<24:5> el<24:18>
            n<> u<221> t<Module_or_generate_item> p<222> c<220> l<24:5> el<24:18>
              n<> u<220> t<Module_common_item> p<221> c<219> l<24:5> el<24:18>
                n<> u<219> t<Module_or_generate_item_declaration> p<220> c<218> l<24:5> el<24:18>
                  n<> u<218> t<Package_or_generate_item_declaration> p<219> c<217> l<24:5> el<24:18>
                    n<> u<217> t<Net_declaration> p<218> c<202> l<24:5> el<24:18>
                      n<> u<202> t<NetType_Wire> p<217> s<213> l<24:5> el<24:9>
                      n<> u<213> t<Data_type_or_implicit> p<217> c<212> s<216> l<24:10> el<24:15>
                        n<> u<212> t<Packed_dimension> p<213> c<211> l<24:10> el<24:15>
                          n<> u<211> t<Constant_range> p<212> c<206> l<24:11> el<24:14>
                            n<> u<206> t<Constant_expression> p<211> c<205> s<210> l<24:11> el<24:12>
                              n<> u<205> t<Constant_primary> p<206> c<204> l<24:11> el<24:12>
                                n<> u<204> t<Primary_literal> p<205> c<203> l<24:11> el<24:12>
                                  n<3> u<203> t<INT_CONST> p<204> l<24:11> el<24:12>
                            n<> u<210> t<Constant_expression> p<211> c<209> l<24:13> el<24:14>
                              n<> u<209> t<Constant_primary> p<210> c<208> l<24:13> el<24:14>
                                n<> u<208> t<Primary_literal> p<209> c<207> l<24:13> el<24:14>
                                  n<0> u<207> t<INT_CONST> p<208> l<24:13> el<24:14>
                      n<> u<216> t<Net_decl_assignment_list> p<217> c<215> l<24:16> el<24:17>
                        n<> u<215> t<Net_decl_assignment> p<216> c<214> l<24:16> el<24:17>
                          n<a> u<214> t<STRING_CONST> p<215> l<24:16> el<24:17>
        n<> u<246> t<Module_item> p<276> c<245> s<274> l<25:5> el<25:17>
          n<> u<245> t<Non_port_module_item> p<246> c<244> l<25:5> el<25:17>
            n<> u<244> t<Module_or_generate_item> p<245> c<243> l<25:5> el<25:17>
              n<> u<243> t<Module_common_item> p<244> c<242> l<25:5> el<25:17>
                n<> u<242> t<Module_or_generate_item_declaration> p<243> c<241> l<25:5> el<25:17>
                  n<> u<241> t<Package_or_generate_item_declaration> p<242> c<240> l<25:5> el<25:17>
                    n<> u<240> t<Data_declaration> p<241> c<239> l<25:5> el<25:17>
                      n<> u<239> t<Variable_declaration> p<240> c<235> l<25:5> el<25:17>
                        n<> u<235> t<Data_type> p<239> c<224> s<238> l<25:5> el<25:14>
                          n<> u<224> t<IntVec_TypeReg> p<235> s<234> l<25:5> el<25:8>
                          n<> u<234> t<Packed_dimension> p<235> c<233> l<25:9> el<25:14>
                            n<> u<233> t<Constant_range> p<234> c<228> l<25:10> el<25:13>
                              n<> u<228> t<Constant_expression> p<233> c<227> s<232> l<25:10> el<25:11>
                                n<> u<227> t<Constant_primary> p<228> c<226> l<25:10> el<25:11>
                                  n<> u<226> t<Primary_literal> p<227> c<225> l<25:10> el<25:11>
                                    n<2> u<225> t<INT_CONST> p<226> l<25:10> el<25:11>
                              n<> u<232> t<Constant_expression> p<233> c<231> l<25:12> el<25:13>
                                n<> u<231> t<Constant_primary> p<232> c<230> l<25:12> el<25:13>
                                  n<> u<230> t<Primary_literal> p<231> c<229> l<25:12> el<25:13>
                                    n<0> u<229> t<INT_CONST> p<230> l<25:12> el<25:13>
                        n<> u<238> t<Variable_decl_assignment_list> p<239> c<237> l<25:15> el<25:16>
                          n<> u<237> t<Variable_decl_assignment> p<238> c<236> l<25:15> el<25:16>
                            n<o> u<236> t<STRING_CONST> p<237> l<25:15> el<25:16>
        n<> u<274> t<Module_item> p<276> c<273> s<275> l<26:3> el<26:21>
          n<> u<273> t<Non_port_module_item> p<274> c<272> l<26:3> el<26:21>
            n<> u<272> t<Module_or_generate_item> p<273> c<271> l<26:3> el<26:21>
              n<> u<271> t<Module_common_item> p<272> c<270> l<26:3> el<26:21>
                n<> u<270> t<Continuous_assign> p<271> c<269> l<26:3> el<26:21>
                  n<> u<269> t<Net_assignment_list> p<270> c<268> l<26:10> el<26:20>
                    n<> u<268> t<Net_assignment> p<269> c<251> l<26:10> el<26:20>
                      n<> u<251> t<Net_lvalue> p<268> c<248> s<267> l<26:10> el<26:11>
                        n<> u<248> t<Ps_or_hierarchical_identifier> p<251> c<247> s<250> l<26:10> el<26:11>
                          n<o> u<247> t<STRING_CONST> p<248> l<26:10> el<26:11>
                        n<> u<250> t<Constant_select> p<251> c<249> l<26:12> el<26:12>
                          n<> u<249> t<Constant_bit_select> p<250> l<26:12> el<26:12>
                      n<> u<267> t<Expression> p<268> c<266> l<26:14> el<26:20>
                        n<> u<266> t<Primary> p<267> c<265> l<26:14> el<26:20>
                          n<> u<265> t<Complex_func_call> p<266> c<252> l<26:14> el<26:20>
                            n<a> u<252> t<STRING_CONST> p<265> s<264> l<26:14> el<26:15>
                            n<> u<264> t<Select> p<265> c<253> l<26:15> el<26:20>
                              n<> u<253> t<Bit_select> p<264> s<263> l<26:15> el<26:15>
                              n<> u<263> t<Part_select_range> p<264> c<262> l<26:16> el<26:19>
                                n<> u<262> t<Constant_range> p<263> c<257> l<26:16> el<26:19>
                                  n<> u<257> t<Constant_expression> p<262> c<256> s<261> l<26:16> el<26:17>
                                    n<> u<256> t<Constant_primary> p<257> c<255> l<26:16> el<26:17>
                                      n<> u<255> t<Primary_literal> p<256> c<254> l<26:16> el<26:17>
                                        n<3> u<254> t<INT_CONST> p<255> l<26:16> el<26:17>
                                  n<> u<261> t<Constant_expression> p<262> c<260> l<26:18> el<26:19>
                                    n<> u<260> t<Constant_primary> p<261> c<259> l<26:18> el<26:19>
                                      n<> u<259> t<Primary_literal> p<260> c<258> l<26:18> el<26:19>
                                        n<1> u<258> t<INT_CONST> p<259> l<26:18> el<26:19>
        n<> u<275> t<ENDMODULE> p<276> l<27:1> el<27:10>
    n<> u<422> t<Description> p<525> c<421> s<524> l<30:1> el<35:10>
      n<> u<421> t<Module_declaration> p<422> c<314> l<30:1> el<35:10>
        n<> u<314> t<Module_ansi_header> p<421> c<278> s<335> l<30:1> el<30:55>
          n<module> u<278> t<Module_keyword> p<314> s<279> l<30:1> el<30:7>
          n<dut_part_select> u<279> t<STRING_CONST> p<314> s<280> l<30:8> el<30:23>
          n<> u<280> t<Package_import_declaration_list> p<314> s<313> l<30:23> el<30:23>
          n<> u<313> t<Port_declaration_list> p<314> c<296> l<30:23> el<30:54>
            n<> u<296> t<Ansi_port_declaration> p<313> c<294> s<312> l<30:24> el<30:37>
              n<> u<294> t<Net_port_header> p<296> c<281> s<295> l<30:24> el<30:35>
                n<> u<281> t<PortDir_Inp> p<294> s<293> l<30:24> el<30:29>
                n<> u<293> t<Net_port_type> p<294> c<292> l<30:30> el<30:35>
                  n<> u<292> t<Data_type_or_implicit> p<293> c<291> l<30:30> el<30:35>
                    n<> u<291> t<Packed_dimension> p<292> c<290> l<30:30> el<30:35>
                      n<> u<290> t<Constant_range> p<291> c<285> l<30:31> el<30:34>
                        n<> u<285> t<Constant_expression> p<290> c<284> s<289> l<30:31> el<30:32>
                          n<> u<284> t<Constant_primary> p<285> c<283> l<30:31> el<30:32>
                            n<> u<283> t<Primary_literal> p<284> c<282> l<30:31> el<30:32>
                              n<2> u<282> t<INT_CONST> p<283> l<30:31> el<30:32>
                        n<> u<289> t<Constant_expression> p<290> c<288> l<30:33> el<30:34>
                          n<> u<288> t<Constant_primary> p<289> c<287> l<30:33> el<30:34>
                            n<> u<287> t<Primary_literal> p<288> c<286> l<30:33> el<30:34>
                              n<0> u<286> t<INT_CONST> p<287> l<30:33> el<30:34>
              n<a> u<295> t<STRING_CONST> p<296> l<30:36> el<30:37>
            n<> u<312> t<Ansi_port_declaration> p<313> c<310> l<30:39> el<30:53>
              n<> u<310> t<Net_port_header> p<312> c<297> s<311> l<30:39> el<30:51>
                n<> u<297> t<PortDir_Out> p<310> s<309> l<30:39> el<30:45>
                n<> u<309> t<Net_port_type> p<310> c<308> l<30:46> el<30:51>
                  n<> u<308> t<Data_type_or_implicit> p<309> c<307> l<30:46> el<30:51>
                    n<> u<307> t<Packed_dimension> p<308> c<306> l<30:46> el<30:51>
                      n<> u<306> t<Constant_range> p<307> c<301> l<30:47> el<30:50>
                        n<> u<301> t<Constant_expression> p<306> c<300> s<305> l<30:47> el<30:48>
                          n<> u<300> t<Constant_primary> p<301> c<299> l<30:47> el<30:48>
                            n<> u<299> t<Primary_literal> p<300> c<298> l<30:47> el<30:48>
                              n<2> u<298> t<INT_CONST> p<299> l<30:47> el<30:48>
                        n<> u<305> t<Constant_expression> p<306> c<304> l<30:49> el<30:50>
                          n<> u<304> t<Constant_primary> p<305> c<303> l<30:49> el<30:50>
                            n<> u<303> t<Primary_literal> p<304> c<302> l<30:49> el<30:50>
                              n<0> u<302> t<INT_CONST> p<303> l<30:49> el<30:50>
              n<b> u<311> t<STRING_CONST> p<312> l<30:52> el<30:53>
        n<> u<335> t<Non_port_module_item> p<421> c<334> s<357> l<31:3> el<31:16>
          n<> u<334> t<Module_or_generate_item> p<335> c<333> l<31:3> el<31:16>
            n<> u<333> t<Module_common_item> p<334> c<332> l<31:3> el<31:16>
              n<> u<332> t<Module_or_generate_item_declaration> p<333> c<331> l<31:3> el<31:16>
                n<> u<331> t<Package_or_generate_item_declaration> p<332> c<330> l<31:3> el<31:16>
                  n<> u<330> t<Net_declaration> p<331> c<315> l<31:3> el<31:16>
                    n<> u<315> t<NetType_Wire> p<330> s<326> l<31:3> el<31:7>
                    n<> u<326> t<Data_type_or_implicit> p<330> c<325> s<329> l<31:8> el<31:13>
                      n<> u<325> t<Packed_dimension> p<326> c<324> l<31:8> el<31:13>
                        n<> u<324> t<Constant_range> p<325> c<319> l<31:9> el<31:12>
                          n<> u<319> t<Constant_expression> p<324> c<318> s<323> l<31:9> el<31:10>
                            n<> u<318> t<Constant_primary> p<319> c<317> l<31:9> el<31:10>
                              n<> u<317> t<Primary_literal> p<318> c<316> l<31:9> el<31:10>
                                n<2> u<316> t<INT_CONST> p<317> l<31:9> el<31:10>
                          n<> u<323> t<Constant_expression> p<324> c<322> l<31:11> el<31:12>
                            n<> u<322> t<Constant_primary> p<323> c<321> l<31:11> el<31:12>
                              n<> u<321> t<Primary_literal> p<322> c<320> l<31:11> el<31:12>
                                n<0> u<320> t<INT_CONST> p<321> l<31:11> el<31:12>
                    n<> u<329> t<Net_decl_assignment_list> p<330> c<328> l<31:14> el<31:15>
                      n<> u<328> t<Net_decl_assignment> p<329> c<327> l<31:14> el<31:15>
                        n<a> u<327> t<STRING_CONST> p<328> l<31:14> el<31:15>
        n<> u<357> t<Non_port_module_item> p<421> c<356> s<382> l<32:3> el<32:15>
          n<> u<356> t<Module_or_generate_item> p<357> c<355> l<32:3> el<32:15>
            n<> u<355> t<Module_common_item> p<356> c<354> l<32:3> el<32:15>
              n<> u<354> t<Module_or_generate_item_declaration> p<355> c<353> l<32:3> el<32:15>
                n<> u<353> t<Package_or_generate_item_declaration> p<354> c<352> l<32:3> el<32:15>
                  n<> u<352> t<Data_declaration> p<353> c<351> l<32:3> el<32:15>
                    n<> u<351> t<Variable_declaration> p<352> c<347> l<32:3> el<32:15>
                      n<> u<347> t<Data_type> p<351> c<336> s<350> l<32:3> el<32:12>
                        n<> u<336> t<IntVec_TypeReg> p<347> s<346> l<32:3> el<32:6>
                        n<> u<346> t<Packed_dimension> p<347> c<345> l<32:7> el<32:12>
                          n<> u<345> t<Constant_range> p<346> c<340> l<32:8> el<32:11>
                            n<> u<340> t<Constant_expression> p<345> c<339> s<344> l<32:8> el<32:9>
                              n<> u<339> t<Constant_primary> p<340> c<338> l<32:8> el<32:9>
                                n<> u<338> t<Primary_literal> p<339> c<337> l<32:8> el<32:9>
                                  n<2> u<337> t<INT_CONST> p<338> l<32:8> el<32:9>
                            n<> u<344> t<Constant_expression> p<345> c<343> l<32:10> el<32:11>
                              n<> u<343> t<Constant_primary> p<344> c<342> l<32:10> el<32:11>
                                n<> u<342> t<Primary_literal> p<343> c<341> l<32:10> el<32:11>
                                  n<0> u<341> t<INT_CONST> p<342> l<32:10> el<32:11>
                      n<> u<350> t<Variable_decl_assignment_list> p<351> c<349> l<32:13> el<32:14>
                        n<> u<349> t<Variable_decl_assignment> p<350> c<348> l<32:13> el<32:14>
                          n<b> u<348> t<STRING_CONST> p<349> l<32:13> el<32:14>
        n<> u<382> t<Non_port_module_item> p<421> c<381> s<419> l<33:3> el<33:22>
          n<> u<381> t<Module_or_generate_item> p<382> c<380> l<33:3> el<33:22>
            n<> u<380> t<Module_common_item> p<381> c<379> l<33:3> el<33:22>
              n<> u<379> t<Continuous_assign> p<380> c<378> l<33:3> el<33:22>
                n<> u<378> t<Net_assignment_list> p<379> c<377> l<33:10> el<33:21>
                  n<> u<377> t<Net_assignment> p<378> c<366> l<33:10> el<33:21>
                    n<> u<366> t<Net_lvalue> p<377> c<359> s<376> l<33:10> el<33:14>
                      n<> u<359> t<Ps_or_hierarchical_identifier> p<366> c<358> s<365> l<33:10> el<33:11>
                        n<b> u<358> t<STRING_CONST> p<359> l<33:10> el<33:11>
                      n<> u<365> t<Constant_select> p<366> c<364> l<33:11> el<33:14>
                        n<> u<364> t<Constant_bit_select> p<365> c<363> l<33:11> el<33:14>
                          n<> u<363> t<Constant_expression> p<364> c<362> l<33:12> el<33:13>
                            n<> u<362> t<Constant_primary> p<363> c<361> l<33:12> el<33:13>
                              n<> u<361> t<Primary_literal> p<362> c<360> l<33:12> el<33:13>
                                n<2> u<360> t<INT_CONST> p<361> l<33:12> el<33:13>
                    n<> u<376> t<Expression> p<377> c<375> l<33:17> el<33:21>
                      n<> u<375> t<Primary> p<376> c<374> l<33:17> el<33:21>
                        n<> u<374> t<Complex_func_call> p<375> c<367> l<33:17> el<33:21>
                          n<a> u<367> t<STRING_CONST> p<374> s<373> l<33:17> el<33:18>
                          n<> u<373> t<Select> p<374> c<372> l<33:18> el<33:21>
                            n<> u<372> t<Bit_select> p<373> c<371> l<33:18> el<33:21>
                              n<> u<371> t<Expression> p<372> c<370> l<33:19> el<33:20>
                                n<> u<370> t<Primary> p<371> c<369> l<33:19> el<33:20>
                                  n<> u<369> t<Primary_literal> p<370> c<368> l<33:19> el<33:20>
                                    n<0> u<368> t<INT_CONST> p<369> l<33:19> el<33:20>
        n<> u<419> t<Non_port_module_item> p<421> c<418> s<420> l<34:3> el<34:26>
          n<> u<418> t<Module_or_generate_item> p<419> c<417> l<34:3> el<34:26>
            n<> u<417> t<Module_common_item> p<418> c<416> l<34:3> el<34:26>
              n<> u<416> t<Continuous_assign> p<417> c<415> l<34:3> el<34:26>
                n<> u<415> t<Net_assignment_list> p<416> c<414> l<34:10> el<34:25>
                  n<> u<414> t<Net_assignment> p<415> c<397> l<34:10> el<34:25>
                    n<> u<397> t<Net_lvalue> p<414> c<384> s<413> l<34:10> el<34:16>
                      n<> u<384> t<Ps_or_hierarchical_identifier> p<397> c<383> s<396> l<34:10> el<34:11>
                        n<b> u<383> t<STRING_CONST> p<384> l<34:10> el<34:11>
                      n<> u<396> t<Constant_select> p<397> c<385> l<34:11> el<34:16>
                        n<> u<385> t<Constant_bit_select> p<396> s<395> l<34:11> el<34:11>
                        n<> u<395> t<Constant_part_select_range> p<396> c<394> l<34:12> el<34:15>
                          n<> u<394> t<Constant_range> p<395> c<389> l<34:12> el<34:15>
                            n<> u<389> t<Constant_expression> p<394> c<388> s<393> l<34:12> el<34:13>
                              n<> u<388> t<Constant_primary> p<389> c<387> l<34:12> el<34:13>
                                n<> u<387> t<Primary_literal> p<388> c<386> l<34:12> el<34:13>
                                  n<1> u<386> t<INT_CONST> p<387> l<34:12> el<34:13>
                            n<> u<393> t<Constant_expression> p<394> c<392> l<34:14> el<34:15>
                              n<> u<392> t<Constant_primary> p<393> c<391> l<34:14> el<34:15>
                                n<> u<391> t<Primary_literal> p<392> c<390> l<34:14> el<34:15>
                                  n<0> u<390> t<INT_CONST> p<391> l<34:14> el<34:15>
                    n<> u<413> t<Expression> p<414> c<412> l<34:19> el<34:25>
                      n<> u<412> t<Primary> p<413> c<411> l<34:19> el<34:25>
                        n<> u<411> t<Complex_func_call> p<412> c<398> l<34:19> el<34:25>
                          n<a> u<398> t<STRING_CONST> p<411> s<410> l<34:19> el<34:20>
                          n<> u<410> t<Select> p<411> c<399> l<34:20> el<34:25>
                            n<> u<399> t<Bit_select> p<410> s<409> l<34:20> el<34:20>
                            n<> u<409> t<Part_select_range> p<410> c<408> l<34:21> el<34:24>
                              n<> u<408> t<Constant_range> p<409> c<403> l<34:21> el<34:24>
                                n<> u<403> t<Constant_expression> p<408> c<402> s<407> l<34:21> el<34:22>
                                  n<> u<402> t<Constant_primary> p<403> c<401> l<34:21> el<34:22>
                                    n<> u<401> t<Primary_literal> p<402> c<400> l<34:21> el<34:22>
                                      n<2> u<400> t<INT_CONST> p<401> l<34:21> el<34:22>
                                n<> u<407> t<Constant_expression> p<408> c<406> l<34:23> el<34:24>
                                  n<> u<406> t<Constant_primary> p<407> c<405> l<34:23> el<34:24>
                                    n<> u<405> t<Primary_literal> p<406> c<404> l<34:23> el<34:24>
                                      n<1> u<404> t<INT_CONST> p<405> l<34:23> el<34:24>
        n<> u<420> t<ENDMODULE> p<421> l<35:1> el<35:10>
    n<> u<524> t<Description> p<525> c<523> l<38:1> el<41:10>
      n<> u<523> t<Module_declaration> p<524> c<459> l<38:1> el<41:10>
        n<> u<459> t<Module_ansi_header> p<523> c<423> s<484> l<38:1> el<38:51>
          n<module> u<423> t<Module_keyword> p<459> s<424> l<38:1> el<38:7>
          n<dut_no_decl> u<424> t<STRING_CONST> p<459> s<425> l<38:8> el<38:19>
          n<> u<425> t<Package_import_declaration_list> p<459> s<458> l<38:19> el<38:19>
          n<> u<458> t<Port_declaration_list> p<459> c<441> l<38:19> el<38:50>
            n<> u<441> t<Ansi_port_declaration> p<458> c<439> s<457> l<38:20> el<38:33>
              n<> u<439> t<Net_port_header> p<441> c<426> s<440> l<38:20> el<38:31>
                n<> u<426> t<PortDir_Inp> p<439> s<438> l<38:20> el<38:25>
                n<> u<438> t<Net_port_type> p<439> c<437> l<38:26> el<38:31>
                  n<> u<437> t<Data_type_or_implicit> p<438> c<436> l<38:26> el<38:31>
                    n<> u<436> t<Packed_dimension> p<437> c<435> l<38:26> el<38:31>
                      n<> u<435> t<Constant_range> p<436> c<430> l<38:27> el<38:30>
                        n<> u<430> t<Constant_expression> p<435> c<429> s<434> l<38:27> el<38:28>
                          n<> u<429> t<Constant_primary> p<430> c<428> l<38:27> el<38:28>
                            n<> u<428> t<Primary_literal> p<429> c<427> l<38:27> el<38:28>
                              n<2> u<427> t<INT_CONST> p<428> l<38:27> el<38:28>
                        n<> u<434> t<Constant_expression> p<435> c<433> l<38:29> el<38:30>
                          n<> u<433> t<Constant_primary> p<434> c<432> l<38:29> el<38:30>
                            n<> u<432> t<Primary_literal> p<433> c<431> l<38:29> el<38:30>
                              n<0> u<431> t<INT_CONST> p<432> l<38:29> el<38:30>
              n<a> u<440> t<STRING_CONST> p<441> l<38:32> el<38:33>
            n<> u<457> t<Ansi_port_declaration> p<458> c<455> l<38:35> el<38:49>
              n<> u<455> t<Net_port_header> p<457> c<442> s<456> l<38:35> el<38:47>
                n<> u<442> t<PortDir_Out> p<455> s<454> l<38:35> el<38:41>
                n<> u<454> t<Net_port_type> p<455> c<453> l<38:42> el<38:47>
                  n<> u<453> t<Data_type_or_implicit> p<454> c<452> l<38:42> el<38:47>
                    n<> u<452> t<Packed_dimension> p<453> c<451> l<38:42> el<38:47>
                      n<> u<451> t<Constant_range> p<452> c<446> l<38:43> el<38:46>
                        n<> u<446> t<Constant_expression> p<451> c<445> s<450> l<38:43> el<38:44>
                          n<> u<445> t<Constant_primary> p<446> c<444> l<38:43> el<38:44>
                            n<> u<444> t<Primary_literal> p<445> c<443> l<38:43> el<38:44>
                              n<2> u<443> t<INT_CONST> p<444> l<38:43> el<38:44>
                        n<> u<450> t<Constant_expression> p<451> c<449> l<38:45> el<38:46>
                          n<> u<449> t<Constant_primary> p<450> c<448> l<38:45> el<38:46>
                            n<> u<448> t<Primary_literal> p<449> c<447> l<38:45> el<38:46>
                              n<0> u<447> t<INT_CONST> p<448> l<38:45> el<38:46>
              n<b> u<456> t<STRING_CONST> p<457> l<38:48> el<38:49>
        n<> u<484> t<Non_port_module_item> p<523> c<483> s<521> l<39:3> el<39:22>
          n<> u<483> t<Module_or_generate_item> p<484> c<482> l<39:3> el<39:22>
            n<> u<482> t<Module_common_item> p<483> c<481> l<39:3> el<39:22>
              n<> u<481> t<Continuous_assign> p<482> c<480> l<39:3> el<39:22>
                n<> u<480> t<Net_assignment_list> p<481> c<479> l<39:10> el<39:21>
                  n<> u<479> t<Net_assignment> p<480> c<468> l<39:10> el<39:21>
                    n<> u<468> t<Net_lvalue> p<479> c<461> s<478> l<39:10> el<39:14>
                      n<> u<461> t<Ps_or_hierarchical_identifier> p<468> c<460> s<467> l<39:10> el<39:11>
                        n<b> u<460> t<STRING_CONST> p<461> l<39:10> el<39:11>
                      n<> u<467> t<Constant_select> p<468> c<466> l<39:11> el<39:14>
                        n<> u<466> t<Constant_bit_select> p<467> c<465> l<39:11> el<39:14>
                          n<> u<465> t<Constant_expression> p<466> c<464> l<39:12> el<39:13>
                            n<> u<464> t<Constant_primary> p<465> c<463> l<39:12> el<39:13>
                              n<> u<463> t<Primary_literal> p<464> c<462> l<39:12> el<39:13>
                                n<2> u<462> t<INT_CONST> p<463> l<39:12> el<39:13>
                    n<> u<478> t<Expression> p<479> c<477> l<39:17> el<39:21>
                      n<> u<477> t<Primary> p<478> c<476> l<39:17> el<39:21>
                        n<> u<476> t<Complex_func_call> p<477> c<469> l<39:17> el<39:21>
                          n<a> u<469> t<STRING_CONST> p<476> s<475> l<39:17> el<39:18>
                          n<> u<475> t<Select> p<476> c<474> l<39:18> el<39:21>
                            n<> u<474> t<Bit_select> p<475> c<473> l<39:18> el<39:21>
                              n<> u<473> t<Expression> p<474> c<472> l<39:19> el<39:20>
                                n<> u<472> t<Primary> p<473> c<471> l<39:19> el<39:20>
                                  n<> u<471> t<Primary_literal> p<472> c<470> l<39:19> el<39:20>
                                    n<0> u<470> t<INT_CONST> p<471> l<39:19> el<39:20>
        n<> u<521> t<Non_port_module_item> p<523> c<520> s<522> l<40:3> el<40:26>
          n<> u<520> t<Module_or_generate_item> p<521> c<519> l<40:3> el<40:26>
            n<> u<519> t<Module_common_item> p<520> c<518> l<40:3> el<40:26>
              n<> u<518> t<Continuous_assign> p<519> c<517> l<40:3> el<40:26>
                n<> u<517> t<Net_assignment_list> p<518> c<516> l<40:10> el<40:25>
                  n<> u<516> t<Net_assignment> p<517> c<499> l<40:10> el<40:25>
                    n<> u<499> t<Net_lvalue> p<516> c<486> s<515> l<40:10> el<40:16>
                      n<> u<486> t<Ps_or_hierarchical_identifier> p<499> c<485> s<498> l<40:10> el<40:11>
                        n<b> u<485> t<STRING_CONST> p<486> l<40:10> el<40:11>
                      n<> u<498> t<Constant_select> p<499> c<487> l<40:11> el<40:16>
                        n<> u<487> t<Constant_bit_select> p<498> s<497> l<40:11> el<40:11>
                        n<> u<497> t<Constant_part_select_range> p<498> c<496> l<40:12> el<40:15>
                          n<> u<496> t<Constant_range> p<497> c<491> l<40:12> el<40:15>
                            n<> u<491> t<Constant_expression> p<496> c<490> s<495> l<40:12> el<40:13>
                              n<> u<490> t<Constant_primary> p<491> c<489> l<40:12> el<40:13>
                                n<> u<489> t<Primary_literal> p<490> c<488> l<40:12> el<40:13>
                                  n<1> u<488> t<INT_CONST> p<489> l<40:12> el<40:13>
                            n<> u<495> t<Constant_expression> p<496> c<494> l<40:14> el<40:15>
                              n<> u<494> t<Constant_primary> p<495> c<493> l<40:14> el<40:15>
                                n<> u<493> t<Primary_literal> p<494> c<492> l<40:14> el<40:15>
                                  n<0> u<492> t<INT_CONST> p<493> l<40:14> el<40:15>
                    n<> u<515> t<Expression> p<516> c<514> l<40:19> el<40:25>
                      n<> u<514> t<Primary> p<515> c<513> l<40:19> el<40:25>
                        n<> u<513> t<Complex_func_call> p<514> c<500> l<40:19> el<40:25>
                          n<a> u<500> t<STRING_CONST> p<513> s<512> l<40:19> el<40:20>
                          n<> u<512> t<Select> p<513> c<501> l<40:20> el<40:25>
                            n<> u<501> t<Bit_select> p<512> s<511> l<40:20> el<40:20>
                            n<> u<511> t<Part_select_range> p<512> c<510> l<40:21> el<40:24>
                              n<> u<510> t<Constant_range> p<511> c<505> l<40:21> el<40:24>
                                n<> u<505> t<Constant_expression> p<510> c<504> s<509> l<40:21> el<40:22>
                                  n<> u<504> t<Constant_primary> p<505> c<503> l<40:21> el<40:22>
                                    n<> u<503> t<Primary_literal> p<504> c<502> l<40:21> el<40:22>
                                      n<2> u<502> t<INT_CONST> p<503> l<40:21> el<40:22>
                                n<> u<509> t<Constant_expression> p<510> c<508> l<40:23> el<40:24>
                                  n<> u<508> t<Constant_primary> p<509> c<507> l<40:23> el<40:24>
                                    n<> u<507> t<Primary_literal> p<508> c<506> l<40:23> el<40:24>
                                      n<1> u<506> t<INT_CONST> p<507> l<40:23> el<40:24>
        n<> u<522> t<ENDMODULE> p<523> l<41:1> el<41:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:1:1: No timescale set for "toto".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:21:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:30:1: No timescale set for "dut_part_select".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:38:1: No timescale set for "dut_no_decl".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:21:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:38:1: Compile module "work@dut_no_decl".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:30:1: Compile module "work@dut_part_select".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:1:1: Compile module "work@toto".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:38:48: Implicit port type (wire) for "b".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Begin                                                  3
BitSelect                                              6
ClassDefn                                              8
ClassTypespec                                          8
Constant                                              61
ContAssign                                             5
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           1
Function                                               9
IODecl                                                11
Identifier                                            32
IfStmt                                                 2
IntTypespec                                            9
LogicTypespec                                         19
Module                                                 4
ModuleTypespec                                         4
Net                                                   12
Operation                                              3
Package                                                1
ParamAssign                                            1
Parameter                                              1
PartSelect                                             6
Port                                                   6
Range                                                 18
RefObj                                                 4
RefTypespec                                           31
SourceFile                                             1
Task                                                   9
TypedefTypespec                                        1
UnsupportedTypespec                                    1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnitPartSelect/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (top.sv), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top.sv
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypedef:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypedef:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypedef:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypedef:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypedef:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypedef:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
  |vpiTypedef:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
  |vpiTypedef:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiName:work@dut
  |vpiTypedef:
  \_LogicTypespec: , line:22:11, endln:22:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiRange:
    \_Range: , line:22:11, endln:22:16
      |vpiParent:
      \_LogicTypespec: , line:22:11, endln:22:16
      |vpiLeftRange:
      \_Constant: , line:22:12, endln:22:13
        |vpiParent:
        \_Range: , line:22:11, endln:22:16
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:22:14, endln:22:15
        |vpiParent:
        \_Range: , line:22:11, endln:22:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:23:12, endln:23:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiRange:
    \_Range: , line:23:12, endln:23:17
      |vpiParent:
      \_LogicTypespec: , line:23:12, endln:23:17
      |vpiLeftRange:
      \_Constant: , line:23:13, endln:23:14
        |vpiParent:
        \_Range: , line:23:12, endln:23:17
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:23:15, endln:23:16
        |vpiParent:
        \_Range: , line:23:12, endln:23:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:24:5, endln:24:9
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiRange:
    \_Range: , line:24:10, endln:24:15
      |vpiParent:
      \_LogicTypespec: , line:24:5, endln:24:9
      |vpiLeftRange:
      \_Constant: , line:24:11, endln:24:12
        |vpiParent:
        \_Range: , line:24:10, endln:24:15
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:24:13, endln:24:14
        |vpiParent:
        \_Range: , line:24:10, endln:24:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:25:5, endln:25:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiRange:
    \_Range: , line:25:9, endln:25:14
      |vpiParent:
      \_LogicTypespec: , line:25:5, endln:25:8
      |vpiLeftRange:
      \_Constant: , line:25:10, endln:25:11
        |vpiParent:
        \_Range: , line:25:9, endln:25:14
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:25:12, endln:25:13
        |vpiParent:
        \_Range: , line:25:9, endln:25:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:22:11, endln:22:16
  |vpiImportTypespec:
  \_Net: (work@dut.a), line:21:13, endln:21:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:22:11, endln:22:16
      |vpiParent:
      \_Net: (work@dut.a), line:21:13, endln:21:14
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: , line:22:11, endln:22:16
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:23:12, endln:23:17
  |vpiImportTypespec:
  \_Net: (work@dut.o), line:21:16, endln:21:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:23:12, endln:23:17
      |vpiParent:
      \_Net: (work@dut.o), line:21:16, endln:21:17
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:23:12, endln:23:17
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:24:5, endln:24:9
  |vpiImportTypespec:
  \_Net: (work@dut.a), line:24:16, endln:24:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:24:5, endln:24:9
      |vpiParent:
      \_Net: (work@dut.a), line:24:16, endln:24:17
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: , line:24:5, endln:24:9
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:25:5, endln:25:8
  |vpiImportTypespec:
  \_Net: (work@dut.o), line:25:15, endln:25:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:25:5, endln:25:14
      |vpiParent:
      \_Net: (work@dut.o), line:25:15, endln:25:16
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:25:5, endln:25:8
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.a), line:21:13, endln:21:14
  |vpiNet:
  \_Net: (work@dut.o), line:21:16, endln:21:17
  |vpiNet:
  \_Net: (work@dut.a), line:24:16, endln:24:17
  |vpiNet:
  \_Net: (work@dut.o), line:25:15, endln:25:16
  |vpiPort:
  \_Port: (a), line:21:13, endln:21:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:22:11, endln:22:16
      |vpiParent:
      \_Port: (a), line:21:13, endln:21:14
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: , line:22:11, endln:22:16
  |vpiPort:
  \_Port: (o), line:21:16, endln:21:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:23:12, endln:23:17
      |vpiParent:
      \_Port: (o), line:21:16, endln:21:17
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:23:12, endln:23:17
  |vpiContAssign:
  \_ContAssign: , line:26:10, endln:26:20
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiRhs:
    \_PartSelect: a (work@dut.a), line:26:14, endln:26:20
      |vpiParent:
      \_ContAssign: , line:26:10, endln:26:20
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiDefName:a
      |vpiActual:
      \_Net: (work@dut.a), line:21:13, endln:21:14
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:26:16, endln:26:17
        |vpiParent:
        \_PartSelect: a (work@dut.a), line:26:14, endln:26:20
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:26:18, endln:26:19
        |vpiParent:
        \_PartSelect: a (work@dut.a), line:26:14, endln:26:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@dut.o), line:26:10, endln:26:11
      |vpiParent:
      \_ContAssign: , line:26:10, endln:26:20
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_Net: (work@dut.o), line:21:16, endln:21:17
|vpiAllModules:
\_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut_no_decl)
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiName:work@dut_no_decl
  |vpiTypedef:
  \_LogicTypespec: , line:38:26, endln:38:31
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiRange:
    \_Range: , line:38:26, endln:38:31
      |vpiParent:
      \_LogicTypespec: , line:38:26, endln:38:31
      |vpiLeftRange:
      \_Constant: , line:38:27, endln:38:28
        |vpiParent:
        \_Range: , line:38:26, endln:38:31
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:38:29, endln:38:30
        |vpiParent:
        \_Range: , line:38:26, endln:38:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:38:42, endln:38:47
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiRange:
    \_Range: , line:38:42, endln:38:47
      |vpiParent:
      \_LogicTypespec: , line:38:42, endln:38:47
      |vpiLeftRange:
      \_Constant: , line:38:43, endln:38:44
        |vpiParent:
        \_Range: , line:38:42, endln:38:47
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:38:45, endln:38:46
        |vpiParent:
        \_Range: , line:38:42, endln:38:47
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:38:26, endln:38:31
  |vpiImportTypespec:
  \_Net: (work@dut_no_decl.a), line:38:32, endln:38:33
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiTypespec:
    \_RefTypespec: (work@dut_no_decl.a), line:38:26, endln:38:31
      |vpiParent:
      \_Net: (work@dut_no_decl.a), line:38:32, endln:38:33
      |vpiFullName:work@dut_no_decl.a
      |vpiActual:
      \_LogicTypespec: , line:38:26, endln:38:31
    |vpiName:a
    |vpiFullName:work@dut_no_decl.a
  |vpiImportTypespec:
  \_LogicTypespec: , line:38:42, endln:38:47
  |vpiImportTypespec:
  \_Net: (work@dut_no_decl.b), line:38:48, endln:38:49
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiTypespec:
    \_RefTypespec: (work@dut_no_decl.b), line:38:42, endln:38:47
      |vpiParent:
      \_Net: (work@dut_no_decl.b), line:38:48, endln:38:49
      |vpiFullName:work@dut_no_decl.b
      |vpiActual:
      \_LogicTypespec: , line:38:42, endln:38:47
    |vpiName:b
    |vpiFullName:work@dut_no_decl.b
  |vpiDefName:work@dut_no_decl
  |vpiNet:
  \_Net: (work@dut_no_decl.a), line:38:32, endln:38:33
  |vpiNet:
  \_Net: (work@dut_no_decl.b), line:38:48, endln:38:49
  |vpiPort:
  \_Port: (a), line:38:32, endln:38:33
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut_no_decl.a), line:38:26, endln:38:31
      |vpiParent:
      \_Port: (a), line:38:32, endln:38:33
      |vpiFullName:work@dut_no_decl.a
      |vpiActual:
      \_LogicTypespec: , line:38:26, endln:38:31
  |vpiPort:
  \_Port: (b), line:38:48, endln:38:49
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut_no_decl.b), line:38:42, endln:38:47
      |vpiParent:
      \_Port: (b), line:38:48, endln:38:49
      |vpiFullName:work@dut_no_decl.b
      |vpiActual:
      \_LogicTypespec: , line:38:42, endln:38:47
  |vpiContAssign:
  \_ContAssign: , line:39:10, endln:39:21
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiRhs:
    \_BitSelect: (work@dut_no_decl.a), line:39:18, endln:39:21
      |vpiParent:
      \_ContAssign: , line:39:10, endln:39:21
      |vpiName:a
      |vpiFullName:work@dut_no_decl.a
      |vpiActual:
      \_Net: (work@dut_no_decl.a), line:38:32, endln:38:33
      |vpiIndex:
      \_Constant: , line:39:19, endln:39:20
        |vpiParent:
        \_BitSelect: (work@dut_no_decl.a), line:39:18, endln:39:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_BitSelect: (work@dut_no_decl.b), line:39:11, endln:39:14
      |vpiParent:
      \_ContAssign: , line:39:10, endln:39:21
      |vpiName:b
      |vpiFullName:work@dut_no_decl.b
      |vpiActual:
      \_Net: (work@dut_no_decl.b), line:38:48, endln:38:49
      |vpiIndex:
      \_Constant: , line:39:12, endln:39:13
        |vpiParent:
        \_BitSelect: (work@dut_no_decl.b), line:39:11, endln:39:14
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:40:10, endln:40:25
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiRhs:
    \_PartSelect: a (work@dut_no_decl.a), line:40:19, endln:40:25
      |vpiParent:
      \_ContAssign: , line:40:10, endln:40:25
      |vpiName:a
      |vpiFullName:work@dut_no_decl.a
      |vpiDefName:a
      |vpiActual:
      \_Net: (work@dut_no_decl.a), line:38:32, endln:38:33
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:40:21, endln:40:22
        |vpiParent:
        \_PartSelect: a (work@dut_no_decl.a), line:40:19, endln:40:25
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:40:23, endln:40:24
        |vpiParent:
        \_PartSelect: a (work@dut_no_decl.a), line:40:19, endln:40:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_PartSelect: b (work@dut_no_decl.b), line:40:12, endln:40:15
      |vpiParent:
      \_ContAssign: , line:40:10, endln:40:25
      |vpiName:b
      |vpiFullName:work@dut_no_decl.b
      |vpiDefName:b
      |vpiActual:
      \_Net: (work@dut_no_decl.b), line:38:48, endln:38:49
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:40:12, endln:40:13
        |vpiParent:
        \_PartSelect: b (work@dut_no_decl.b), line:40:12, endln:40:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:40:14, endln:40:15
        |vpiParent:
        \_PartSelect: b (work@dut_no_decl.b), line:40:12, endln:40:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
|vpiAllModules:
\_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut_part_select)
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiName:work@dut_part_select
  |vpiTypedef:
  \_LogicTypespec: , line:30:30, endln:30:35
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiRange:
    \_Range: , line:30:30, endln:30:35
      |vpiParent:
      \_LogicTypespec: , line:30:30, endln:30:35
      |vpiLeftRange:
      \_Constant: , line:30:31, endln:30:32
        |vpiParent:
        \_Range: , line:30:30, endln:30:35
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:30:33, endln:30:34
        |vpiParent:
        \_Range: , line:30:30, endln:30:35
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:30:46, endln:30:51
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiRange:
    \_Range: , line:30:46, endln:30:51
      |vpiParent:
      \_LogicTypespec: , line:30:46, endln:30:51
      |vpiLeftRange:
      \_Constant: , line:30:47, endln:30:48
        |vpiParent:
        \_Range: , line:30:46, endln:30:51
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:30:49, endln:30:50
        |vpiParent:
        \_Range: , line:30:46, endln:30:51
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:31:3, endln:31:7
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiRange:
    \_Range: , line:31:8, endln:31:13
      |vpiParent:
      \_LogicTypespec: , line:31:3, endln:31:7
      |vpiLeftRange:
      \_Constant: , line:31:9, endln:31:10
        |vpiParent:
        \_Range: , line:31:8, endln:31:13
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:31:11, endln:31:12
        |vpiParent:
        \_Range: , line:31:8, endln:31:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:32:3, endln:32:6
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiRange:
    \_Range: , line:32:7, endln:32:12
      |vpiParent:
      \_LogicTypespec: , line:32:3, endln:32:6
      |vpiLeftRange:
      \_Constant: , line:32:8, endln:32:9
        |vpiParent:
        \_Range: , line:32:7, endln:32:12
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:32:10, endln:32:11
        |vpiParent:
        \_Range: , line:32:7, endln:32:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:30:30, endln:30:35
  |vpiImportTypespec:
  \_Net: (work@dut_part_select.a), line:30:36, endln:30:37
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiTypespec:
    \_RefTypespec: (work@dut_part_select.a), line:30:30, endln:30:35
      |vpiParent:
      \_Net: (work@dut_part_select.a), line:30:36, endln:30:37
      |vpiFullName:work@dut_part_select.a
      |vpiActual:
      \_LogicTypespec: , line:30:30, endln:30:35
    |vpiName:a
    |vpiFullName:work@dut_part_select.a
  |vpiImportTypespec:
  \_LogicTypespec: , line:30:46, endln:30:51
  |vpiImportTypespec:
  \_Net: (work@dut_part_select.b), line:30:52, endln:30:53
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiTypespec:
    \_RefTypespec: (work@dut_part_select.b), line:30:46, endln:30:51
      |vpiParent:
      \_Net: (work@dut_part_select.b), line:30:52, endln:30:53
      |vpiFullName:work@dut_part_select.b
      |vpiActual:
      \_LogicTypespec: , line:30:46, endln:30:51
    |vpiName:b
    |vpiFullName:work@dut_part_select.b
  |vpiImportTypespec:
  \_LogicTypespec: , line:31:3, endln:31:7
  |vpiImportTypespec:
  \_Net: (work@dut_part_select.a), line:31:14, endln:31:15
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiTypespec:
    \_RefTypespec: (work@dut_part_select.a), line:31:3, endln:31:7
      |vpiParent:
      \_Net: (work@dut_part_select.a), line:31:14, endln:31:15
      |vpiFullName:work@dut_part_select.a
      |vpiActual:
      \_LogicTypespec: , line:31:3, endln:31:7
    |vpiName:a
    |vpiFullName:work@dut_part_select.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:32:3, endln:32:6
  |vpiImportTypespec:
  \_Net: (work@dut_part_select.b), line:32:13, endln:32:14
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiTypespec:
    \_RefTypespec: (work@dut_part_select.b), line:32:3, endln:32:12
      |vpiParent:
      \_Net: (work@dut_part_select.b), line:32:13, endln:32:14
      |vpiFullName:work@dut_part_select.b
      |vpiActual:
      \_LogicTypespec: , line:32:3, endln:32:6
    |vpiName:b
    |vpiFullName:work@dut_part_select.b
    |vpiNetType:48
  |vpiDefName:work@dut_part_select
  |vpiNet:
  \_Net: (work@dut_part_select.a), line:30:36, endln:30:37
  |vpiNet:
  \_Net: (work@dut_part_select.b), line:30:52, endln:30:53
  |vpiNet:
  \_Net: (work@dut_part_select.a), line:31:14, endln:31:15
  |vpiNet:
  \_Net: (work@dut_part_select.b), line:32:13, endln:32:14
  |vpiPort:
  \_Port: (a), line:30:36, endln:30:37
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut_part_select.a), line:30:30, endln:30:35
      |vpiParent:
      \_Port: (a), line:30:36, endln:30:37
      |vpiFullName:work@dut_part_select.a
      |vpiActual:
      \_LogicTypespec: , line:30:30, endln:30:35
  |vpiPort:
  \_Port: (b), line:30:52, endln:30:53
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut_part_select.b), line:30:46, endln:30:51
      |vpiParent:
      \_Port: (b), line:30:52, endln:30:53
      |vpiFullName:work@dut_part_select.b
      |vpiActual:
      \_LogicTypespec: , line:30:46, endln:30:51
  |vpiContAssign:
  \_ContAssign: , line:33:10, endln:33:21
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiRhs:
    \_BitSelect: (work@dut_part_select.a), line:33:18, endln:33:21
      |vpiParent:
      \_ContAssign: , line:33:10, endln:33:21
      |vpiName:a
      |vpiFullName:work@dut_part_select.a
      |vpiActual:
      \_Net: (work@dut_part_select.a), line:30:36, endln:30:37
      |vpiIndex:
      \_Constant: , line:33:19, endln:33:20
        |vpiParent:
        \_BitSelect: (work@dut_part_select.a), line:33:18, endln:33:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_BitSelect: (work@dut_part_select.b), line:33:11, endln:33:14
      |vpiParent:
      \_ContAssign: , line:33:10, endln:33:21
      |vpiName:b
      |vpiFullName:work@dut_part_select.b
      |vpiActual:
      \_Net: (work@dut_part_select.b), line:30:52, endln:30:53
      |vpiIndex:
      \_Constant: , line:33:12, endln:33:13
        |vpiParent:
        \_BitSelect: (work@dut_part_select.b), line:33:11, endln:33:14
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:34:10, endln:34:25
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiRhs:
    \_PartSelect: a (work@dut_part_select.a), line:34:19, endln:34:25
      |vpiParent:
      \_ContAssign: , line:34:10, endln:34:25
      |vpiName:a
      |vpiFullName:work@dut_part_select.a
      |vpiDefName:a
      |vpiActual:
      \_Net: (work@dut_part_select.a), line:30:36, endln:30:37
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:34:21, endln:34:22
        |vpiParent:
        \_PartSelect: a (work@dut_part_select.a), line:34:19, endln:34:25
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:34:23, endln:34:24
        |vpiParent:
        \_PartSelect: a (work@dut_part_select.a), line:34:19, endln:34:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_PartSelect: b (work@dut_part_select.b), line:34:12, endln:34:15
      |vpiParent:
      \_ContAssign: , line:34:10, endln:34:25
      |vpiName:b
      |vpiFullName:work@dut_part_select.b
      |vpiDefName:b
      |vpiActual:
      \_Net: (work@dut_part_select.b), line:30:52, endln:30:53
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:34:12, endln:34:13
        |vpiParent:
        \_PartSelect: b (work@dut_part_select.b), line:34:12, endln:34:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:34:14, endln:34:15
        |vpiParent:
        \_PartSelect: b (work@dut_part_select.b), line:34:12, endln:34:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
|vpiAllModules:
\_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@toto)
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiName:work@toto
  |vpiParameter:
  \_Parameter: (work@toto.IDLE), line:3:13, endln:3:21
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |UINT:0
    |vpiName:IDLE
    |vpiFullName:work@toto.IDLE
  |vpiParamAssign:
  \_ParamAssign: , line:3:13, endln:3:21
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiRhs:
    \_Constant: , line:3:20, endln:3:21
      |vpiParent:
      \_ParamAssign: , line:3:13, endln:3:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@toto.IDLE), line:3:13, endln:3:21
  |vpiTypedef:
  \_LogicTypespec: , line:5:3, endln:5:6
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiRange:
    \_Range: , line:5:7, endln:5:12
      |vpiParent:
      \_LogicTypespec: , line:5:3, endln:5:6
      |vpiLeftRange:
      \_Constant: , line:5:8, endln:5:9
        |vpiParent:
        \_Range: , line:5:7, endln:5:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:10, endln:5:11
        |vpiParent:
        \_Range: , line:5:7, endln:5:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:3, endln:5:6
  |vpiImportTypespec:
  \_Net: (work@toto.state), line:5:13, endln:5:18
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@toto.state), line:5:3, endln:5:12
      |vpiParent:
      \_Net: (work@toto.state), line:5:13, endln:5:18
      |vpiFullName:work@toto.state
      |vpiActual:
      \_LogicTypespec: , line:5:3, endln:5:6
    |vpiName:state
    |vpiFullName:work@toto.state
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@toto.next), line:5:20, endln:5:24
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@toto.next), line:5:3, endln:5:12
      |vpiParent:
      \_Net: (work@toto.next), line:5:20, endln:5:24
      |vpiFullName:work@toto.next
      |vpiActual:
      \_LogicTypespec: , line:5:3, endln:5:6
    |vpiName:next
    |vpiFullName:work@toto.next
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@toto.clk), line:7:20, endln:7:23
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiName:clk
    |vpiFullName:work@toto.clk
    |vpiNetType:1
  |vpiDefName:work@toto
  |vpiNet:
  \_Net: (work@toto.state), line:5:13, endln:5:18
  |vpiNet:
  \_Net: (work@toto.next), line:5:20, endln:5:24
  |vpiNet:
  \_Net: (work@toto.clk), line:7:20, endln:7:23
  |vpiProcess:
  \_Always: , line:7:3, endln:17:6
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiStmt:
    \_EventControl: , line:7:10, endln:7:25
      |vpiParent:
      \_Always: , line:7:3, endln:17:6
      |vpiCondition:
      \_Operation: , line:7:12, endln:7:23
        |vpiParent:
        \_EventControl: , line:7:10, endln:7:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@toto.clk), line:7:20, endln:7:23
          |vpiParent:
          \_Operation: , line:7:12, endln:7:23
          |vpiName:clk
          |vpiFullName:work@toto.clk
          |vpiActual:
          \_Net: (work@toto.clk), line:7:20, endln:7:23
      |vpiStmt:
      \_Begin: (work@toto), line:7:26, endln:17:6
        |vpiParent:
        \_EventControl: , line:7:10, endln:7:25
        |vpiFullName:work@toto
        |vpiImportTypespec:
        \_Net: (work@toto.InterruptStatus), line:11:24, endln:11:27
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiName:InterruptStatus
          |vpiFullName:work@toto.InterruptStatus
          |vpiNetType:1
        |vpiImportTypespec:
        \_Net: (work@toto.ConnectionState), line:14:9, endln:14:29
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiName:ConnectionState
          |vpiFullName:work@toto.ConnectionState
          |vpiNetType:1
        |vpiImportTypespec:
        \_Net: (work@toto.ESTABLISHED), line:14:31, endln:14:42
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiName:ESTABLISHED
          |vpiFullName:work@toto.ESTABLISHED
          |vpiNetType:1
        |vpiStmt:
        \_Assignment: , line:9:5, endln:9:24
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiOpType:82
          |vpiRhs:
          \_Constant: , line:9:20, endln:9:24
            |vpiParent:
            \_Assignment: , line:9:5, endln:9:24
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiLhs:
          \_BitSelect: (work@toto.state), line:9:10, endln:9:16
            |vpiParent:
            \_Assignment: , line:9:5, endln:9:24
            |vpiName:state
            |vpiFullName:work@toto.state
            |vpiActual:
            \_Net: (work@toto.state), line:5:13, endln:5:18
            |vpiIndex:
            \_RefObj: (work@toto.IDLE), line:9:11, endln:9:15
              |vpiParent:
              \_BitSelect: (work@toto.state), line:9:10, endln:9:16
              |vpiName:IDLE
              |vpiFullName:work@toto.IDLE
              |vpiActual:
              \_Parameter: (work@toto.IDLE), line:3:13, endln:3:21
        |vpiStmt:
        \_IfStmt: , line:11:5, endln:12:8
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiCondition:
          \_Operation: , line:11:9, endln:11:30
            |vpiParent:
            \_IfStmt: , line:11:5, endln:12:8
            |vpiOpType:14
            |vpiOperand:
            \_BitSelect: (work@toto.InterruptStatus), line:11:24, endln:11:27
              |vpiParent:
              \_Operation: , line:11:9, endln:11:30
              |vpiName:InterruptStatus
              |vpiFullName:work@toto.InterruptStatus
              |vpiActual:
              \_Net: (work@toto.InterruptStatus), line:11:24, endln:11:27
              |vpiIndex:
              \_Constant: , line:11:25, endln:11:26
                |vpiParent:
                \_BitSelect: (work@toto.InterruptStatus), line:11:24, endln:11:27
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_Constant: , line:11:29, endln:11:30
              |vpiParent:
              \_Operation: , line:11:9, endln:11:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiStmt:
          \_Begin: (work@toto), line:11:32, endln:12:8
            |vpiParent:
            \_IfStmt: , line:11:5, endln:12:8
            |vpiFullName:work@toto
        |vpiStmt:
        \_IfStmt: , line:14:5, endln:15:8
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiCondition:
          \_Operation: , line:14:9, endln:14:42
            |vpiParent:
            \_IfStmt: , line:14:5, endln:15:8
            |vpiOpType:15
            |vpiOperand:
            \_PartSelect: ConnectionState (work@toto.ConnectionState), line:14:9, endln:14:29
              |vpiParent:
              \_Operation: , line:14:9, endln:14:42
              |vpiName:ConnectionState
              |vpiFullName:work@toto.ConnectionState
              |vpiDefName:ConnectionState
              |vpiActual:
              \_Net: (work@toto.ConnectionState), line:14:9, endln:14:29
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_Constant: , line:14:25, endln:14:26
                |vpiParent:
                \_PartSelect: ConnectionState (work@toto.ConnectionState), line:14:9, endln:14:29
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
              |vpiRightRange:
              \_Constant: , line:14:27, endln:14:28
                |vpiParent:
                \_PartSelect: ConnectionState (work@toto.ConnectionState), line:14:9, endln:14:29
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_RefObj: (work@toto.ESTABLISHED), line:14:31, endln:14:42
              |vpiParent:
              \_Operation: , line:14:9, endln:14:42
              |vpiName:ESTABLISHED
              |vpiFullName:work@toto.ESTABLISHED
              |vpiActual:
              \_Net: (work@toto.ESTABLISHED), line:14:31, endln:14:42
          |vpiStmt:
          \_Begin: (work@toto), line:14:44, endln:15:8
            |vpiParent:
            \_IfStmt: , line:14:5, endln:15:8
            |vpiFullName:work@toto
    |vpiAlwaysType:1
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
|vpiTypedef:
\_ModuleTypespec: (dut_no_decl)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut_no_decl
  |vpiModule:
  \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
|vpiTypedef:
\_ModuleTypespec: (dut_part_select)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut_part_select
  |vpiModule:
  \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
|vpiTypedef:
\_ModuleTypespec: (toto)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:toto
  |vpiModule:
  \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 1
