Line number: 
[488, 498]
Comment: 
This block is mainly responsible for resetting the valid bits or updating them based on the condition of c_state. It is triggered whenever a positive edge is detected on the reset or clock signal. If a reset happens, all valid bits are immediately cleared. But if it's not a reset, and c_state is equal to CS_IDLE, the valid bits are then updated with the most significant bit (MSB) from the tag_rdata_way array for each way in the cache.