Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.900, November 09-13, 2003[doi>10.1109/ICCAD.2003.130]
Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005[doi>10.1109/TVLSI.2004.840407]
Agarwal, A., Paul, B. C., Mukhopadhyay, S., and Roy, K. 2005b. Process variation in embedded memories: Failure analysis and variation aware architecture. IEEE J. Solid-State Circuits 40, 9, 1804--1814.
Alam, M. D. 2008. Reliability- and process-variation aware design of integrated circuits. Microelectron. Reliab. 48, 8, 1114--1122.
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
Bowman, K., Duvall, S. G., and Meindl, J. D. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circuits 37, 2, 183--190.
Hongliang Chang , Sachin S. Sapatnekar, Full-chip analysis of leakage power under process variations, including spatial correlations, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065716]
Qikai Chen , Hamid Mahmoodi , Swarup Bhunia , Kaushik Roy, Modeling and Testing of SRAM for New Failure Mechanisms Due to Process Variations in Nanoscale CMOS, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.292-297, May 01-05, 2005[doi>10.1109/VTS.2005.58]
Tom Chen , Samuel Naffziger, Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.888-899, October 2003[doi>10.1109/TVLSI.2003.817120]
T. N. Vijaykumar , Zeshan Chishti, Wire Delay is Not a Problem for SMT (In the Near Future), Proceedings of the 31st annual international symposium on Computer architecture, p.40, June 19-23, 2004, MÃ¼nchen, Germany
Tzi-cker Chiueh , Randy H. Katz, Eliminating the address translation bottleneck for physical address cache, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.137-148, October 12-15, 1992, Boston, Massachusetts, USA[doi>10.1145/143365.143501]
Anirudh Devgan , Chandramouli Kashyap, Block-based Static Timing Analysis with Uncertainty, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.607, November 09-13, 2003[doi>10.1109/ICCAD.2003.41]
Fu, X., Li, T., and Fortes, J. A. B. 2009. Soft error vulnerability aware process variation mitigation. In Proceedings of the International Symposium on High Performance Computer Architecture. 93--104.
Justin Gregg , Tom W. Chen, Post silicon power/performance optimization in the presence of process variations using individual well-adaptive body biasing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.3, p.366-376, March 2007[doi>10.1109/TVLSI.2007.893626]
Hamerly, G., Perelman, E., Lau, J., and Calder, B. 2005. Simpoint 3.0: faster and more flexible program analysis. J. Instruction-Level Parallelism 7, 1--28.
I. Kadayif , P. Nath , M. Kandemir , A. Sivasubramaniam, Reducing Data TLB Power via Compiler-Directed Address Generation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.2, p.312-324, February 2007[doi>10.1109/TCAD.2006.882599]
I. Kadayif , A. Sivasubramaniam , M. Kandemir , G. Kandiraju , G. Chen, Generating physical addresses directly for saving instruction TLB energy, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Knight, J. and Rosenfeld, P. 1984. Segmented virtual to real translation assist. IBM Tech. Disclosure Bull. 27, 2, 1077--1078.
Xiaoyao Liang , David Brooks, Mitigating the Impact of Process Variations on Processor Register Files and Execution Units, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.504-514, December 09-13, 2006[doi>10.1109/MICRO.2006.37]
Xiaoyao Liang , Ramon Canal , Gu-Yeon Wei , David Brooks, Process Variation Tolerant 3T1D-Based Cache Architectures, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-26, December 01-05, 2007[doi>10.1109/MICRO.2007.33]
Maddock, R., Marks, B., Minshull, J., and Pinnel, M. 1981. Hardware address resolution for variable length segments. IBM Tech. Disclosure Bull. 23, 11, 5186--5187.
Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279377]
Ke Meng , Russ Joseph, Process variation aware cache leakage management, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165636]
Madhu Mutyam , Vijaykrishnan Narayanan, Working with process variation aware caches, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Nassif, S. R. 2001. Modeling and analysis of manufacturing variations. In Proceedings of the IEEE Conference on Custom Integrated Circuits. 223--228.
Serkan Ozdemir , Debjit Sinha , Gokhan Memik , Jonathan Adams , Hai Zhou, Yield-Aware Cache Architectures, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-25, December 09-13, 2006[doi>10.1109/MICRO.2006.52]
A. Papanikolaou , F. Lobmaier , H. Wang , M. Miranda , F. Catthoor, A system-level methodology for fully compensating process variability impact of memory organizations in periodic applications, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084866]
Erez Perelman , Greg Hamerly , Brad Calder, Picking Statistically Valid and Early Simulation Points, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.244, September 27-October 01, 2003
Sreeja Raj , Sarma B. K. Vrudhula , Janet Wang, A methodology to improve timing yield in the presence of process variations, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996694]
Smruti R. Sarangi , Brian Greskamp , Josep Torrellas, A Model for Timing Errors in Processors with Parameter Variation, Proceedings of the 8th International Symposium on Quality Electronic Design, p.647-654, March 26-28, 2007[doi>10.1109/ISQED.2007.16]
Timothy Sherwood , Erez Perelman , Brad Calder, Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.3-14, September 08-12, 2001
Philip P. Shirvani , Edward J. McCluskey, PADded Cache: A New Fault-Tolerance Technique for Cache Memories, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.440, April 26-30, 1999
SimpleScalar 2012. SimpleScalar toolset. http://www.simplescalar.com.
D. Sinha , N. V. Shenoy , Hai Zhou, Statistical gate sizing for timing yield optimization, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.1037-1041, November 06-10, 2005, San Jose, CA
SPEC 2012. SPEC2000 and SPEC2006 Benchmark Suites. http://www.spec.org.
Strecker, W. D. 1978. VAX-11/780: a virtual address extension to the DEC PDP-11 family. In Proceedings of the American Federation of Information Processing Societies National Computer Conference. 967--980.
Xinghai Tang , Vivek K. De , James D. Meindl, Intrinsic MOSFET parameter fluctuations due to random dopant placement, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.369-376, Dec. 1997[doi>10.1109/92.645063]
Abhishek Tiwari , Smruti R. Sarangi , Josep Torrellas, ReCycle:: pipeline adaptation to tolerate process variation, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250703]
Tschanz, J., Kao, J. T., Narendra, S. G., Nair, R., Antoniadis, D. A., Chandrakasan, A. P., and De, V. 2002. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J. Solid-State Circuits 37, 11, 1396--1402.
Yaping Zhan , Andrzej J. Strojwas , Xin Li , Lawrence T. Pileggi , David Newmark , Mahesh Sharma, Correlation-aware statistical timing analysis with non-gaussian delay distributions, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065605]
P. S. Zuchowski , P. A. Habitz , J. D. Hayes , J. H. Oppold, Process and environmental variation impacts on ASIC timing, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.336-342, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382597]
