#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Feb 12 14:11:08 2020
# Process ID: 4181
# Log file: /media/nikhilag/735F-494D/CS220/Lab5/rotary_shaft_encoder/planAhead_run_1/planAhead.log
# Journal file: /media/nikhilag/735F-494D/CS220/Lab5/rotary_shaft_encoder/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /media/nikhilag/735F-494D/CS220/Lab5/rotary_shaft_encoder/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin K18 [get_ports ROT_A]
endgroup
startgroup
set_property package_pin G18 [get_ports ROT_B]
endgroup
set_property iostandard LVTTL [get_ports [list ROT_A]]
set_property iostandard LVTTL [get_ports [list ROT_B]]
set_property pulltype PULLUP [get_ports [list ROT_A]]
set_property pulltype PULLUP [get_ports [list ROT_B]]
startgroup
set_property package_pin F12 [get_ports led0]
endgroup
startgroup
set_property package_pin E12 [get_ports led1]
endgroup
set_property package_pin "" [get_ports [list  led3]]
startgroup
set_property package_pin E12 [get_ports led1]
endgroup
startgroup
set_property package_pin E11 [get_ports led2]
endgroup
startgroup
set_property package_pin F11 [get_ports led3]
endgroup
startgroup
set_property package_pin C11 [get_ports led4]
endgroup
startgroup
set_property package_pin D11 [get_ports led5]
endgroup
startgroup
set_property package_pin E9 [get_ports led6]
endgroup
startgroup
set_property package_pin F9 [get_ports led7]
endgroup
set_property iostandard LVTTL [get_ports [list clk]]
set_property iostandard LVTTL [get_ports [list led0]]
set_property iostandard LVTTL [get_ports [list led1]]
set_property iostandard LVTTL [get_ports [list led2]]
set_property iostandard LVTTL [get_ports [list led3]]
set_property iostandard LVTTL [get_ports [list led4]]
set_property iostandard LVTTL [get_ports [list led5]]
set_property iostandard LVTTL [get_ports [list led6]]
set_property iostandard LVTTL [get_ports [list led7]]
set_property drive 8 [get_ports [list led0]]
set_property drive 8 [get_ports [list led1]]
set_property drive 8 [get_ports [list led2]]
set_property drive 8 [get_ports [list led3]]
set_property drive 8 [get_ports [list led4]]
set_property drive 8 [get_ports [list led5]]
set_property drive 8 [get_ports [list led6]]
set_property drive 8 [get_ports [list led7]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
save_constraints
