{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./rtl/simple_testcase_one_DSP.v"
  },
  "hierTree": [
      {
          "file": "2",
          "language": "SystemVerilog",
          "line": 1,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "dut_mult",
                   "line": 29,
                   "module":  "DSP38",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "a",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "b",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "acc_fir",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "feedback",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "load_acc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "unsigned_a",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "unsigned_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "saturate_enable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "shift_right",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "round",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "subtract",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_mult",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_mult",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_mult_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_mult_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_mult_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multadd_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multadd_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multadd_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multacc_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multacc_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multacc_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_mult_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_mult_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_mult_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multadd_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multadd_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multadd_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multacc_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multacc_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multacc_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "simple_testcase_one_DSP"
      }
  ],
  "modules": {
      "DSP38": {
          "file": "1",
          "language": "SystemVerilog",
          "line": 136,
          "module": "DSP38",
          "parameters": [
              {
                  "name": "COEFF_0",
                  "value": 0 
              },
              {
                  "name": "COEFF_1",
                  "value": 0 
              },
              {
                  "name": "COEFF_2",
                  "value": 0 
              },
              {
                  "name": "COEFF_3",
                  "value": 0 
              },
              {
                  "name": "DSP_MODE",
                  "value": 0 
              },
              {
                  "name": "INPUT_REG_EN",
                  "value": 0 
              },
              {
                  "name": "OUTPUT_REG_EN",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "A",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "B",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ACC_FIR",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "Z",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "DLY_B",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "CLK",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "RESET",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "FEEDBACK",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "LOAD_ACC",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "SATURATE",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "SHIFT_RIGHT",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ROUND",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "SUBTRACT",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "UNSIGNED_A",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "UNSIGNED_B",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
