/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  reg [26:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [7:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire [16:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  reg [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [21:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_18z ? celloutsig_0_25z[24] : celloutsig_0_31z;
  assign celloutsig_0_3z = ~(celloutsig_0_1z & celloutsig_0_0z);
  assign celloutsig_1_0z = ~((in_data[172] | in_data[128]) & in_data[122]);
  assign celloutsig_1_13z = ~((celloutsig_1_9z[0] | in_data[141]) & celloutsig_1_3z);
  assign celloutsig_0_5z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_17z = celloutsig_0_6z | ~(celloutsig_0_4z);
  assign celloutsig_1_3z = celloutsig_1_0z | celloutsig_1_1z[2];
  assign celloutsig_0_22z = celloutsig_0_8z[15] | celloutsig_0_12z;
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[85]);
  assign celloutsig_0_42z = { celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_34z, celloutsig_0_14z[2:1], 1'h0 } / { 1'h1, celloutsig_0_25z[25:21], celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_41z };
  assign celloutsig_0_43z = { celloutsig_0_25z[19:5], celloutsig_0_22z, celloutsig_0_4z } / { 1'h1, celloutsig_0_9z[7:6], celloutsig_0_38z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_42z, celloutsig_0_31z };
  assign celloutsig_1_1z = { in_data[168:165], celloutsig_1_0z } / { 1'h1, in_data[107:104] };
  assign celloutsig_1_11z = { celloutsig_1_8z[11:3], celloutsig_1_1z } / { 1'h1, celloutsig_1_1z[2:0], celloutsig_1_4z, celloutsig_1_1z[4:1], in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_11z[6:5], celloutsig_1_5z } / { 1'h1, celloutsig_1_4z[1:0] };
  assign celloutsig_0_15z = { celloutsig_0_2z[4:0], celloutsig_0_12z } / { 1'h1, in_data[74], celloutsig_0_4z, celloutsig_0_14z[2:1], 1'h0 };
  assign celloutsig_0_27z = 1'h1 && { celloutsig_0_10z[12:5], celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_1_5z = { in_data[173:166], celloutsig_1_4z, celloutsig_1_2z } || { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_44z = celloutsig_0_15z[3:0] % { 1'h1, celloutsig_0_15z[1:0], celloutsig_0_3z };
  assign celloutsig_1_4z = in_data[172:168] % { 1'h1, in_data[181:179], celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_1z[4:1], celloutsig_1_1z } * { celloutsig_1_4z[3], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_8z = { in_data[29:14], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z } * { in_data[35:18], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_9z = ~ celloutsig_1_1z[4:1];
  assign celloutsig_0_0z = & in_data[13:10];
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_2z[6:4], celloutsig_0_1z, in_data[13:10] };
  assign celloutsig_0_7z = & { celloutsig_0_3z, celloutsig_0_2z[6:4], celloutsig_0_1z, in_data[53:49], in_data[13:10] };
  assign celloutsig_1_14z = ~^ { in_data[175:166], celloutsig_1_0z };
  assign celloutsig_0_34z = ~^ { celloutsig_0_8z[8:4], celloutsig_0_12z };
  assign celloutsig_0_38z = ^ { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_32z, 1'h0, celloutsig_0_22z };
  assign celloutsig_0_6z = ^ { celloutsig_0_2z[6:2], celloutsig_0_0z };
  assign celloutsig_0_16z = ^ { celloutsig_0_11z[4:2], 1'h1 };
  assign celloutsig_0_26z = ^ { celloutsig_0_25z[18:15], celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_31z = ^ { celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_0_19z = { celloutsig_0_11z[5:2], 1'h1, celloutsig_0_1z, celloutsig_0_1z } << { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_14z[2:1], 1'h0 };
  assign celloutsig_0_10z = celloutsig_0_8z[16:1] - celloutsig_0_8z[19:4];
  assign celloutsig_1_8z = { in_data[120:105], celloutsig_1_4z, celloutsig_1_3z } ^ { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 14'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_9z = { in_data[58:46], celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_2z = in_data[91:84];
  always_latch
    if (!clkin_data[64]) celloutsig_0_25z = 27'h0000000;
    else if (celloutsig_1_18z) celloutsig_0_25z = { celloutsig_0_10z[12:2], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_41z = ~((celloutsig_0_7z & celloutsig_0_19z[5]) | (celloutsig_0_31z & celloutsig_0_38z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_1z[1] & celloutsig_1_1z[2]));
  assign celloutsig_1_18z = ~((celloutsig_1_14z & celloutsig_1_2z) | (celloutsig_1_6z[4] & celloutsig_1_13z));
  assign celloutsig_0_12z = ~((celloutsig_0_1z & celloutsig_0_10z[3]) | (celloutsig_0_5z & celloutsig_0_0z));
  assign celloutsig_0_18z = ~((celloutsig_0_15z[1] & celloutsig_0_16z) | (1'h0 & celloutsig_0_17z));
  assign { celloutsig_0_11z[0], celloutsig_0_11z[5:2] } = { celloutsig_0_7z, celloutsig_0_2z[5:2] } ~^ { celloutsig_0_3z, celloutsig_0_10z[2:0], celloutsig_0_0z };
  assign { celloutsig_0_14z[1], celloutsig_0_14z[2] } = { celloutsig_0_6z, celloutsig_0_4z } ^ { celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_11z[1] = 1'h1;
  assign celloutsig_0_14z[0] = 1'h0;
  assign { out_data[128], out_data[98:96], out_data[48:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
