--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 555656 paths analyzed, 39468 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.905ns.
--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk000000bc (SLICE_X17Y61.BX), 1081 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_2 (FF)
  Destination:          inst_mulfp/blk000000bc (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.905ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_2 to inst_mulfp/blk000000bc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.XQ      Tcko                  0.360   tfm_inst/ExtractAlphaParameters_mux_2
                                                       tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X29Y87.G2      net (fanout=3)        1.681   tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X29Y87.Y       Tilo                  0.194   divfpr<8>
                                                       tfm_inst/mulfpa<0>122
    SLICE_X18Y105.F2     net (fanout=131)      2.329   tfm_inst/N520
    SLICE_X18Y105.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/mulfpb_internal<23>
                                                       tfm_inst/mulfpb<10>56
    SLICE_X21Y97.F3      net (fanout=1)        0.780   tfm_inst/mulfpb<10>56
    SLICE_X21Y97.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/addfpb_internal<18>
                                                       tfm_inst/mulfpb<10>78
    SLICE_X15Y54.F1      net (fanout=1)        1.779   tfm_inst/mulfpb<10>78
    SLICE_X15Y54.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/mulfpb_internal<13>
                                                       tfm_inst/mulfpb<10>99
    SLICE_X17Y59.F4      net (fanout=4)        0.603   mulfpb<10>
    SLICE_X17Y59.COUT    Topcyf                0.573   inst_mulfp/sig0000003e
                                                       inst_mulfp/blk000009ad
                                                       inst_mulfp/blk000000b9
                                                       inst_mulfp/blk000000b8
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   inst_mulfp/sig0000003e
    SLICE_X17Y60.COUT    Tbyp                  0.086   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<22>
                                                       inst_mulfp/blk000000b7
                                                       inst_mulfp/blk000000b6
    SLICE_X17Y61.BX      net (fanout=1)        0.656   inst_mulfp/sig00000040
    SLICE_X17Y61.CLK     Tdick                 0.281   inst_mulfp/sig0000009a
                                                       inst_mulfp/blk000000bc
    -------------------------------------------------  ---------------------------
    Total                                      9.905ns (2.077ns logic, 7.828ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_2 (FF)
  Destination:          inst_mulfp/blk000000bc (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.872ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_2 to inst_mulfp/blk000000bc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.XQ      Tcko                  0.360   tfm_inst/ExtractAlphaParameters_mux_2
                                                       tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X31Y93.G2      net (fanout=3)        1.857   tfm_inst/ExtractAlphaParameters_mux_2
    SLICE_X31Y93.Y       Tilo                  0.194   tfm_inst/mulfpb<31>66
                                                       tfm_inst/mulfpa<0>172
    SLICE_X19Y91.G3      net (fanout=66)       2.369   tfm_inst/N550
    SLICE_X19Y91.Y       Tilo                  0.194   mulfpr<20>
                                                       tfm_inst/mulfpb<1>66
    SLICE_X19Y91.F2      net (fanout=1)        0.726   tfm_inst/mulfpb<1>66/O
    SLICE_X19Y91.X       Tilo                  0.194   mulfpr<20>
                                                       tfm_inst/mulfpb<1>78
    SLICE_X20Y63.F4      net (fanout=1)        0.998   tfm_inst/mulfpb<1>78
    SLICE_X20Y63.X       Tilo                  0.195   mulfpb<1>
                                                       tfm_inst/mulfpb<1>99
    SLICE_X17Y58.F4      net (fanout=4)        1.103   mulfpb<1>
    SLICE_X17Y58.COUT    Topcyf                0.573   inst_mulfp/sig0000003c
                                                       inst_mulfp/blk000009b1
                                                       inst_mulfp/blk000000bb
                                                       inst_mulfp/blk000000ba
    SLICE_X17Y59.CIN     net (fanout=1)        0.000   inst_mulfp/sig0000003c
    SLICE_X17Y59.COUT    Tbyp                  0.086   inst_mulfp/sig0000003e
                                                       inst_mulfp/blk000000b9
                                                       inst_mulfp/blk000000b8
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   inst_mulfp/sig0000003e
    SLICE_X17Y60.COUT    Tbyp                  0.086   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<22>
                                                       inst_mulfp/blk000000b7
                                                       inst_mulfp/blk000000b6
    SLICE_X17Y61.BX      net (fanout=1)        0.656   inst_mulfp/sig00000040
    SLICE_X17Y61.CLK     Tdick                 0.281   inst_mulfp/sig0000009a
                                                       inst_mulfp/blk000000bc
    -------------------------------------------------  ---------------------------
    Total                                      9.872ns (2.163ns logic, 7.709ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux_1 (FF)
  Destination:          inst_mulfp/blk000000bc (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.813ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux_1 to inst_mulfp/blk000000bc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y62.YQ      Tcko                  0.360   tfm_inst/CalculateAlphaComp_mux_1
                                                       tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X29Y87.G4      net (fanout=6)        1.589   tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X29Y87.Y       Tilo                  0.194   divfpr<8>
                                                       tfm_inst/mulfpa<0>122
    SLICE_X18Y105.F2     net (fanout=131)      2.329   tfm_inst/N520
    SLICE_X18Y105.X      Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/mulfpb_internal<23>
                                                       tfm_inst/mulfpb<10>56
    SLICE_X21Y97.F3      net (fanout=1)        0.780   tfm_inst/mulfpb<10>56
    SLICE_X21Y97.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/addfpb_internal<18>
                                                       tfm_inst/mulfpb<10>78
    SLICE_X15Y54.F1      net (fanout=1)        1.779   tfm_inst/mulfpb<10>78
    SLICE_X15Y54.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/mulfpb_internal<13>
                                                       tfm_inst/mulfpb<10>99
    SLICE_X17Y59.F4      net (fanout=4)        0.603   mulfpb<10>
    SLICE_X17Y59.COUT    Topcyf                0.573   inst_mulfp/sig0000003e
                                                       inst_mulfp/blk000009ad
                                                       inst_mulfp/blk000000b9
                                                       inst_mulfp/blk000000b8
    SLICE_X17Y60.CIN     net (fanout=1)        0.000   inst_mulfp/sig0000003e
    SLICE_X17Y60.COUT    Tbyp                  0.086   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<22>
                                                       inst_mulfp/blk000000b7
                                                       inst_mulfp/blk000000b6
    SLICE_X17Y61.BX      net (fanout=1)        0.656   inst_mulfp/sig00000040
    SLICE_X17Y61.CLK     Tdick                 0.281   inst_mulfp/sig0000009a
                                                       inst_mulfp/blk000000bc
    -------------------------------------------------  ---------------------------
    Total                                      9.813ns (2.077ns logic, 7.736ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_rom_constants/inst_rom_constants (RAMB16_X3Y7.ADDRA6), 110 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/inst_rom_constants/inst_rom_constants (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.638ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (1.772 - 1.933)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/inst_rom_constants/inst_rom_constants
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y98.YQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X34Y74.G4      net (fanout=440)      2.203   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X34Y74.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/o_2powx_4bit_adr<2>
                                                       tfm_inst/inst_rom_constants/address<1>93_SW0
    SLICE_X34Y74.F3      net (fanout=1)        0.386   tfm_inst/inst_rom_constants/address<1>93_SW0/O
    SLICE_X34Y74.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/o_2powx_4bit_adr<2>
                                                       tfm_inst/inst_rom_constants/address<1>93
    SLICE_X37Y62.F1      net (fanout=1)        0.803   tfm_inst/inst_rom_constants/address<1>93
    SLICE_X37Y62.XMUX    Tif5x                 0.566   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/divfpb_internal<9>
                                                       tfm_inst/inst_rom_constants/address<1>171_G
                                                       tfm_inst/inst_rom_constants/address<1>171
    SLICE_X38Y60.G1      net (fanout=1)        0.621   tfm_inst/inst_rom_constants/address<1>171
    SLICE_X38Y60.XMUX    Tif5x                 0.560   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/o_2powx_4bit_adr<1>
                                                       tfm_inst/inst_rom_constants/address<1>254_F
                                                       tfm_inst/inst_rom_constants/address<1>254
    SLICE_X39Y54.F4      net (fanout=1)        0.547   tfm_inst/inst_rom_constants/address<1>254
    SLICE_X39Y54.X       Tilo                  0.194   fixed2floatr<4>
                                                       tfm_inst/inst_rom_constants/address<1>298
    SLICE_X36Y53.G3      net (fanout=1)        0.706   tfm_inst/inst_rom_constants/address<1>298
    SLICE_X36Y53.XMUX    Tif5x                 0.560   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<7>
                                                       tfm_inst/inst_rom_constants/address<1>3401
                                                       tfm_inst/inst_rom_constants/address<1>340_f5
    RAMB16_X3Y7.ADDRA6   net (fanout=1)        1.336   tfm_inst/inst_rom_constants/address<1>
    RAMB16_X3Y7.CLKA     Trcck_ADDRA           0.426   tfm_inst/inst_rom_constants/inst_rom_constants
                                                       tfm_inst/inst_rom_constants/inst_rom_constants
    -------------------------------------------------  ---------------------------
    Total                                      9.638ns (3.036ns logic, 6.602ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_rom_constants/inst_rom_constants (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.611ns (Levels of Logic = 7)
  Clock Path Skew:      -0.104ns (0.822 - 0.926)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux to tfm_inst/inst_rom_constants/inst_rom_constants
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y62.YQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
    SLICE_X32Y60.G4      net (fanout=315)      0.993   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
    SLICE_X32Y60.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1
                                                       tfm_inst/inst_CalculatePixOS/divfpce11
    SLICE_X32Y60.F4      net (fanout=5)        0.164   tfm_inst/inst_CalculatePixOS/N31
    SLICE_X32Y60.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux_1
                                                       tfm_inst/rom_constants_2powx_4bit_en22
    SLICE_X37Y65.F3      net (fanout=1)        1.026   tfm_inst/rom_constants_2powx_4bit_en22
    SLICE_X37Y65.XMUX    Tif5x                 0.566   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble1<27>
                                                       tfm_inst/rom_constants_2powx_4bit_en41_G
                                                       tfm_inst/rom_constants_2powx_4bit_en41
    SLICE_X37Y62.BX      net (fanout=12)       0.651   tfm_inst/rom_constants_2powx_4bit_en
    SLICE_X37Y62.XMUX    Tbxx                  0.511   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/divfpb_internal<9>
                                                       tfm_inst/inst_rom_constants/address<1>171
    SLICE_X38Y60.G1      net (fanout=1)        0.621   tfm_inst/inst_rom_constants/address<1>171
    SLICE_X38Y60.XMUX    Tif5x                 0.560   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/o_2powx_4bit_adr<1>
                                                       tfm_inst/inst_rom_constants/address<1>254_F
                                                       tfm_inst/inst_rom_constants/address<1>254
    SLICE_X39Y54.F4      net (fanout=1)        0.547   tfm_inst/inst_rom_constants/address<1>254
    SLICE_X39Y54.X       Tilo                  0.194   fixed2floatr<4>
                                                       tfm_inst/inst_rom_constants/address<1>298
    SLICE_X36Y53.G3      net (fanout=1)        0.706   tfm_inst/inst_rom_constants/address<1>298
    SLICE_X36Y53.XMUX    Tif5x                 0.560   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<7>
                                                       tfm_inst/inst_rom_constants/address<1>3401
                                                       tfm_inst/inst_rom_constants/address<1>340_f5
    RAMB16_X3Y7.ADDRA6   net (fanout=1)        1.336   tfm_inst/inst_rom_constants/address<1>
    RAMB16_X3Y7.CLKA     Trcck_ADDRA           0.426   tfm_inst/inst_rom_constants/inst_rom_constants
                                                       tfm_inst/inst_rom_constants/inst_rom_constants
    -------------------------------------------------  ---------------------------
    Total                                      9.611ns (3.567ns logic, 6.044ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/o_2powx_p8_4bit_ena (FF)
  Destination:          tfm_inst/inst_rom_constants/inst_rom_constants (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.656ns (Levels of Logic = 7)
  Clock Path Skew:      -0.049ns (0.822 - 0.871)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/o_2powx_p8_4bit_ena to tfm_inst/inst_rom_constants/inst_rom_constants
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y51.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/o_2powx_p8_4bit_ena
                                                       tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/o_2powx_p8_4bit_ena
    SLICE_X40Y83.F1      net (fanout=2)        2.040   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/o_2powx_p8_4bit_ena
    SLICE_X40Y83.X       Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/divfpb_internal<31>
                                                       tfm_inst/rom_constants_2powx_p8_4bit_en_SW0
    SLICE_X38Y70.G3      net (fanout=2)        1.157   N2175
    SLICE_X38Y70.Y       Tilo                  0.195   tfm_inst/inst_CalculateTa/state_FSM_FFd11
                                                       tfm_inst/rom_constants_2powx_p8_4bit_en
    SLICE_X38Y70.F4      net (fanout=6)        0.178   tfm_inst/rom_constants_2powx_p8_4bit_en
    SLICE_X38Y70.X       Tilo                  0.195   tfm_inst/inst_CalculateTa/state_FSM_FFd11
                                                       tfm_inst/inst_rom_constants/address<1>216_SW0
    SLICE_X39Y63.F4      net (fanout=1)        0.571   N3370
    SLICE_X39Y63.X       Tilo                  0.194   tfm_inst/inst_CalculateTa/mulfpa<10>
                                                       tfm_inst/inst_rom_constants/address<1>216
    SLICE_X38Y60.BX      net (fanout=1)        0.309   tfm_inst/inst_rom_constants/address<1>216
    SLICE_X38Y60.XMUX    Tbxx                  0.513   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/o_2powx_4bit_adr<1>
                                                       tfm_inst/inst_rom_constants/address<1>254
    SLICE_X39Y54.F4      net (fanout=1)        0.547   tfm_inst/inst_rom_constants/address<1>254
    SLICE_X39Y54.X       Tilo                  0.194   fixed2floatr<4>
                                                       tfm_inst/inst_rom_constants/address<1>298
    SLICE_X36Y53.G3      net (fanout=1)        0.706   tfm_inst/inst_rom_constants/address<1>298
    SLICE_X36Y53.XMUX    Tif5x                 0.560   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<7>
                                                       tfm_inst/inst_rom_constants/address<1>3401
                                                       tfm_inst/inst_rom_constants/address<1>340_f5
    RAMB16_X3Y7.ADDRA6   net (fanout=1)        1.336   tfm_inst/inst_rom_constants/address<1>
    RAMB16_X3Y7.CLKA     Trcck_ADDRA           0.426   tfm_inst/inst_rom_constants/inst_rom_constants
                                                       tfm_inst/inst_rom_constants/inst_rom_constants
    -------------------------------------------------  ---------------------------
    Total                                      9.656ns (2.812ns logic, 6.844ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_addfp/blk00000104 (SLICE_X6Y183.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux_1 (FF)
  Destination:          inst_addfp/blk00000104 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.785ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux_1 to inst_addfp/blk00000104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y62.YQ      Tcko                  0.360   tfm_inst/CalculateAlphaComp_mux_1
                                                       tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X25Y99.G4      net (fanout=6)        1.754   tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X25Y99.Y       Tilo                  0.194   tfm_inst/N551
                                                       tfm_inst/mulfpa<0>142
    SLICE_X29Y111.F4     net (fanout=68)       0.948   tfm_inst/N541
    SLICE_X29Y111.X      Tilo                  0.194   N2740
                                                       tfm_inst/addfpce86_SW0
    SLICE_X22Y110.G1     net (fanout=1)        1.091   N2740
    SLICE_X22Y110.Y      Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/out_nibble3<29>
                                                       tfm_inst/addfpce86
    SLICE_X22Y110.F4     net (fanout=1)        0.159   tfm_inst/addfpce86/O
    SLICE_X22Y110.X      Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/out_nibble3<29>
                                                       tfm_inst/addfpce109
    SLICE_X6Y183.CE      net (fanout=462)      4.141   addfpce
    SLICE_X6Y183.CLK     Tceck                 0.554   inst_addfp/sig000001d8
                                                       inst_addfp/blk00000104
    -------------------------------------------------  ---------------------------
    Total                                      9.785ns (1.692ns logic, 8.093ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTa/addfpce (FF)
  Destination:          inst_addfp/blk00000104 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.727ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTa/addfpce to inst_addfp/blk00000104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.XQ      Tcko                  0.360   tfm_inst/inst_CalculateTa/addfpce
                                                       tfm_inst/inst_CalculateTa/addfpce
    SLICE_X40Y78.G1      net (fanout=2)        1.244   tfm_inst/inst_CalculateTa/addfpce
    SLICE_X40Y78.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/addfpa_internal<13>
                                                       tfm_inst/addfpond11
    SLICE_X28Y79.F2      net (fanout=1)        1.422   tfm_inst/addfpce11
    SLICE_X28Y79.X       Tilo                  0.195   tfm_inst/addfpce47
                                                       tfm_inst/addfpond47
    SLICE_X22Y110.F2     net (fanout=2)        1.421   tfm_inst/addfpce47
    SLICE_X22Y110.X      Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/out_nibble3<29>
                                                       tfm_inst/addfpce109
    SLICE_X6Y183.CE      net (fanout=462)      4.141   addfpce
    SLICE_X6Y183.CLK     Tceck                 0.554   inst_addfp/sig000001d8
                                                       inst_addfp/blk00000104
    -------------------------------------------------  ---------------------------
    Total                                      9.727ns (1.499ns logic, 8.228ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          inst_addfp/blk00000104 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.434ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to inst_addfp/blk00000104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.XQ      Tcko                  0.360   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X40Y78.G4      net (fanout=378)      0.951   tfm_inst/CalculateTa_mux
    SLICE_X40Y78.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/addfpa_internal<13>
                                                       tfm_inst/addfpond11
    SLICE_X28Y79.F2      net (fanout=1)        1.422   tfm_inst/addfpce11
    SLICE_X28Y79.X       Tilo                  0.195   tfm_inst/addfpce47
                                                       tfm_inst/addfpond47
    SLICE_X22Y110.F2     net (fanout=2)        1.421   tfm_inst/addfpce47
    SLICE_X22Y110.X      Tilo                  0.195   tfm_inst/inst_ExtractAlphaParameters/out_nibble3<29>
                                                       tfm_inst/addfpce109
    SLICE_X6Y183.CE      net (fanout=462)      4.141   addfpce
    SLICE_X6Y183.CLK     Tceck                 0.554   inst_addfp/sig000001d8
                                                       inst_addfp/blk00000104
    -------------------------------------------------  ---------------------------
    Total                                      9.434ns (1.499ns logic, 7.935ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y20.DIPA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_8 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.077ns (0.936 - 1.013)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_8 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y161.YQ     Tcko                  0.313   dualmem_dina<8>
                                                       dualmem_dina_8
    RAMB16_X7Y20.DIPA0   net (fanout=1)        0.308   dualmem_dina<8>
    RAMB16_X7Y20.CLKA    Trckd_DIPA  (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (-0.009ns logic, 0.308ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y21.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_21 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.928 - 1.001)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_21 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y169.YQ     Tcko                  0.331   dualmem_dina<12>
                                                       dualmem_dina_21
    RAMB16_X7Y21.DIA3    net (fanout=1)        0.308   dualmem_dina<21>
    RAMB16_X7Y21.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.009ns logic, 0.308ns route)
                                                       (2.8% logic, 97.2% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y21.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_20 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.928 - 0.997)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_20 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y170.XQ     Tcko                  0.313   dualmem_dina<20>
                                                       dualmem_dina_20
    RAMB16_X7Y21.DIA2    net (fanout=1)        0.339   dualmem_dina<20>
    RAMB16_X7Y21.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (-0.009ns logic, 0.339ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y21.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.905|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 555656 paths, 0 nets, and 68147 connections

Design statistics:
   Minimum period:   9.905ns{1}   (Maximum frequency: 100.959MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 13 12:48:49 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 727 MB



