--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK11
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    5.915(R)|      SLOW  |   -2.781(R)|      FAST  |CLK11_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CLK50
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |   12.772(R)|      SLOW  |   -3.514(R)|      FAST  |CLK50_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CLKh
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    4.222(R)|      SLOW  |    0.206(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.931(R)|      SLOW  |    1.257(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    2.479(R)|      SLOW  |    2.438(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    4.295(R)|      SLOW  |    0.973(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.285(R)|      SLOW  |   -0.049(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.399(R)|      SLOW  |    0.145(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.288(R)|      SLOW  |    1.009(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.573(R)|      SLOW  |    0.665(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    4.612(R)|      SLOW  |    1.249(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    5.092(R)|      SLOW  |    0.066(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    5.402(R)|      SLOW  |   -0.427(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|    6.042(R)|      SLOW  |   -0.915(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    4.731(R)|      SLOW  |   -0.263(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.918(R)|      SLOW  |    0.566(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    3.731(R)|      SLOW  |    0.668(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.028(R)|      SLOW  |    0.990(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    8.713(R)|      SLOW  |    3.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.357(R)|      FAST  |    2.387(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.461(R)|      FAST  |    2.990(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.286(R)|      FAST  |    3.316(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.691(R)|      FAST  |    4.115(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.211(R)|      FAST  |    3.879(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    0.799(R)|      SLOW  |    2.729(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    1.902(R)|      SLOW  |   -0.461(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.212(R)|      FAST  |    4.100(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.802(R)|      SLOW  |    0.371(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.454(R)|      FAST  |    1.905(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.841(R)|      SLOW  |    0.418(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    1.219(R)|      SLOW  |    2.141(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.180(R)|      SLOW  |    1.324(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.364(R)|      SLOW  |    2.205(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    2.369(R)|      SLOW  |    1.863(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.258(R)|      SLOW  |    0.185(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.774(R)|      SLOW  |    2.592(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.401(R)|      SLOW  |    2.557(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    0.150(R)|      FAST  |    3.409(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.119(R)|      FAST  |    2.643(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.914(R)|      FAST  |    4.272(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.094(R)|      FAST  |    4.174(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.755(R)|      FAST  |    3.811(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.308(R)|      FAST  |    2.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.666(R)|      SLOW  |    1.518(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.610(R)|      SLOW  |    1.976(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.431(R)|      SLOW  |    2.297(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.639(R)|      SLOW  |    3.084(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.837(R)|      SLOW  |    3.454(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.520(R)|      SLOW  |    3.130(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.087(R)|      SLOW  |    3.035(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.547(R)|      SLOW  |    2.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.778(R)|      SLOW  |    2.130(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.321(R)|      SLOW  |    1.657(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    2.342(R)|      SLOW  |    1.982(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.209(R)|      SLOW  |    1.765(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.710(R)|      SLOW  |    1.524(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    3.088(R)|      SLOW  |    2.211(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    2.601(R)|      SLOW  |    1.996(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    1.210(R)|      SLOW  |    2.374(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.043(R)|      FAST  |    2.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.180(R)|      FAST  |    2.507(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.874(R)|      SLOW  |    2.070(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.288(R)|      FAST  |    2.328(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    1.799(R)|      SLOW  |    3.747(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    2.183(R)|      SLOW  |    2.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.721(R)|      SLOW  |    3.199(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    0.039(R)|      FAST  |    1.325(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.462(R)|      FAST  |    3.844(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.296(R)|      FAST  |    3.361(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.356(R)|      FAST  |    4.061(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.994(R)|      FAST  |    4.111(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.396(R)|      FAST  |    3.621(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -0.800(R)|      FAST  |    3.737(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.754(R)|      FAST  |    3.781(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |    0.120(R)|      FAST  |    2.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    1.133(R)|      SLOW  |    1.711(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.940(R)|      SLOW  |    1.528(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.710(R)|      SLOW  |    1.421(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.435(R)|      FAST  |    2.899(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.061(R)|      FAST  |    3.371(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.069(R)|      FAST  |    2.947(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.390(R)|      SLOW  |    2.764(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.796(R)|      FAST  |    4.201(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<15>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    4.529(R)|      SLOW  |   -0.115(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    4.238(R)|      SLOW  |    0.936(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    2.786(R)|      SLOW  |    2.117(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    4.602(R)|      SLOW  |    0.652(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.592(R)|      SLOW  |   -0.370(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.706(R)|      SLOW  |   -0.176(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.595(R)|      SLOW  |    0.688(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.880(R)|      SLOW  |    0.344(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    4.919(R)|      SLOW  |    0.928(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    5.399(R)|      SLOW  |   -0.255(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    5.709(R)|      SLOW  |   -0.628(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|    6.349(R)|      SLOW  |   -1.116(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    5.038(R)|      SLOW  |   -0.544(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|    5.225(R)|      SLOW  |    0.245(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    4.038(R)|      SLOW  |    0.347(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.335(R)|      SLOW  |    0.669(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    9.020(R)|      SLOW  |    3.362(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.166(R)|      FAST  |    2.066(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.270(R)|      FAST  |    2.669(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.095(R)|      FAST  |    2.995(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.500(R)|      FAST  |    3.794(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.020(R)|      FAST  |    3.558(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    1.106(R)|      SLOW  |    2.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    2.209(R)|      SLOW  |   -0.772(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.021(R)|      FAST  |    3.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    1.109(R)|      SLOW  |    0.050(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.738(R)|      SLOW  |    1.584(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    1.148(R)|      SLOW  |    0.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    1.526(R)|      SLOW  |    1.820(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.487(R)|      SLOW  |    1.003(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.671(R)|      SLOW  |    1.884(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    2.676(R)|      SLOW  |    1.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.565(R)|      SLOW  |   -0.136(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    1.081(R)|      SLOW  |    2.271(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.708(R)|      SLOW  |    2.236(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    0.341(R)|      FAST  |    3.088(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.072(R)|      FAST  |    2.322(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.723(R)|      FAST  |    3.951(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.903(R)|      FAST  |    3.853(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.564(R)|      FAST  |    3.490(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.117(R)|      FAST  |    2.458(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.973(R)|      SLOW  |    1.197(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.917(R)|      SLOW  |    1.655(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.738(R)|      SLOW  |    1.976(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.946(R)|      SLOW  |    2.763(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    1.144(R)|      SLOW  |    3.133(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.827(R)|      SLOW  |    2.809(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.394(R)|      SLOW  |    2.714(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.854(R)|      SLOW  |    2.051(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    1.085(R)|      SLOW  |    1.809(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.628(R)|      SLOW  |    1.336(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    2.649(R)|      SLOW  |    1.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.516(R)|      SLOW  |    1.444(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    3.017(R)|      SLOW  |    1.203(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    3.395(R)|      SLOW  |    1.890(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    2.908(R)|      SLOW  |    1.675(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    1.517(R)|      SLOW  |    2.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.173(R)|      SLOW  |    2.362(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.037(R)|      SLOW  |    2.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    1.181(R)|      SLOW  |    1.749(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.578(R)|      SLOW  |    2.007(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    2.106(R)|      SLOW  |    3.426(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    2.490(R)|      SLOW  |    2.087(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    1.028(R)|      SLOW  |    2.878(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    0.312(R)|      SLOW  |    1.004(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.271(R)|      FAST  |    3.523(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.105(R)|      FAST  |    3.040(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.165(R)|      FAST  |    3.740(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.803(R)|      FAST  |    3.790(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.205(R)|      FAST  |    3.300(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -0.609(R)|      FAST  |    3.416(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.563(R)|      FAST  |    3.460(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |    0.311(R)|      FAST  |    2.156(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    1.440(R)|      SLOW  |    1.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    1.247(R)|      SLOW  |    1.207(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    1.017(R)|      SLOW  |    1.100(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.723(R)|      SLOW  |    2.578(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.301(R)|      SLOW  |    3.050(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.318(R)|      SLOW  |    2.626(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.697(R)|      SLOW  |    2.443(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.605(R)|      FAST  |    3.880(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<16>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.764(R)|      SLOW  |    1.752(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.473(R)|      SLOW  |    2.803(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.021(R)|      SLOW  |    3.984(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.837(R)|      SLOW  |    2.519(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.827(R)|      SLOW  |    1.497(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.941(R)|      SLOW  |    1.691(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.830(R)|      SLOW  |    2.555(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.115(R)|      SLOW  |    2.211(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    3.154(R)|      SLOW  |    2.795(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.634(R)|      SLOW  |    1.612(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.944(R)|      SLOW  |    1.062(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.584(R)|      SLOW  |    0.397(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.273(R)|      SLOW  |    1.283(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.460(R)|      SLOW  |    2.112(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.273(R)|      SLOW  |    2.214(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.570(R)|      SLOW  |    2.536(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.255(R)|      SLOW  |    5.229(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.155(R)|      FAST  |    3.933(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.259(R)|      FAST  |    4.536(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.084(R)|      FAST  |    4.862(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.489(R)|      FAST  |    5.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.009(R)|      FAST  |    5.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.032(R)|      FAST  |    4.275(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.699(R)|      FAST  |    1.085(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.010(R)|      FAST  |    5.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.104(R)|      FAST  |    1.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.344(R)|      FAST  |    3.451(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.023(R)|      FAST  |    1.964(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.172(R)|      FAST  |    3.687(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.125(R)|      FAST  |    2.870(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.337(R)|      FAST  |    3.751(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.911(R)|      SLOW  |    3.409(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.159(R)|      FAST  |    1.731(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.161(R)|      FAST  |    4.138(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.402(R)|      FAST  |    4.103(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.648(R)|      FAST  |    4.955(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.917(R)|      FAST  |    4.189(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.712(R)|      FAST  |    5.818(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.892(R)|      FAST  |    5.720(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.553(R)|      FAST  |    5.357(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.106(R)|      FAST  |    4.325(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.193(R)|      FAST  |    3.064(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.288(R)|      FAST  |    3.522(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.394(R)|      FAST  |    3.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.302(R)|      FAST  |    4.630(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.132(R)|      FAST  |    5.000(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.287(R)|      FAST  |    4.676(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.048(R)|      FAST  |    4.581(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.362(R)|      FAST  |    3.918(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.171(R)|      FAST  |    3.676(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.205(R)|      FAST  |    3.203(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.916(R)|      FAST  |    3.528(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.751(R)|      SLOW  |    3.311(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.252(R)|      SLOW  |    3.070(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.630(R)|      SLOW  |    3.757(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.143(R)|      SLOW  |    3.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.001(R)|      FAST  |    3.920(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.841(R)|      FAST  |    4.229(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.978(R)|      FAST  |    4.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.168(R)|      FAST  |    3.616(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.510(R)|      FAST  |    3.874(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.461(R)|      FAST  |    5.293(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.725(R)|      SLOW  |    3.954(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.303(R)|      FAST  |    4.745(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.759(R)|      FAST  |    2.871(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.260(R)|      FAST  |    5.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.094(R)|      FAST  |    4.907(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.154(R)|      FAST  |    5.607(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.792(R)|      FAST  |    5.657(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.194(R)|      FAST  |    5.167(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.598(R)|      FAST  |    5.283(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.552(R)|      FAST  |    5.327(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.678(R)|      FAST  |    4.023(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.109(R)|      FAST  |    3.257(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.102(R)|      FAST  |    3.074(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.260(R)|      FAST  |    2.967(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.363(R)|      FAST  |    4.445(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.737(R)|      FAST  |    4.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.729(R)|      FAST  |    4.493(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.468(R)|      FAST  |    4.310(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.594(R)|      FAST  |    5.747(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<17>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.380(R)|      SLOW  |    2.160(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.089(R)|      SLOW  |    3.211(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.637(R)|      SLOW  |    4.392(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.453(R)|      SLOW  |    2.927(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.443(R)|      SLOW  |    1.905(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.557(R)|      SLOW  |    2.099(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.446(R)|      SLOW  |    2.963(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.731(R)|      SLOW  |    2.619(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.770(R)|      SLOW  |    3.203(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.250(R)|      SLOW  |    2.020(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.560(R)|      SLOW  |    1.470(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.200(R)|      SLOW  |    0.805(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.889(R)|      SLOW  |    1.691(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.076(R)|      SLOW  |    2.520(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.889(R)|      SLOW  |    2.622(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.186(R)|      SLOW  |    2.944(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.871(R)|      SLOW  |    5.637(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.431(R)|      FAST  |    4.341(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.535(R)|      FAST  |    4.944(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.360(R)|      FAST  |    5.270(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.765(R)|      FAST  |    6.069(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.285(R)|      FAST  |    5.833(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.308(R)|      FAST  |    4.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.423(R)|      FAST  |    1.493(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.286(R)|      FAST  |    6.054(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.380(R)|      FAST  |    2.325(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.620(R)|      FAST  |    3.859(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.299(R)|      FAST  |    2.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.104(R)|      FAST  |    4.095(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.151(R)|      FAST  |    3.278(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.061(R)|      FAST  |    4.159(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.635(R)|      FAST  |    3.817(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.117(R)|      FAST  |    2.139(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.437(R)|      FAST  |    4.546(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.678(R)|      FAST  |    4.511(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.924(R)|      FAST  |    5.363(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.193(R)|      FAST  |    4.597(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.988(R)|      FAST  |    6.226(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.168(R)|      FAST  |    6.128(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.829(R)|      FAST  |    5.765(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.382(R)|      FAST  |    4.733(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.469(R)|      FAST  |    3.472(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.564(R)|      FAST  |    3.930(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.670(R)|      FAST  |    4.251(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.578(R)|      FAST  |    5.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.408(R)|      FAST  |    5.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.563(R)|      FAST  |    5.084(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.228(R)|      FAST  |    4.989(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.638(R)|      FAST  |    4.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.447(R)|      FAST  |    4.084(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.071(R)|      FAST  |    3.611(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.640(R)|      FAST  |    3.936(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.459(R)|      FAST  |    3.719(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.868(R)|      SLOW  |    3.478(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.246(R)|      SLOW  |    4.165(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.759(R)|      SLOW  |    3.950(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.277(R)|      FAST  |    4.328(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.117(R)|      FAST  |    4.637(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.254(R)|      FAST  |    4.461(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.444(R)|      FAST  |    4.024(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.786(R)|      FAST  |    4.282(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.185(R)|      FAST  |    5.701(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.430(R)|      FAST  |    4.362(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.579(R)|      FAST  |    5.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.035(R)|      FAST  |    3.279(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.536(R)|      FAST  |    5.798(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.370(R)|      FAST  |    5.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.430(R)|      FAST  |    6.015(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.068(R)|      FAST  |    6.065(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.470(R)|      FAST  |    5.575(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.874(R)|      FAST  |    5.691(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.828(R)|      FAST  |    5.735(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.954(R)|      FAST  |    4.431(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.167(R)|      FAST  |    3.665(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.378(R)|      FAST  |    3.482(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.536(R)|      FAST  |    3.375(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.639(R)|      FAST  |    4.853(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.013(R)|      FAST  |    5.325(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.005(R)|      FAST  |    4.901(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.744(R)|      FAST  |    4.718(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.870(R)|      FAST  |    6.155(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<18>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.348(R)|      SLOW  |    3.251(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.057(R)|      SLOW  |    4.302(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.053(R)|      FAST  |    5.483(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.421(R)|      SLOW  |    4.018(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.411(R)|      SLOW  |    2.996(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.630(R)|      FAST  |    3.190(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.609(R)|      FAST  |    4.054(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.699(R)|      SLOW  |    3.710(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.738(R)|      SLOW  |    4.294(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.218(R)|      SLOW  |    3.111(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.528(R)|      SLOW  |    2.561(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.168(R)|      SLOW  |    1.896(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.857(R)|      SLOW  |    2.782(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.044(R)|      SLOW  |    3.611(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.857(R)|      SLOW  |    3.713(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.154(R)|      SLOW  |    4.035(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    5.839(R)|      SLOW  |    6.728(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -2.061(R)|      FAST  |    5.432(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.165(R)|      FAST  |    6.035(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.990(R)|      FAST  |    6.361(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.395(R)|      FAST  |    7.160(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.915(R)|      FAST  |    6.924(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.938(R)|      FAST  |    5.774(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.207(R)|      FAST  |    2.584(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.916(R)|      FAST  |    7.145(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -1.010(R)|      FAST  |    3.416(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.250(R)|      FAST  |    4.950(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.929(R)|      FAST  |    3.463(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.734(R)|      FAST  |    5.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.781(R)|      FAST  |    4.369(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.569(R)|      FAST  |    5.250(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.005(R)|      FAST  |    4.908(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.747(R)|      FAST  |    3.230(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -1.067(R)|      FAST  |    5.637(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -1.308(R)|      FAST  |    5.602(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.554(R)|      FAST  |    6.454(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.823(R)|      FAST  |    5.688(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.618(R)|      FAST  |    7.317(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.798(R)|      FAST  |    7.219(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.459(R)|      FAST  |    6.856(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.012(R)|      FAST  |    5.824(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -1.099(R)|      FAST  |    4.563(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -1.194(R)|      FAST  |    5.021(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -1.300(R)|      FAST  |    5.342(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -1.208(R)|      FAST  |    6.129(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -1.038(R)|      FAST  |    6.499(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -1.193(R)|      FAST  |    6.175(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.858(R)|      FAST  |    6.080(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.268(R)|      FAST  |    5.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -1.077(R)|      FAST  |    5.175(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.701(R)|      FAST  |    4.702(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.010(R)|      FAST  |    5.027(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.171(R)|      FAST  |    4.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.181(R)|      FAST  |    4.569(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.389(R)|      FAST  |    5.256(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.101(R)|      FAST  |    5.041(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.907(R)|      FAST  |    5.419(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.747(R)|      FAST  |    5.728(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.884(R)|      FAST  |    5.552(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.074(R)|      FAST  |    5.115(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.416(R)|      FAST  |    5.373(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.445(R)|      FAST  |    6.792(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.200(R)|      FAST  |    5.453(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.209(R)|      FAST  |    6.244(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.665(R)|      FAST  |    4.370(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -3.166(R)|      FAST  |    6.889(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -3.000(R)|      FAST  |    6.406(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.060(R)|      FAST  |    7.106(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.698(R)|      FAST  |    7.156(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.100(R)|      FAST  |    6.666(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.504(R)|      FAST  |    6.782(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.458(R)|      FAST  |    6.826(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.584(R)|      FAST  |    5.522(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.797(R)|      FAST  |    4.756(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -1.008(R)|      FAST  |    4.573(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.166(R)|      FAST  |    4.466(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.269(R)|      FAST  |    5.944(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.643(R)|      FAST  |    6.416(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.635(R)|      FAST  |    5.992(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.374(R)|      FAST  |    5.809(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.500(R)|      FAST  |    7.246(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<19>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.109(R)|      SLOW  |    3.502(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.818(R)|      SLOW  |    4.553(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.209(R)|      FAST  |    5.734(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.182(R)|      SLOW  |    4.269(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.172(R)|      SLOW  |    3.247(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.474(R)|      FAST  |    3.441(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.453(R)|      FAST  |    4.305(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.460(R)|      SLOW  |    3.961(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.499(R)|      SLOW  |    4.545(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.979(R)|      SLOW  |    3.362(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.289(R)|      SLOW  |    2.812(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.929(R)|      SLOW  |    2.147(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.618(R)|      SLOW  |    3.033(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.805(R)|      SLOW  |    3.862(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.640(R)|      FAST  |    3.964(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    0.915(R)|      SLOW  |    4.286(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    5.600(R)|      SLOW  |    6.979(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -2.217(R)|      FAST  |    5.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.321(R)|      FAST  |    6.286(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -3.146(R)|      FAST  |    6.612(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.551(R)|      FAST  |    7.411(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.071(R)|      FAST  |    7.175(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.094(R)|      FAST  |    6.025(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.363(R)|      FAST  |    2.835(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.072(R)|      FAST  |    7.396(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -1.166(R)|      FAST  |    3.667(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.406(R)|      FAST  |    5.201(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -1.085(R)|      FAST  |    3.714(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.890(R)|      FAST  |    5.437(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.937(R)|      FAST  |    4.620(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.725(R)|      FAST  |    5.501(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.151(R)|      FAST  |    5.159(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.903(R)|      FAST  |    3.481(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -1.223(R)|      FAST  |    5.888(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -1.464(R)|      FAST  |    5.853(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.710(R)|      FAST  |    6.705(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.979(R)|      FAST  |    5.939(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.774(R)|      FAST  |    7.568(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.954(R)|      FAST  |    7.470(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.615(R)|      FAST  |    7.107(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.168(R)|      FAST  |    6.075(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -1.255(R)|      FAST  |    4.814(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -1.350(R)|      FAST  |    5.272(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -1.456(R)|      FAST  |    5.593(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -1.364(R)|      FAST  |    6.380(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -1.194(R)|      FAST  |    6.750(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -1.349(R)|      FAST  |    6.426(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -1.014(R)|      FAST  |    6.331(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.424(R)|      FAST  |    5.668(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -1.233(R)|      FAST  |    5.426(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.857(R)|      FAST  |    4.953(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.146(R)|      FAST  |    5.278(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.327(R)|      FAST  |    5.061(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.025(R)|      FAST  |    4.820(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.233(R)|      FAST  |    5.507(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.055(R)|      FAST  |    5.292(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.063(R)|      FAST  |    5.670(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.903(R)|      FAST  |    5.979(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -2.040(R)|      FAST  |    5.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.230(R)|      FAST  |    5.366(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.572(R)|      FAST  |    5.624(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.601(R)|      FAST  |    7.043(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.356(R)|      FAST  |    5.704(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.365(R)|      FAST  |    6.495(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.821(R)|      FAST  |    4.621(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -3.322(R)|      FAST  |    7.140(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -3.156(R)|      FAST  |    6.657(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.216(R)|      FAST  |    7.357(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.854(R)|      FAST  |    7.407(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.256(R)|      FAST  |    6.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.660(R)|      FAST  |    7.033(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.614(R)|      FAST  |    7.077(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.740(R)|      FAST  |    5.773(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.953(R)|      FAST  |    5.007(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -1.164(R)|      FAST  |    4.824(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.322(R)|      FAST  |    4.717(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.425(R)|      FAST  |    6.195(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.799(R)|      FAST  |    6.667(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.791(R)|      FAST  |    6.243(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.530(R)|      FAST  |    6.060(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.656(R)|      FAST  |    7.497(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<20>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.186(R)|      SLOW  |    3.422(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.895(R)|      SLOW  |    4.473(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.156(R)|      FAST  |    5.654(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.259(R)|      SLOW  |    4.189(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.249(R)|      SLOW  |    3.167(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.527(R)|      FAST  |    3.361(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.506(R)|      FAST  |    4.225(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.537(R)|      SLOW  |    3.881(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.576(R)|      SLOW  |    4.465(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.056(R)|      SLOW  |    3.282(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.366(R)|      SLOW  |    2.732(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.006(R)|      SLOW  |    2.067(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.695(R)|      SLOW  |    2.953(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.882(R)|      SLOW  |    3.782(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.695(R)|      SLOW  |    3.884(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    0.992(R)|      SLOW  |    4.206(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    5.677(R)|      SLOW  |    6.899(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -2.164(R)|      FAST  |    5.603(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.268(R)|      FAST  |    6.206(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -3.093(R)|      FAST  |    6.532(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.498(R)|      FAST  |    7.331(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.018(R)|      FAST  |    7.095(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.041(R)|      FAST  |    5.945(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.310(R)|      FAST  |    2.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.019(R)|      FAST  |    7.316(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -1.113(R)|      FAST  |    3.587(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.353(R)|      FAST  |    5.121(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -1.032(R)|      FAST  |    3.634(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.837(R)|      FAST  |    5.357(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.884(R)|      FAST  |    4.540(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.672(R)|      FAST  |    5.421(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.098(R)|      FAST  |    5.079(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.850(R)|      FAST  |    3.401(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -1.170(R)|      FAST  |    5.808(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -1.411(R)|      FAST  |    5.773(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.657(R)|      FAST  |    6.625(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.926(R)|      FAST  |    5.859(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.721(R)|      FAST  |    7.488(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.901(R)|      FAST  |    7.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.562(R)|      FAST  |    7.027(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.115(R)|      FAST  |    5.995(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -1.202(R)|      FAST  |    4.734(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -1.297(R)|      FAST  |    5.192(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -1.403(R)|      FAST  |    5.513(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -1.311(R)|      FAST  |    6.300(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -1.141(R)|      FAST  |    6.670(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -1.296(R)|      FAST  |    6.346(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.961(R)|      FAST  |    6.251(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.371(R)|      FAST  |    5.588(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -1.180(R)|      FAST  |    5.346(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.804(R)|      FAST  |    4.873(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.093(R)|      FAST  |    5.198(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.274(R)|      FAST  |    4.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.078(R)|      FAST  |    4.740(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.286(R)|      FAST  |    5.427(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.002(R)|      FAST  |    5.212(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.010(R)|      FAST  |    5.590(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.850(R)|      FAST  |    5.899(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.987(R)|      FAST  |    5.723(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.177(R)|      FAST  |    5.286(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.519(R)|      FAST  |    5.544(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.548(R)|      FAST  |    6.963(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.303(R)|      FAST  |    5.624(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.312(R)|      FAST  |    6.415(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.768(R)|      FAST  |    4.541(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -3.269(R)|      FAST  |    7.060(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -3.103(R)|      FAST  |    6.577(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.163(R)|      FAST  |    7.277(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.801(R)|      FAST  |    7.327(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.203(R)|      FAST  |    6.837(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.607(R)|      FAST  |    6.953(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.561(R)|      FAST  |    6.997(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.687(R)|      FAST  |    5.693(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.900(R)|      FAST  |    4.927(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -1.111(R)|      FAST  |    4.744(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.269(R)|      FAST  |    4.637(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.372(R)|      FAST  |    6.115(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.746(R)|      FAST  |    6.587(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.738(R)|      FAST  |    6.163(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.477(R)|      FAST  |    5.980(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.603(R)|      FAST  |    7.417(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<21>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.875(R)|      SLOW  |    1.638(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.584(R)|      SLOW  |    2.689(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.132(R)|      SLOW  |    3.870(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.948(R)|      SLOW  |    2.405(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.938(R)|      SLOW  |    1.383(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.052(R)|      SLOW  |    1.577(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.941(R)|      SLOW  |    2.441(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.226(R)|      SLOW  |    2.097(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    3.265(R)|      SLOW  |    2.681(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.745(R)|      SLOW  |    1.498(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.055(R)|      SLOW  |    0.948(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.695(R)|      SLOW  |    0.283(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.384(R)|      SLOW  |    1.169(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.571(R)|      SLOW  |    1.998(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.384(R)|      SLOW  |    2.100(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.681(R)|      SLOW  |    2.422(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.366(R)|      SLOW  |    5.115(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.098(R)|      FAST  |    3.819(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.202(R)|      FAST  |    4.422(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.027(R)|      FAST  |    4.748(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.432(R)|      FAST  |    5.547(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.952(R)|      FAST  |    5.311(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    0.025(R)|      FAST  |    4.161(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.756(R)|      FAST  |    0.971(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.953(R)|      FAST  |    5.532(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.047(R)|      FAST  |    1.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.287(R)|      FAST  |    3.337(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.034(R)|      FAST  |    1.850(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.229(R)|      FAST  |    3.573(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.182(R)|      FAST  |    2.756(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.394(R)|      FAST  |    3.637(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.022(R)|      SLOW  |    3.295(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.216(R)|      FAST  |    1.617(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.104(R)|      FAST  |    4.024(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.345(R)|      FAST  |    3.989(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.591(R)|      FAST  |    4.841(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.860(R)|      FAST  |    4.075(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.655(R)|      FAST  |    5.704(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.835(R)|      FAST  |    5.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.496(R)|      FAST  |    5.243(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.049(R)|      FAST  |    4.211(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.136(R)|      FAST  |    2.950(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.231(R)|      FAST  |    3.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.337(R)|      FAST  |    3.729(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.245(R)|      FAST  |    4.516(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.075(R)|      FAST  |    4.886(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.230(R)|      FAST  |    4.562(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.105(R)|      FAST  |    4.467(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.305(R)|      FAST  |    3.804(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.114(R)|      FAST  |    3.562(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.262(R)|      FAST  |    3.089(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.995(R)|      SLOW  |    3.414(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.862(R)|      SLOW  |    3.197(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.363(R)|      SLOW  |    2.956(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.741(R)|      SLOW  |    3.643(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.254(R)|      SLOW  |    3.428(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.056(R)|      FAST  |    3.806(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.784(R)|      FAST  |    4.115(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.921(R)|      FAST  |    3.939(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.111(R)|      FAST  |    3.502(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.453(R)|      FAST  |    3.760(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.518(R)|      FAST  |    5.179(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.836(R)|      SLOW  |    3.840(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.246(R)|      FAST  |    4.631(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.702(R)|      FAST  |    2.757(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.203(R)|      FAST  |    5.276(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.037(R)|      FAST  |    4.793(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.097(R)|      FAST  |    5.493(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.735(R)|      FAST  |    5.543(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.137(R)|      FAST  |    5.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.541(R)|      FAST  |    5.169(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.495(R)|      FAST  |    5.213(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.621(R)|      FAST  |    3.909(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.166(R)|      FAST  |    3.143(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.045(R)|      FAST  |    2.960(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.203(R)|      FAST  |    2.853(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.306(R)|      FAST  |    4.331(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.680(R)|      FAST  |    4.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.672(R)|      FAST  |    4.379(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.411(R)|      FAST  |    4.196(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.537(R)|      FAST  |    5.633(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<22>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    3.222(R)|      SLOW  |    1.270(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.931(R)|      SLOW  |    2.321(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.479(R)|      SLOW  |    3.502(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.295(R)|      SLOW  |    2.037(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.285(R)|      SLOW  |    1.015(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.399(R)|      SLOW  |    1.209(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.288(R)|      SLOW  |    2.073(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.573(R)|      SLOW  |    1.729(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    3.612(R)|      SLOW  |    2.313(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    4.092(R)|      SLOW  |    1.130(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.402(R)|      SLOW  |    0.580(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    5.042(R)|      SLOW  |   -0.085(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.731(R)|      SLOW  |    0.801(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.918(R)|      SLOW  |    1.630(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.731(R)|      SLOW  |    1.732(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    3.028(R)|      SLOW  |    2.054(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.713(R)|      SLOW  |    4.747(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.897(R)|      FAST  |    3.451(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.001(R)|      FAST  |    4.054(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.826(R)|      FAST  |    4.380(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.231(R)|      FAST  |    5.179(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.751(R)|      FAST  |    4.943(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    0.226(R)|      FAST  |    3.793(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.957(R)|      FAST  |    0.603(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.752(R)|      FAST  |    5.164(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.154(R)|      FAST  |    1.435(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.086(R)|      FAST  |    2.969(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.235(R)|      FAST  |    1.482(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.430(R)|      FAST  |    3.205(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.383(R)|      FAST  |    2.388(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.595(R)|      FAST  |    3.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.369(R)|      SLOW  |    2.927(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.417(R)|      FAST  |    1.249(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.097(R)|      FAST  |    3.656(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.144(R)|      FAST  |    3.621(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.390(R)|      FAST  |    4.473(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.659(R)|      FAST  |    3.707(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.454(R)|      FAST  |    5.336(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.634(R)|      FAST  |    5.238(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.295(R)|      FAST  |    4.875(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.848(R)|      FAST  |    3.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.065(R)|      FAST  |    2.582(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.030(R)|      FAST  |    3.040(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.136(R)|      FAST  |    3.361(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.044(R)|      FAST  |    4.148(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.126(R)|      FAST  |    4.518(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.029(R)|      FAST  |    4.194(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.306(R)|      FAST  |    4.099(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.104(R)|      FAST  |    3.436(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.087(R)|      FAST  |    3.194(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.463(R)|      FAST  |    2.721(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.342(R)|      SLOW  |    3.046(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.209(R)|      SLOW  |    2.829(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.710(R)|      SLOW  |    2.588(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    2.088(R)|      SLOW  |    3.275(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.601(R)|      SLOW  |    3.060(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.257(R)|      FAST  |    3.438(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.583(R)|      FAST  |    3.747(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.720(R)|      FAST  |    3.571(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.090(R)|      FAST  |    3.134(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.252(R)|      FAST  |    3.392(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.799(R)|      SLOW  |    4.811(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    1.183(R)|      SLOW  |    3.472(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.045(R)|      FAST  |    4.263(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.501(R)|      FAST  |    2.389(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.002(R)|      FAST  |    4.908(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.836(R)|      FAST  |    4.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.896(R)|      FAST  |    5.125(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.534(R)|      FAST  |    5.175(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.936(R)|      FAST  |    4.685(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.340(R)|      FAST  |    4.801(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.294(R)|      FAST  |    4.845(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.420(R)|      FAST  |    3.541(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.367(R)|      FAST  |    2.775(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.156(R)|      FAST  |    2.592(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.002(R)|      FAST  |    2.485(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.105(R)|      FAST  |    3.963(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.479(R)|      FAST  |    4.435(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.471(R)|      FAST  |    4.011(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.210(R)|      FAST  |    3.828(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.336(R)|      FAST  |    5.265(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<23>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.141(R)|      SLOW  |    2.415(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.850(R)|      SLOW  |    3.466(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.437(R)|      FAST  |    4.647(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.214(R)|      SLOW  |    3.182(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.204(R)|      SLOW  |    2.160(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.318(R)|      SLOW  |    2.354(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.207(R)|      SLOW  |    3.218(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.492(R)|      SLOW  |    2.874(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.531(R)|      SLOW  |    3.458(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.011(R)|      SLOW  |    2.275(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.321(R)|      SLOW  |    1.725(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.961(R)|      SLOW  |    1.060(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.650(R)|      SLOW  |    1.946(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.837(R)|      SLOW  |    2.775(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.650(R)|      SLOW  |    2.877(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.947(R)|      SLOW  |    3.199(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.632(R)|      SLOW  |    5.892(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.571(R)|      FAST  |    4.596(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.675(R)|      FAST  |    5.199(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.500(R)|      FAST  |    5.525(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.905(R)|      FAST  |    6.324(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.425(R)|      FAST  |    6.088(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.448(R)|      FAST  |    4.938(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.283(R)|      FAST  |    1.748(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.426(R)|      FAST  |    6.309(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.520(R)|      FAST  |    2.580(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.760(R)|      FAST  |    4.114(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.439(R)|      FAST  |    2.627(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.244(R)|      FAST  |    4.350(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.291(R)|      FAST  |    3.533(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.079(R)|      FAST  |    4.414(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.495(R)|      FAST  |    4.072(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.257(R)|      FAST  |    2.394(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.577(R)|      FAST  |    4.801(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.818(R)|      FAST  |    4.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.064(R)|      FAST  |    5.618(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.333(R)|      FAST  |    4.852(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.128(R)|      FAST  |    6.481(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.308(R)|      FAST  |    6.383(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.969(R)|      FAST  |    6.020(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.522(R)|      FAST  |    4.988(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.609(R)|      FAST  |    3.727(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.704(R)|      FAST  |    4.185(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.810(R)|      FAST  |    4.506(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.718(R)|      FAST  |    5.293(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.548(R)|      FAST  |    5.663(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.703(R)|      FAST  |    5.339(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.368(R)|      FAST  |    5.244(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.778(R)|      FAST  |    4.581(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.587(R)|      FAST  |    4.339(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.211(R)|      FAST  |    3.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.500(R)|      FAST  |    4.191(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.319(R)|      FAST  |    3.974(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.671(R)|      FAST  |    3.733(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.007(R)|      SLOW  |    4.420(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.591(R)|      FAST  |    4.205(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.417(R)|      FAST  |    4.583(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.257(R)|      FAST  |    4.892(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.394(R)|      FAST  |    4.716(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.584(R)|      FAST  |    4.279(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.926(R)|      FAST  |    4.537(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.045(R)|      FAST  |    5.956(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.290(R)|      FAST  |    4.617(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.719(R)|      FAST  |    5.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.175(R)|      FAST  |    3.534(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.676(R)|      FAST  |    6.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.510(R)|      FAST  |    5.570(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.570(R)|      FAST  |    6.270(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.208(R)|      FAST  |    6.320(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.610(R)|      FAST  |    5.830(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.014(R)|      FAST  |    5.946(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.968(R)|      FAST  |    5.990(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.094(R)|      FAST  |    4.686(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.307(R)|      FAST  |    3.920(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.518(R)|      FAST  |    3.737(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.676(R)|      FAST  |    3.630(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.779(R)|      FAST  |    5.108(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.153(R)|      FAST  |    5.580(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.145(R)|      FAST  |    5.156(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.884(R)|      FAST  |    4.973(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.010(R)|      FAST  |    6.410(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<24>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.793(R)|      SLOW  |    1.724(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.502(R)|      SLOW  |    2.775(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.050(R)|      SLOW  |    3.956(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.866(R)|      SLOW  |    2.491(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.856(R)|      SLOW  |    1.469(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.970(R)|      SLOW  |    1.663(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.859(R)|      SLOW  |    2.527(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.144(R)|      SLOW  |    2.183(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    3.183(R)|      SLOW  |    2.767(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.663(R)|      SLOW  |    1.584(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.973(R)|      SLOW  |    1.034(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.613(R)|      SLOW  |    0.369(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.302(R)|      SLOW  |    1.255(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.489(R)|      SLOW  |    2.084(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.302(R)|      SLOW  |    2.186(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.599(R)|      SLOW  |    2.508(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.284(R)|      SLOW  |    5.201(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.169(R)|      FAST  |    3.905(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.273(R)|      FAST  |    4.508(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.098(R)|      FAST  |    4.834(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.503(R)|      FAST  |    5.633(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.023(R)|      FAST  |    5.397(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.046(R)|      FAST  |    4.247(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.685(R)|      FAST  |    1.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.024(R)|      FAST  |    5.618(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.118(R)|      FAST  |    1.889(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.358(R)|      FAST  |    3.423(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.037(R)|      FAST  |    1.936(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.158(R)|      FAST  |    3.659(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.111(R)|      FAST  |    2.842(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.323(R)|      FAST  |    3.723(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.940(R)|      SLOW  |    3.381(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.145(R)|      FAST  |    1.703(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.175(R)|      FAST  |    4.110(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.416(R)|      FAST  |    4.075(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.662(R)|      FAST  |    4.927(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.931(R)|      FAST  |    4.161(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.726(R)|      FAST  |    5.790(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.906(R)|      FAST  |    5.692(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.567(R)|      FAST  |    5.329(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.120(R)|      FAST  |    4.297(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.207(R)|      FAST  |    3.036(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.302(R)|      FAST  |    3.494(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.408(R)|      FAST  |    3.815(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.316(R)|      FAST  |    4.602(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.146(R)|      FAST  |    4.972(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.301(R)|      FAST  |    4.648(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.034(R)|      FAST  |    4.553(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.376(R)|      FAST  |    3.890(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.185(R)|      FAST  |    3.648(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.191(R)|      FAST  |    3.175(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.913(R)|      SLOW  |    3.500(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.780(R)|      SLOW  |    3.283(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.281(R)|      SLOW  |    3.042(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.659(R)|      SLOW  |    3.729(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.172(R)|      SLOW  |    3.514(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.015(R)|      FAST  |    3.892(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.855(R)|      FAST  |    4.201(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.992(R)|      FAST  |    4.025(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.182(R)|      FAST  |    3.588(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.524(R)|      FAST  |    3.846(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.447(R)|      FAST  |    5.265(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.754(R)|      SLOW  |    3.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.317(R)|      FAST  |    4.717(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.773(R)|      FAST  |    2.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.274(R)|      FAST  |    5.362(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.108(R)|      FAST  |    4.879(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.168(R)|      FAST  |    5.579(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.806(R)|      FAST  |    5.629(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.208(R)|      FAST  |    5.139(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.612(R)|      FAST  |    5.255(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.566(R)|      FAST  |    5.299(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.692(R)|      FAST  |    3.995(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.095(R)|      FAST  |    3.229(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.116(R)|      FAST  |    3.046(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.274(R)|      FAST  |    2.939(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.377(R)|      FAST  |    4.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.751(R)|      FAST  |    4.889(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.743(R)|      FAST  |    4.465(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.482(R)|      FAST  |    4.282(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.608(R)|      FAST  |    5.719(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<25>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.963(R)|      SLOW  |    2.602(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.672(R)|      SLOW  |    3.653(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.319(R)|      FAST  |    4.834(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.036(R)|      SLOW  |    3.369(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.026(R)|      SLOW  |    2.347(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.140(R)|      SLOW  |    2.541(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.029(R)|      SLOW  |    3.405(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.314(R)|      SLOW  |    3.061(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.353(R)|      SLOW  |    3.645(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.833(R)|      SLOW  |    2.462(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.143(R)|      SLOW  |    1.912(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.783(R)|      SLOW  |    1.247(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.472(R)|      SLOW  |    2.133(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.659(R)|      SLOW  |    2.962(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.472(R)|      SLOW  |    3.064(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.769(R)|      SLOW  |    3.386(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.454(R)|      SLOW  |    6.079(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.689(R)|      FAST  |    4.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.793(R)|      FAST  |    5.386(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.618(R)|      FAST  |    5.712(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.023(R)|      FAST  |    6.511(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.543(R)|      FAST  |    6.275(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.566(R)|      FAST  |    5.125(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.165(R)|      FAST  |    1.935(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.544(R)|      FAST  |    6.496(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.638(R)|      FAST  |    2.767(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.878(R)|      FAST  |    4.301(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.557(R)|      FAST  |    2.814(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.362(R)|      FAST  |    4.537(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.409(R)|      FAST  |    3.720(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.197(R)|      FAST  |    4.601(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.377(R)|      FAST  |    4.259(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.375(R)|      FAST  |    2.581(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.695(R)|      FAST  |    4.988(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.936(R)|      FAST  |    4.953(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.182(R)|      FAST  |    5.805(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.451(R)|      FAST  |    5.039(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.246(R)|      FAST  |    6.668(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.426(R)|      FAST  |    6.570(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.087(R)|      FAST  |    6.207(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.640(R)|      FAST  |    5.175(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.727(R)|      FAST  |    3.914(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.822(R)|      FAST  |    4.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.928(R)|      FAST  |    4.693(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.836(R)|      FAST  |    5.480(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.666(R)|      FAST  |    5.850(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.821(R)|      FAST  |    5.526(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.486(R)|      FAST  |    5.431(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.896(R)|      FAST  |    4.768(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.705(R)|      FAST  |    4.526(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.329(R)|      FAST  |    4.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.382(R)|      FAST  |    4.378(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.201(R)|      FAST  |    4.161(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.553(R)|      FAST  |    3.920(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.829(R)|      SLOW  |    4.607(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.473(R)|      FAST  |    4.392(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.535(R)|      FAST  |    4.770(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.375(R)|      FAST  |    5.079(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.512(R)|      FAST  |    4.903(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.702(R)|      FAST  |    4.466(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.044(R)|      FAST  |    4.724(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.073(R)|      FAST  |    6.143(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.172(R)|      FAST  |    4.804(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.837(R)|      FAST  |    5.595(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.293(R)|      FAST  |    3.721(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.794(R)|      FAST  |    6.240(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.628(R)|      FAST  |    5.757(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.688(R)|      FAST  |    6.457(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.326(R)|      FAST  |    6.507(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.728(R)|      FAST  |    6.017(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.132(R)|      FAST  |    6.133(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.086(R)|      FAST  |    6.177(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.212(R)|      FAST  |    4.873(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.425(R)|      FAST  |    4.107(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.636(R)|      FAST  |    3.924(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.794(R)|      FAST  |    3.817(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.897(R)|      FAST  |    5.295(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.271(R)|      FAST  |    5.767(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.263(R)|      FAST  |    5.343(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.002(R)|      FAST  |    5.160(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.128(R)|      FAST  |    6.597(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<26>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.242(R)|      SLOW  |    2.306(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.951(R)|      SLOW  |    3.357(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.510(R)|      FAST  |    4.538(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.315(R)|      SLOW  |    3.073(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.305(R)|      SLOW  |    2.051(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.419(R)|      SLOW  |    2.245(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.308(R)|      SLOW  |    3.109(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.593(R)|      SLOW  |    2.765(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.632(R)|      SLOW  |    3.349(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.112(R)|      SLOW  |    2.166(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.422(R)|      SLOW  |    1.616(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.062(R)|      SLOW  |    0.951(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.751(R)|      SLOW  |    1.837(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.938(R)|      SLOW  |    2.666(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.751(R)|      SLOW  |    2.768(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.048(R)|      SLOW  |    3.090(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.733(R)|      SLOW  |    5.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.498(R)|      FAST  |    4.487(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.602(R)|      FAST  |    5.090(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.427(R)|      FAST  |    5.416(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.832(R)|      FAST  |    6.215(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.352(R)|      FAST  |    5.979(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.375(R)|      FAST  |    4.829(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.356(R)|      FAST  |    1.639(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.353(R)|      FAST  |    6.200(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.447(R)|      FAST  |    2.471(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.687(R)|      FAST  |    4.005(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.366(R)|      FAST  |    2.518(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.171(R)|      FAST  |    4.241(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.218(R)|      FAST  |    3.424(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.006(R)|      FAST  |    4.305(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.568(R)|      FAST  |    3.963(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.184(R)|      FAST  |    2.285(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.504(R)|      FAST  |    4.692(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.745(R)|      FAST  |    4.657(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.991(R)|      FAST  |    5.509(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.260(R)|      FAST  |    4.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.055(R)|      FAST  |    6.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.235(R)|      FAST  |    6.274(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.896(R)|      FAST  |    5.911(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.449(R)|      FAST  |    4.879(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.536(R)|      FAST  |    3.618(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.631(R)|      FAST  |    4.076(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.737(R)|      FAST  |    4.397(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.645(R)|      FAST  |    5.184(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.475(R)|      FAST  |    5.554(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.630(R)|      FAST  |    5.230(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.295(R)|      FAST  |    5.135(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.705(R)|      FAST  |    4.472(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.514(R)|      FAST  |    4.230(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.138(R)|      FAST  |    3.757(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.573(R)|      FAST  |    4.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.392(R)|      FAST  |    3.865(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.744(R)|      FAST  |    3.624(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.108(R)|      SLOW  |    4.311(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.664(R)|      FAST  |    4.096(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.344(R)|      FAST  |    4.474(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.184(R)|      FAST  |    4.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.321(R)|      FAST  |    4.607(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.511(R)|      FAST  |    4.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.853(R)|      FAST  |    4.428(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.118(R)|      FAST  |    5.847(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.363(R)|      FAST  |    4.508(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.646(R)|      FAST  |    5.299(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.102(R)|      FAST  |    3.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.603(R)|      FAST  |    5.944(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.437(R)|      FAST  |    5.461(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.497(R)|      FAST  |    6.161(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.135(R)|      FAST  |    6.211(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.537(R)|      FAST  |    5.721(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.941(R)|      FAST  |    5.837(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.895(R)|      FAST  |    5.881(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.021(R)|      FAST  |    4.577(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.234(R)|      FAST  |    3.811(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.445(R)|      FAST  |    3.628(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.603(R)|      FAST  |    3.521(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.706(R)|      FAST  |    4.999(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.080(R)|      FAST  |    5.471(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.072(R)|      FAST  |    5.047(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.811(R)|      FAST  |    4.864(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.937(R)|      FAST  |    6.301(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<27>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.896(R)|      SLOW  |    2.673(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.605(R)|      SLOW  |    3.724(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.256(R)|      FAST  |    4.905(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.969(R)|      SLOW  |    3.440(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.959(R)|      SLOW  |    2.418(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.073(R)|      SLOW  |    2.612(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.962(R)|      SLOW  |    3.476(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.247(R)|      SLOW  |    3.132(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.286(R)|      SLOW  |    3.716(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.766(R)|      SLOW  |    2.533(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.076(R)|      SLOW  |    1.983(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.716(R)|      SLOW  |    1.318(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.405(R)|      SLOW  |    2.204(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.592(R)|      SLOW  |    3.033(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.405(R)|      SLOW  |    3.135(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.702(R)|      SLOW  |    3.457(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.387(R)|      SLOW  |    6.150(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.752(R)|      FAST  |    4.854(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.856(R)|      FAST  |    5.457(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.681(R)|      FAST  |    5.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.086(R)|      FAST  |    6.582(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.606(R)|      FAST  |    6.346(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.629(R)|      FAST  |    5.196(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.102(R)|      FAST  |    2.006(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.607(R)|      FAST  |    6.567(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.701(R)|      FAST  |    2.838(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.941(R)|      FAST  |    4.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.620(R)|      FAST  |    2.885(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.425(R)|      FAST  |    4.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.472(R)|      FAST  |    3.791(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.260(R)|      FAST  |    4.672(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.314(R)|      FAST  |    4.330(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.438(R)|      FAST  |    2.652(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.758(R)|      FAST  |    5.059(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.999(R)|      FAST  |    5.024(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.245(R)|      FAST  |    5.876(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.514(R)|      FAST  |    5.110(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.309(R)|      FAST  |    6.739(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.489(R)|      FAST  |    6.641(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.150(R)|      FAST  |    6.278(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.703(R)|      FAST  |    5.246(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.790(R)|      FAST  |    3.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.885(R)|      FAST  |    4.443(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.991(R)|      FAST  |    4.764(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.899(R)|      FAST  |    5.551(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.729(R)|      FAST  |    5.921(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.884(R)|      FAST  |    5.597(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.549(R)|      FAST  |    5.502(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.959(R)|      FAST  |    4.839(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.768(R)|      FAST  |    4.597(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.392(R)|      FAST  |    4.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.319(R)|      FAST  |    4.449(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.138(R)|      FAST  |    4.232(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.490(R)|      FAST  |    3.991(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.762(R)|      SLOW  |    4.678(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.410(R)|      FAST  |    4.463(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.598(R)|      FAST  |    4.841(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.438(R)|      FAST  |    5.150(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.575(R)|      FAST  |    4.974(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.765(R)|      FAST  |    4.537(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.107(R)|      FAST  |    4.795(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.136(R)|      FAST  |    6.214(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.109(R)|      FAST  |    4.875(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.900(R)|      FAST  |    5.666(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.356(R)|      FAST  |    3.792(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.857(R)|      FAST  |    6.311(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.691(R)|      FAST  |    5.828(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.751(R)|      FAST  |    6.528(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.389(R)|      FAST  |    6.578(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.791(R)|      FAST  |    6.088(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.195(R)|      FAST  |    6.204(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.149(R)|      FAST  |    6.248(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.275(R)|      FAST  |    4.944(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.488(R)|      FAST  |    4.178(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.699(R)|      FAST  |    3.995(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.857(R)|      FAST  |    3.888(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.960(R)|      FAST  |    5.366(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.334(R)|      FAST  |    5.838(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.326(R)|      FAST  |    5.414(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.065(R)|      FAST  |    5.231(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.191(R)|      FAST  |    6.668(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<28>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.537(R)|      SLOW  |    3.050(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.246(R)|      SLOW  |    4.101(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.005(R)|      FAST  |    5.282(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.610(R)|      SLOW  |    3.817(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.600(R)|      SLOW  |    2.795(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.714(R)|      SLOW  |    2.989(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.657(R)|      FAST  |    3.853(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.888(R)|      SLOW  |    3.509(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.927(R)|      SLOW  |    4.093(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.407(R)|      SLOW  |    2.910(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.717(R)|      SLOW  |    2.360(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.357(R)|      SLOW  |    1.695(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.046(R)|      SLOW  |    2.581(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.233(R)|      SLOW  |    3.410(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.046(R)|      SLOW  |    3.512(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.343(R)|      SLOW  |    3.834(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.028(R)|      SLOW  |    6.527(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -2.013(R)|      FAST  |    5.231(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.117(R)|      FAST  |    5.834(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.942(R)|      FAST  |    6.160(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.347(R)|      FAST  |    6.959(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.867(R)|      FAST  |    6.723(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.890(R)|      FAST  |    5.573(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.159(R)|      FAST  |    2.383(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.868(R)|      FAST  |    6.944(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.962(R)|      FAST  |    3.215(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.202(R)|      FAST  |    4.749(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.881(R)|      FAST  |    3.262(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.686(R)|      FAST  |    4.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.733(R)|      FAST  |    4.168(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.521(R)|      FAST  |    5.049(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.053(R)|      FAST  |    4.707(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.699(R)|      FAST  |    3.029(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -1.019(R)|      FAST  |    5.436(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -1.260(R)|      FAST  |    5.401(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.506(R)|      FAST  |    6.253(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.775(R)|      FAST  |    5.487(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.570(R)|      FAST  |    7.116(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.750(R)|      FAST  |    7.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.411(R)|      FAST  |    6.655(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.964(R)|      FAST  |    5.623(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -1.051(R)|      FAST  |    4.362(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -1.146(R)|      FAST  |    4.820(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -1.252(R)|      FAST  |    5.141(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -1.160(R)|      FAST  |    5.928(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.990(R)|      FAST  |    6.298(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -1.145(R)|      FAST  |    5.974(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.810(R)|      FAST  |    5.879(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.220(R)|      FAST  |    5.216(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -1.029(R)|      FAST  |    4.974(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.653(R)|      FAST  |    4.501(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.058(R)|      FAST  |    4.826(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.123(R)|      FAST  |    4.609(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.229(R)|      FAST  |    4.368(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.437(R)|      FAST  |    5.055(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.149(R)|      FAST  |    4.840(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.859(R)|      FAST  |    5.218(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.699(R)|      FAST  |    5.527(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.836(R)|      FAST  |    5.351(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.026(R)|      FAST  |    4.914(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.368(R)|      FAST  |    5.172(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.397(R)|      FAST  |    6.591(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.152(R)|      FAST  |    5.252(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.161(R)|      FAST  |    6.043(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.617(R)|      FAST  |    4.169(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -3.118(R)|      FAST  |    6.688(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.952(R)|      FAST  |    6.205(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.012(R)|      FAST  |    6.905(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.650(R)|      FAST  |    6.955(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.052(R)|      FAST  |    6.465(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.456(R)|      FAST  |    6.581(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.410(R)|      FAST  |    6.625(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.536(R)|      FAST  |    5.321(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.749(R)|      FAST  |    4.555(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.960(R)|      FAST  |    4.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.118(R)|      FAST  |    4.265(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.221(R)|      FAST  |    5.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.595(R)|      FAST  |    6.215(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.587(R)|      FAST  |    5.791(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.326(R)|      FAST  |    5.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.452(R)|      FAST  |    7.045(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<29>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.452(R)|      SLOW  |    3.142(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.161(R)|      SLOW  |    4.193(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.002(R)|      FAST  |    5.374(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.525(R)|      SLOW  |    3.909(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.515(R)|      SLOW  |    2.887(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.681(R)|      FAST  |    3.081(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.660(R)|      FAST  |    3.945(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.803(R)|      SLOW  |    3.601(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.842(R)|      SLOW  |    4.185(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.322(R)|      SLOW  |    3.002(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.632(R)|      SLOW  |    2.452(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.272(R)|      SLOW  |    1.787(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.961(R)|      SLOW  |    2.673(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.148(R)|      SLOW  |    3.502(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.961(R)|      SLOW  |    3.604(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.258(R)|      SLOW  |    3.926(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    5.943(R)|      SLOW  |    6.619(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -2.010(R)|      FAST  |    5.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.114(R)|      FAST  |    5.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.939(R)|      FAST  |    6.252(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.344(R)|      FAST  |    7.051(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.864(R)|      FAST  |    6.815(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.887(R)|      FAST  |    5.665(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.156(R)|      FAST  |    2.475(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.865(R)|      FAST  |    7.036(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.959(R)|      FAST  |    3.307(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.199(R)|      FAST  |    4.841(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.878(R)|      FAST  |    3.354(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.683(R)|      FAST  |    5.077(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.730(R)|      FAST  |    4.260(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.518(R)|      FAST  |    5.141(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.056(R)|      FAST  |    4.799(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.696(R)|      FAST  |    3.121(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -1.016(R)|      FAST  |    5.528(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -1.257(R)|      FAST  |    5.493(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.503(R)|      FAST  |    6.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.772(R)|      FAST  |    5.579(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.567(R)|      FAST  |    7.208(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.747(R)|      FAST  |    7.110(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.408(R)|      FAST  |    6.747(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.961(R)|      FAST  |    5.715(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -1.048(R)|      FAST  |    4.454(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -1.143(R)|      FAST  |    4.912(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -1.249(R)|      FAST  |    5.233(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -1.157(R)|      FAST  |    6.020(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.987(R)|      FAST  |    6.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -1.142(R)|      FAST  |    6.066(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.807(R)|      FAST  |    5.971(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.217(R)|      FAST  |    5.308(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -1.026(R)|      FAST  |    5.066(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.650(R)|      FAST  |    4.593(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.061(R)|      FAST  |    4.918(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.120(R)|      FAST  |    4.701(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.232(R)|      FAST  |    4.460(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.440(R)|      FAST  |    5.147(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.152(R)|      FAST  |    4.932(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.856(R)|      FAST  |    5.310(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.696(R)|      FAST  |    5.619(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.833(R)|      FAST  |    5.443(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.023(R)|      FAST  |    5.006(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.365(R)|      FAST  |    5.264(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.394(R)|      FAST  |    6.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.149(R)|      FAST  |    5.344(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.158(R)|      FAST  |    6.135(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.614(R)|      FAST  |    4.261(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -3.115(R)|      FAST  |    6.780(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.949(R)|      FAST  |    6.297(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.009(R)|      FAST  |    6.997(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.647(R)|      FAST  |    7.047(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.049(R)|      FAST  |    6.557(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.453(R)|      FAST  |    6.673(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.407(R)|      FAST  |    6.717(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.533(R)|      FAST  |    5.413(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.746(R)|      FAST  |    4.647(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.957(R)|      FAST  |    4.464(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.115(R)|      FAST  |    4.357(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.218(R)|      FAST  |    5.835(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.592(R)|      FAST  |    6.307(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.584(R)|      FAST  |    5.883(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.323(R)|      FAST  |    5.700(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.449(R)|      FAST  |    7.137(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<30>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.964(R)|      SLOW  |    2.603(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.673(R)|      SLOW  |    3.654(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.289(R)|      FAST  |    4.835(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.037(R)|      SLOW  |    3.370(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.027(R)|      SLOW  |    2.348(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.141(R)|      SLOW  |    2.542(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.030(R)|      SLOW  |    3.406(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.315(R)|      SLOW  |    3.062(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.354(R)|      SLOW  |    3.646(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.834(R)|      SLOW  |    2.463(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.144(R)|      SLOW  |    1.913(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.784(R)|      SLOW  |    1.248(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.473(R)|      SLOW  |    2.134(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.660(R)|      SLOW  |    2.963(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.473(R)|      SLOW  |    3.065(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.770(R)|      SLOW  |    3.387(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.455(R)|      SLOW  |    6.080(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.719(R)|      FAST  |    4.784(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.823(R)|      FAST  |    5.387(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.648(R)|      FAST  |    5.713(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.053(R)|      FAST  |    6.512(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.573(R)|      FAST  |    6.276(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.596(R)|      FAST  |    5.126(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.135(R)|      FAST  |    1.936(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.574(R)|      FAST  |    6.497(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.668(R)|      FAST  |    2.768(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.908(R)|      FAST  |    4.302(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.587(R)|      FAST  |    2.815(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.392(R)|      FAST  |    4.538(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.439(R)|      FAST  |    3.721(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.227(R)|      FAST  |    4.602(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.347(R)|      FAST  |    4.260(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.405(R)|      FAST  |    2.582(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.725(R)|      FAST  |    4.989(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.966(R)|      FAST  |    4.954(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.212(R)|      FAST  |    5.806(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.481(R)|      FAST  |    5.040(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.276(R)|      FAST  |    6.669(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.456(R)|      FAST  |    6.571(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.117(R)|      FAST  |    6.208(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.670(R)|      FAST  |    5.176(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.757(R)|      FAST  |    3.915(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.852(R)|      FAST  |    4.373(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.958(R)|      FAST  |    4.694(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.866(R)|      FAST  |    5.481(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.696(R)|      FAST  |    5.851(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.851(R)|      FAST  |    5.527(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.516(R)|      FAST  |    5.432(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.926(R)|      FAST  |    4.769(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.735(R)|      FAST  |    4.527(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.359(R)|      FAST  |    4.054(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.352(R)|      FAST  |    4.379(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.171(R)|      FAST  |    4.162(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.523(R)|      FAST  |    3.921(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.830(R)|      SLOW  |    4.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.443(R)|      FAST  |    4.393(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.565(R)|      FAST  |    4.771(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.405(R)|      FAST  |    5.080(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.542(R)|      FAST  |    4.904(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.732(R)|      FAST  |    4.467(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.074(R)|      FAST  |    4.725(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.103(R)|      FAST  |    6.144(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.142(R)|      FAST  |    4.805(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.867(R)|      FAST  |    5.596(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.323(R)|      FAST  |    3.722(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.824(R)|      FAST  |    6.241(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.658(R)|      FAST  |    5.758(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.718(R)|      FAST  |    6.458(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.356(R)|      FAST  |    6.508(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.758(R)|      FAST  |    6.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.162(R)|      FAST  |    6.134(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.116(R)|      FAST  |    6.178(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.242(R)|      FAST  |    4.874(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.455(R)|      FAST  |    4.108(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.666(R)|      FAST  |    3.925(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.824(R)|      FAST  |    3.818(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.927(R)|      FAST  |    5.296(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.301(R)|      FAST  |    5.768(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.293(R)|      FAST  |    5.344(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.032(R)|      FAST  |    5.161(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.158(R)|      FAST  |    6.598(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<31>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.042(R)|      SLOW  |    2.518(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.751(R)|      SLOW  |    3.569(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.320(R)|      FAST  |    4.750(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.115(R)|      SLOW  |    3.285(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.105(R)|      SLOW  |    2.263(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.219(R)|      SLOW  |    2.457(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.108(R)|      SLOW  |    3.321(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.393(R)|      SLOW  |    2.977(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.432(R)|      SLOW  |    3.561(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.912(R)|      SLOW  |    2.378(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.222(R)|      SLOW  |    1.828(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.862(R)|      SLOW  |    1.163(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.551(R)|      SLOW  |    2.049(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.738(R)|      SLOW  |    2.878(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.551(R)|      SLOW  |    2.980(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.848(R)|      SLOW  |    3.302(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.533(R)|      SLOW  |    5.995(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.688(R)|      FAST  |    4.699(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.792(R)|      FAST  |    5.302(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.617(R)|      FAST  |    5.628(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.022(R)|      FAST  |    6.427(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.542(R)|      FAST  |    6.191(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.565(R)|      FAST  |    5.041(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.166(R)|      FAST  |    1.851(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.543(R)|      FAST  |    6.412(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.637(R)|      FAST  |    2.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.877(R)|      FAST  |    4.217(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.556(R)|      FAST  |    2.730(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.361(R)|      FAST  |    4.453(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.408(R)|      FAST  |    3.636(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.196(R)|      FAST  |    4.517(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.378(R)|      FAST  |    4.175(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.374(R)|      FAST  |    2.497(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.694(R)|      FAST  |    4.904(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.935(R)|      FAST  |    4.869(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.181(R)|      FAST  |    5.721(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.450(R)|      FAST  |    4.955(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.245(R)|      FAST  |    6.584(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.425(R)|      FAST  |    6.486(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.086(R)|      FAST  |    6.123(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.639(R)|      FAST  |    5.091(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.726(R)|      FAST  |    3.830(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.821(R)|      FAST  |    4.288(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.927(R)|      FAST  |    4.609(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.835(R)|      FAST  |    5.396(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.665(R)|      FAST  |    5.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.820(R)|      FAST  |    5.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.485(R)|      FAST  |    5.347(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.895(R)|      FAST  |    4.684(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.704(R)|      FAST  |    4.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.328(R)|      FAST  |    3.969(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.383(R)|      FAST  |    4.294(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.202(R)|      FAST  |    4.077(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.554(R)|      FAST  |    3.836(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.908(R)|      SLOW  |    4.523(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.474(R)|      FAST  |    4.308(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.534(R)|      FAST  |    4.686(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.374(R)|      FAST  |    4.995(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.511(R)|      FAST  |    4.819(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.701(R)|      FAST  |    4.382(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.043(R)|      FAST  |    4.640(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.072(R)|      FAST  |    6.059(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.173(R)|      FAST  |    4.720(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.836(R)|      FAST  |    5.511(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.292(R)|      FAST  |    3.637(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.793(R)|      FAST  |    6.156(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.627(R)|      FAST  |    5.673(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.687(R)|      FAST  |    6.373(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.325(R)|      FAST  |    6.423(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.727(R)|      FAST  |    5.933(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.131(R)|      FAST  |    6.049(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.085(R)|      FAST  |    6.093(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.211(R)|      FAST  |    4.789(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.424(R)|      FAST  |    4.023(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.635(R)|      FAST  |    3.840(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.793(R)|      FAST  |    3.733(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.896(R)|      FAST  |    5.211(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.270(R)|      FAST  |    5.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.262(R)|      FAST  |    5.259(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.001(R)|      FAST  |    5.076(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.127(R)|      FAST  |    6.513(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock u_txd
------------+------------+------------+------------+------------+-------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
------------+------------+------------+------------+------------+-------------------------+--------+
RST         |    0.377(F)|      SLOW  |    0.450(F)|      SLOW  |phy_mem1/uart1/u2/rxd_inv|   0.000|
------------+------------+------------+------------+------------+-------------------------+--------+

Clock CLK50 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_25      |        13.448(R)|      SLOW  |         7.582(R)|      FAST  |CLK50_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock CLKh to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.109(R)|      SLOW  |        11.589(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.188(R)|      SLOW  |        11.619(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        20.306(R)|      SLOW  |        11.787(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        20.486(R)|      SLOW  |        11.930(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        23.456(R)|      SLOW  |        13.320(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        20.182(R)|      SLOW  |        11.660(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.075(R)|      SLOW  |        11.612(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        22.041(R)|      SLOW  |        13.279(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        20.245(R)|      SLOW  |        12.042(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        17.850(R)|      SLOW  |        10.471(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.274(R)|      SLOW  |        10.703(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.077(R)|      SLOW  |        10.609(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.102(R)|      SLOW  |        10.637(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        18.308(R)|      SLOW  |        10.753(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        18.172(R)|      SLOW  |        10.671(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.250(R)|      SLOW  |        11.346(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.627(R)|      SLOW  |        11.591(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.161(R)|      SLOW  |        11.344(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        18.993(R)|      SLOW  |        11.198(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        17.903(R)|      SLOW  |        10.506(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        17.907(R)|      SLOW  |        10.522(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        18.177(R)|      SLOW  |        10.711(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        18.154(R)|      SLOW  |        10.667(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.341(R)|      SLOW  |        11.378(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        18.998(R)|      SLOW  |        11.157(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.146(R)|      SLOW  |        11.251(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        18.807(R)|      SLOW  |        11.066(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        18.503(R)|      SLOW  |        10.877(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.499(R)|      SLOW  |        10.858(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        16.976(R)|      SLOW  |         9.926(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.247(R)|      SLOW  |        10.690(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.719(R)|      SLOW  |        10.327(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.139(R)|      SLOW  |         9.974(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.274(R)|      SLOW  |         9.222(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.523(R)|      SLOW  |         9.890(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.960(R)|      SLOW  |        10.699(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.797(R)|      SLOW  |        10.234(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.436(R)|      SLOW  |         9.907(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.063(R)|      SLOW  |         9.880(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.704(R)|      SLOW  |         9.688(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.139(R)|      SLOW  |        10.306(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.914(R)|      SLOW  |        10.620(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.327(R)|      SLOW  |        11.141(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.963(R)|      SLOW  |        10.439(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.797(R)|      SLOW  |        10.625(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.055(R)|      SLOW  |        10.497(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.874(R)|      SLOW  |         9.872(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.641(R)|      SLOW  |         9.752(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.766(R)|      SLOW  |         9.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.833(R)|      SLOW  |         8.019(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.048(R)|      SLOW  |         8.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.892(R)|      SLOW  |         8.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.722(R)|      SLOW  |         7.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        15.941(R)|      SLOW  |         9.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        16.032(R)|      SLOW  |         9.357(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        16.249(R)|      SLOW  |         9.533(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.082(R)|      SLOW  |         9.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        13.837(R)|      SLOW  |         7.953(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        14.439(R)|      SLOW  |         8.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        14.499(R)|      SLOW  |         8.457(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        14.231(R)|      SLOW  |         8.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.845(R)|      SLOW  |         9.892(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        15.453(R)|      SLOW  |         9.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.363(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        14.613(R)|      SLOW  |         8.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.599(R)|      SLOW  |         9.135(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.459(R)|      SLOW  |         8.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.260(R)|      SLOW  |         9.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.275(R)|      SLOW  |         8.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.088(R)|      SLOW  |         8.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        21.243(R)|      SLOW  |         8.132(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        20.517(R)|      SLOW  |         7.885(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        20.882(R)|      SLOW  |         8.134(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        21.591(R)|      SLOW  |         8.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        18.488(R)|      SLOW  |         8.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.047(R)|      SLOW  |         9.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        20.882(R)|      SLOW  |         7.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.022(R)|      SLOW  |         9.738(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        18.493(R)|      SLOW  |         9.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        18.731(R)|      SLOW  |         9.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        17.674(R)|      SLOW  |         8.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        17.674(R)|      SLOW  |         8.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.061(R)|      SLOW  |         9.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.061(R)|      SLOW  |         9.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        19.826(R)|      SLOW  |         9.814(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        17.421(R)|      SLOW  |         9.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        17.421(R)|      SLOW  |         9.104(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        17.683(R)|      SLOW  |         8.374(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        17.683(R)|      SLOW  |         8.747(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        19.920(R)|      SLOW  |         7.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        19.920(R)|      SLOW  |         7.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        21.243(R)|      SLOW  |         8.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        20.517(R)|      SLOW  |         9.085(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        19.736(R)|      SLOW  |         9.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        19.736(R)|      SLOW  |         9.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        18.731(R)|      SLOW  |         9.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        18.710(R)|      SLOW  |         8.570(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        18.710(R)|      SLOW  |         8.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        18.193(R)|      SLOW  |         8.685(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        18.410(R)|      SLOW  |         8.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        18.410(R)|      SLOW  |         8.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.455(R)|      SLOW  |         8.484(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        17.245(R)|      SLOW  |        10.223(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.105(R)|      SLOW  |         8.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        15.874(R)|      SLOW  |         9.288(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.898(R)|      SLOW  |         8.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        16.727(R)|      SLOW  |         9.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        15.006(R)|      SLOW  |         8.781(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.320(R)|      SLOW  |         9.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        15.575(R)|      SLOW  |         9.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        15.292(R)|      SLOW  |         8.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.681(R)|      SLOW  |         9.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        14.456(R)|      SLOW  |         8.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        14.797(R)|      SLOW  |         8.654(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        14.796(R)|      SLOW  |         8.679(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        14.603(R)|      SLOW  |         8.544(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.085(R)|      SLOW  |         9.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.380(R)|      SLOW  |         9.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.522(R)|      SLOW  |         9.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        13.990(R)|      SLOW  |         8.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        12.470(R)|      SLOW  |         7.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        14.236(R)|      SLOW  |         8.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.483(R)|      SLOW  |         8.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        15.397(R)|      SLOW  |         8.953(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        18.812(R)|      SLOW  |         9.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        18.812(R)|      SLOW  |         9.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        18.818(R)|      SLOW  |         9.500(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        18.818(R)|      SLOW  |         9.625(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        18.624(R)|      SLOW  |         9.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        18.437(R)|      SLOW  |         9.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        18.514(R)|      SLOW  |         9.479(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        18.204(R)|      SLOW  |         9.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        18.788(R)|      SLOW  |         9.100(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        18.788(R)|      SLOW  |         9.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        16.746(R)|      SLOW  |         9.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        16.746(R)|      SLOW  |         9.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        18.507(R)|      SLOW  |         8.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        16.974(R)|      SLOW  |         9.062(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        18.290(R)|      SLOW  |         8.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        18.850(R)|      SLOW  |        10.104(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        19.913(R)|      SLOW  |         8.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        19.913(R)|      SLOW  |         8.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        19.193(R)|      SLOW  |         8.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.550(R)|      SLOW  |         8.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.550(R)|      SLOW  |         8.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        18.839(R)|      SLOW  |         8.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        20.265(R)|      SLOW  |         8.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        20.246(R)|      SLOW  |         9.638(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        18.022(R)|      SLOW  |         9.824(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        17.938(R)|      SLOW  |         9.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        17.270(R)|      SLOW  |         9.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        16.974(R)|      SLOW  |         8.492(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        17.250(R)|      SLOW  |         8.578(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        17.062(R)|      SLOW  |         8.557(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        17.062(R)|      SLOW  |         8.557(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        18.514(R)|      SLOW  |         8.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.704(R)|      SLOW  |         9.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        17.305(R)|      SLOW  |        10.256(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        17.250(R)|      SLOW  |        10.138(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.509(R)|      SLOW  |        11.659(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.526(R)|      SLOW  |        11.712(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.144(R)|      SLOW  |        11.425(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        21.975(R)|      SLOW  |        11.517(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        21.893(R)|      SLOW  |        11.317(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        21.736(R)|      SLOW  |        11.203(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        22.945(R)|      SLOW  |        12.100(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.861(R)|      SLOW  |        12.012(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        20.981(R)|      SLOW  |        10.849(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        22.406(R)|      SLOW  |        11.635(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        20.114(R)|      SLOW  |        10.863(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        21.977(R)|      SLOW  |        12.196(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        21.157(R)|      SLOW  |        11.281(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.505(R)|      SLOW  |        11.099(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        21.821(R)|      SLOW  |        11.135(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.285(R)|      SLOW  |        11.126(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<15> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        19.788(R)|      SLOW  |        11.398(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        19.867(R)|      SLOW  |        11.428(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        19.985(R)|      SLOW  |        11.596(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        20.165(R)|      SLOW  |        11.739(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        23.135(R)|      SLOW  |        13.129(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        19.861(R)|      SLOW  |        11.469(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        19.754(R)|      SLOW  |        11.421(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        21.720(R)|      SLOW  |        13.088(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        19.924(R)|      SLOW  |        11.851(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        17.529(R)|      SLOW  |        10.280(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        17.953(R)|      SLOW  |        10.512(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        17.756(R)|      SLOW  |        10.418(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        17.781(R)|      SLOW  |        10.446(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        17.987(R)|      SLOW  |        10.562(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        17.851(R)|      SLOW  |        10.480(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        18.929(R)|      SLOW  |        11.155(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.306(R)|      SLOW  |        11.400(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        18.840(R)|      SLOW  |        11.153(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        18.672(R)|      SLOW  |        11.007(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        17.582(R)|      SLOW  |        10.315(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        17.586(R)|      SLOW  |        10.331(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        17.856(R)|      SLOW  |        10.520(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        17.833(R)|      SLOW  |        10.476(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.020(R)|      SLOW  |        11.187(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        18.677(R)|      SLOW  |        10.966(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        18.825(R)|      SLOW  |        11.060(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        18.486(R)|      SLOW  |        10.875(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        18.182(R)|      SLOW  |        10.686(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.178(R)|      SLOW  |        10.667(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        16.655(R)|      SLOW  |         9.735(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        17.926(R)|      SLOW  |        10.499(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.398(R)|      SLOW  |        10.136(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.818(R)|      SLOW  |         9.783(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.953(R)|      SLOW  |         9.031(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.202(R)|      SLOW  |         9.699(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.639(R)|      SLOW  |        10.508(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.476(R)|      SLOW  |        10.043(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.115(R)|      SLOW  |         9.716(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.742(R)|      SLOW  |         9.689(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.383(R)|      SLOW  |         9.497(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.818(R)|      SLOW  |        10.115(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.593(R)|      SLOW  |        10.429(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.006(R)|      SLOW  |        10.950(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.642(R)|      SLOW  |        10.248(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.476(R)|      SLOW  |        10.434(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        17.734(R)|      SLOW  |        10.306(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.553(R)|      SLOW  |         9.681(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.320(R)|      SLOW  |         9.561(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.445(R)|      SLOW  |         9.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.512(R)|      SLOW  |         7.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.727(R)|      SLOW  |         7.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.571(R)|      SLOW  |         7.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.401(R)|      SLOW  |         7.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        15.620(R)|      SLOW  |         9.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        15.711(R)|      SLOW  |         9.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        15.928(R)|      SLOW  |         9.342(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        15.761(R)|      SLOW  |         9.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        13.516(R)|      SLOW  |         7.762(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        14.118(R)|      SLOW  |         8.222(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        14.178(R)|      SLOW  |         8.266(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        13.910(R)|      SLOW  |         8.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.524(R)|      SLOW  |         9.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        15.132(R)|      SLOW  |         8.893(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.042(R)|      SLOW  |        10.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        14.292(R)|      SLOW  |         8.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.278(R)|      SLOW  |         8.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.138(R)|      SLOW  |         8.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        15.939(R)|      SLOW  |         9.296(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.954(R)|      SLOW  |         8.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        17.767(R)|      SLOW  |         8.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        20.922(R)|      SLOW  |         7.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        20.196(R)|      SLOW  |         7.694(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        20.561(R)|      SLOW  |         7.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        21.270(R)|      SLOW  |         7.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        18.167(R)|      SLOW  |         8.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        16.726(R)|      SLOW  |         9.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        20.561(R)|      SLOW  |         7.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        18.701(R)|      SLOW  |         9.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        18.172(R)|      SLOW  |         9.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        18.410(R)|      SLOW  |         9.410(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        17.353(R)|      SLOW  |         8.652(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        17.353(R)|      SLOW  |         8.781(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        19.740(R)|      SLOW  |         9.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        19.740(R)|      SLOW  |         9.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        19.505(R)|      SLOW  |         9.623(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        17.100(R)|      SLOW  |         8.904(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        17.100(R)|      SLOW  |         8.913(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        17.362(R)|      SLOW  |         8.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        17.362(R)|      SLOW  |         8.556(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        19.599(R)|      SLOW  |         7.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        19.599(R)|      SLOW  |         7.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        20.922(R)|      SLOW  |         7.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        20.196(R)|      SLOW  |         8.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        19.415(R)|      SLOW  |         9.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        19.415(R)|      SLOW  |         9.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        18.410(R)|      SLOW  |         9.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        18.389(R)|      SLOW  |         8.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        18.389(R)|      SLOW  |         8.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        17.872(R)|      SLOW  |         8.494(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        18.089(R)|      SLOW  |         8.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        18.089(R)|      SLOW  |         8.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.134(R)|      SLOW  |         8.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        16.924(R)|      SLOW  |        10.032(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        14.784(R)|      SLOW  |         8.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        15.553(R)|      SLOW  |         9.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.577(R)|      SLOW  |         7.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        16.406(R)|      SLOW  |         9.652(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        14.685(R)|      SLOW  |         8.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.999(R)|      SLOW  |         9.410(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        15.254(R)|      SLOW  |         8.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        14.971(R)|      SLOW  |         8.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.360(R)|      SLOW  |         9.643(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        14.135(R)|      SLOW  |         8.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        14.476(R)|      SLOW  |         8.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        14.475(R)|      SLOW  |         8.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        14.282(R)|      SLOW  |         8.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        15.764(R)|      SLOW  |         9.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.059(R)|      SLOW  |         9.384(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.201(R)|      SLOW  |         9.485(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        13.669(R)|      SLOW  |         7.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        12.149(R)|      SLOW  |         7.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        13.915(R)|      SLOW  |         8.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.162(R)|      SLOW  |         8.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        15.076(R)|      SLOW  |         8.762(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        18.491(R)|      SLOW  |         8.981(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        18.491(R)|      SLOW  |         9.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        18.497(R)|      SLOW  |         9.309(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        18.497(R)|      SLOW  |         9.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        18.303(R)|      SLOW  |         9.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        18.116(R)|      SLOW  |         9.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        18.193(R)|      SLOW  |         9.288(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        17.883(R)|      SLOW  |         9.038(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        18.467(R)|      SLOW  |         8.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        18.467(R)|      SLOW  |         8.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        16.425(R)|      SLOW  |         9.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        16.425(R)|      SLOW  |         8.890(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        18.186(R)|      SLOW  |         8.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        16.653(R)|      SLOW  |         8.871(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        17.969(R)|      SLOW  |         8.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        18.529(R)|      SLOW  |         9.913(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        19.592(R)|      SLOW  |         7.910(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        19.592(R)|      SLOW  |         7.910(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        18.872(R)|      SLOW  |         8.181(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.229(R)|      SLOW  |         7.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.229(R)|      SLOW  |         7.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        18.518(R)|      SLOW  |         8.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        19.944(R)|      SLOW  |         8.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        19.925(R)|      SLOW  |         9.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        17.701(R)|      SLOW  |         9.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        17.617(R)|      SLOW  |         9.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        16.949(R)|      SLOW  |         9.354(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        16.653(R)|      SLOW  |         8.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        16.929(R)|      SLOW  |         8.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        16.741(R)|      SLOW  |         8.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        16.741(R)|      SLOW  |         8.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        18.193(R)|      SLOW  |         7.978(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.383(R)|      SLOW  |         9.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        16.984(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        16.929(R)|      SLOW  |         9.947(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.188(R)|      SLOW  |        11.468(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.205(R)|      SLOW  |        11.521(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        21.823(R)|      SLOW  |        11.234(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        21.654(R)|      SLOW  |        11.326(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        21.572(R)|      SLOW  |        11.126(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        21.415(R)|      SLOW  |        11.012(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        22.624(R)|      SLOW  |        11.909(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.540(R)|      SLOW  |        11.821(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        20.660(R)|      SLOW  |        10.658(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        22.085(R)|      SLOW  |        11.444(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        19.793(R)|      SLOW  |        10.672(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        21.656(R)|      SLOW  |        12.005(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        20.836(R)|      SLOW  |        11.090(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.184(R)|      SLOW  |        10.908(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        21.500(R)|      SLOW  |        10.944(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        20.964(R)|      SLOW  |        10.935(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<16> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.655(R)|      SLOW  |        12.387(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.734(R)|      SLOW  |        12.417(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.852(R)|      SLOW  |        12.585(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.032(R)|      SLOW  |        12.728(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        25.002(R)|      SLOW  |        14.118(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.728(R)|      SLOW  |        12.458(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.621(R)|      SLOW  |        12.410(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        23.587(R)|      SLOW  |        14.077(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.791(R)|      SLOW  |        12.840(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.396(R)|      SLOW  |        11.269(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.820(R)|      SLOW  |        11.501(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.623(R)|      SLOW  |        11.407(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.648(R)|      SLOW  |        11.435(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.854(R)|      SLOW  |        11.551(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.718(R)|      SLOW  |        11.469(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.796(R)|      SLOW  |        12.144(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.173(R)|      SLOW  |        12.389(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.707(R)|      SLOW  |        12.142(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.539(R)|      SLOW  |        11.996(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.449(R)|      SLOW  |        11.304(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.453(R)|      SLOW  |        11.320(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.723(R)|      SLOW  |        11.509(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.700(R)|      SLOW  |        11.465(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.887(R)|      SLOW  |        12.176(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.544(R)|      SLOW  |        11.955(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.692(R)|      SLOW  |        12.049(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.353(R)|      SLOW  |        11.864(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.049(R)|      SLOW  |        11.675(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.045(R)|      SLOW  |        11.656(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.522(R)|      SLOW  |        10.724(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.793(R)|      SLOW  |        11.488(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.265(R)|      SLOW  |        11.125(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.685(R)|      SLOW  |        10.772(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.820(R)|      SLOW  |        10.020(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.069(R)|      SLOW  |        10.688(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.506(R)|      SLOW  |        11.497(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.343(R)|      SLOW  |        11.032(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.982(R)|      SLOW  |        10.705(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.609(R)|      SLOW  |        10.678(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.250(R)|      SLOW  |        10.486(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.685(R)|      SLOW  |        11.104(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.460(R)|      SLOW  |        11.418(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.873(R)|      SLOW  |        11.939(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.509(R)|      SLOW  |        11.237(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.343(R)|      SLOW  |        11.423(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.601(R)|      SLOW  |        11.295(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.420(R)|      SLOW  |        10.670(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.187(R)|      SLOW  |        10.550(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.312(R)|      SLOW  |        10.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.379(R)|      SLOW  |         8.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.594(R)|      SLOW  |         8.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.438(R)|      SLOW  |         8.892(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.268(R)|      SLOW  |         8.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.487(R)|      SLOW  |        10.177(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.578(R)|      SLOW  |        10.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.795(R)|      SLOW  |        10.331(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.628(R)|      SLOW  |        10.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.383(R)|      SLOW  |         8.751(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        15.985(R)|      SLOW  |         9.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.045(R)|      SLOW  |         9.255(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        15.777(R)|      SLOW  |         9.048(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.391(R)|      SLOW  |        10.690(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.999(R)|      SLOW  |         9.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.909(R)|      SLOW  |        11.048(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.159(R)|      SLOW  |         9.359(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.145(R)|      SLOW  |         9.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.005(R)|      SLOW  |         9.260(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.806(R)|      SLOW  |        10.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.821(R)|      SLOW  |         9.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.634(R)|      SLOW  |         9.678(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.789(R)|      SLOW  |         8.930(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.063(R)|      SLOW  |         8.683(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.428(R)|      SLOW  |         8.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.137(R)|      SLOW  |         8.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.034(R)|      SLOW  |         9.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.593(R)|      SLOW  |        10.288(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.428(R)|      SLOW  |         8.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.568(R)|      SLOW  |        10.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.039(R)|      SLOW  |        10.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.277(R)|      SLOW  |        10.399(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.220(R)|      SLOW  |         9.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.220(R)|      SLOW  |         9.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.607(R)|      SLOW  |        10.260(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.607(R)|      SLOW  |        10.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.372(R)|      SLOW  |        10.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.967(R)|      SLOW  |         9.893(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.967(R)|      SLOW  |         9.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.229(R)|      SLOW  |         9.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.229(R)|      SLOW  |         9.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.466(R)|      SLOW  |         8.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.466(R)|      SLOW  |         8.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.789(R)|      SLOW  |         8.812(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.063(R)|      SLOW  |         9.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.282(R)|      SLOW  |        10.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.282(R)|      SLOW  |        10.637(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.277(R)|      SLOW  |        10.072(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.256(R)|      SLOW  |         9.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.256(R)|      SLOW  |         9.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.739(R)|      SLOW  |         9.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.956(R)|      SLOW  |         9.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.956(R)|      SLOW  |         9.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.001(R)|      SLOW  |         9.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.791(R)|      SLOW  |        11.021(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.651(R)|      SLOW  |         9.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.420(R)|      SLOW  |        10.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.444(R)|      SLOW  |         8.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.273(R)|      SLOW  |        10.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.552(R)|      SLOW  |         9.579(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.866(R)|      SLOW  |        10.399(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.121(R)|      SLOW  |         9.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.838(R)|      SLOW  |         9.678(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.227(R)|      SLOW  |        10.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.002(R)|      SLOW  |         9.223(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.343(R)|      SLOW  |         9.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.342(R)|      SLOW  |         9.477(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.149(R)|      SLOW  |         9.342(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.631(R)|      SLOW  |        10.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.926(R)|      SLOW  |        10.373(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.068(R)|      SLOW  |        10.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.536(R)|      SLOW  |         8.962(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.016(R)|      SLOW  |         8.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.782(R)|      SLOW  |         9.060(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.029(R)|      SLOW  |         9.218(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.943(R)|      SLOW  |         9.751(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.358(R)|      SLOW  |         9.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.358(R)|      SLOW  |        10.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.364(R)|      SLOW  |        10.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.364(R)|      SLOW  |        10.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.170(R)|      SLOW  |        10.206(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.983(R)|      SLOW  |        10.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.060(R)|      SLOW  |        10.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.750(R)|      SLOW  |        10.027(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.334(R)|      SLOW  |         9.898(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.334(R)|      SLOW  |         9.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.292(R)|      SLOW  |        10.278(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.292(R)|      SLOW  |         9.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.053(R)|      SLOW  |         9.258(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.520(R)|      SLOW  |         9.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        19.836(R)|      SLOW  |         9.085(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.396(R)|      SLOW  |        10.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.459(R)|      SLOW  |         8.899(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.459(R)|      SLOW  |         8.899(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.739(R)|      SLOW  |         9.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.096(R)|      SLOW  |         8.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.096(R)|      SLOW  |         8.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.385(R)|      SLOW  |         9.042(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.811(R)|      SLOW  |         9.130(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.792(R)|      SLOW  |        10.436(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.568(R)|      SLOW  |        10.622(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.484(R)|      SLOW  |        10.562(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.816(R)|      SLOW  |        10.343(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.520(R)|      SLOW  |         9.290(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.796(R)|      SLOW  |         9.376(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.608(R)|      SLOW  |         9.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.608(R)|      SLOW  |         9.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.060(R)|      SLOW  |         8.967(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.250(R)|      SLOW  |        10.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.851(R)|      SLOW  |        11.054(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.796(R)|      SLOW  |        10.936(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.055(R)|      SLOW  |        12.457(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.072(R)|      SLOW  |        12.510(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.690(R)|      SLOW  |        12.223(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.521(R)|      SLOW  |        12.315(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.439(R)|      SLOW  |        12.115(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.282(R)|      SLOW  |        12.001(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.491(R)|      SLOW  |        12.898(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.407(R)|      SLOW  |        12.810(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.527(R)|      SLOW  |        11.647(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.952(R)|      SLOW  |        12.433(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.660(R)|      SLOW  |        11.661(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.523(R)|      SLOW  |        12.994(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.703(R)|      SLOW  |        12.079(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.051(R)|      SLOW  |        11.897(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.367(R)|      SLOW  |        11.933(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.831(R)|      SLOW  |        11.924(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<17> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.063(R)|      SLOW  |        12.663(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.142(R)|      SLOW  |        12.693(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.260(R)|      SLOW  |        12.861(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.440(R)|      SLOW  |        13.004(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        25.410(R)|      SLOW  |        14.394(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.136(R)|      SLOW  |        12.734(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.029(R)|      SLOW  |        12.686(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        23.995(R)|      SLOW  |        14.353(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.199(R)|      SLOW  |        13.116(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.804(R)|      SLOW  |        11.545(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.228(R)|      SLOW  |        11.777(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.031(R)|      SLOW  |        11.683(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.056(R)|      SLOW  |        11.711(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.262(R)|      SLOW  |        11.827(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.126(R)|      SLOW  |        11.745(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.204(R)|      SLOW  |        12.420(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.581(R)|      SLOW  |        12.665(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.115(R)|      SLOW  |        12.418(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.947(R)|      SLOW  |        12.272(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.857(R)|      SLOW  |        11.580(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.861(R)|      SLOW  |        11.596(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.131(R)|      SLOW  |        11.785(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.108(R)|      SLOW  |        11.741(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.295(R)|      SLOW  |        12.452(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.952(R)|      SLOW  |        12.231(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.100(R)|      SLOW  |        12.325(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.761(R)|      SLOW  |        12.140(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.457(R)|      SLOW  |        11.951(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.453(R)|      SLOW  |        11.932(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.930(R)|      SLOW  |        11.000(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.201(R)|      SLOW  |        11.764(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.673(R)|      SLOW  |        11.401(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.093(R)|      SLOW  |        11.048(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.228(R)|      SLOW  |        10.296(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.477(R)|      SLOW  |        10.964(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.914(R)|      SLOW  |        11.773(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.751(R)|      SLOW  |        11.308(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.390(R)|      SLOW  |        10.981(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.017(R)|      SLOW  |        10.954(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.658(R)|      SLOW  |        10.762(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.093(R)|      SLOW  |        11.380(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.868(R)|      SLOW  |        11.694(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.281(R)|      SLOW  |        12.215(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.917(R)|      SLOW  |        11.513(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.751(R)|      SLOW  |        11.699(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.009(R)|      SLOW  |        11.571(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.828(R)|      SLOW  |        10.946(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.595(R)|      SLOW  |        10.826(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.720(R)|      SLOW  |        10.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.787(R)|      SLOW  |         9.093(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.002(R)|      SLOW  |         9.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.846(R)|      SLOW  |         9.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.676(R)|      SLOW  |         9.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.895(R)|      SLOW  |        10.453(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.986(R)|      SLOW  |        10.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.203(R)|      SLOW  |        10.607(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.036(R)|      SLOW  |        10.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.791(R)|      SLOW  |         9.027(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.393(R)|      SLOW  |         9.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.453(R)|      SLOW  |         9.531(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.185(R)|      SLOW  |         9.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.799(R)|      SLOW  |        10.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.407(R)|      SLOW  |        10.158(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.317(R)|      SLOW  |        11.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.567(R)|      SLOW  |         9.635(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.553(R)|      SLOW  |        10.209(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.413(R)|      SLOW  |         9.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.214(R)|      SLOW  |        10.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.229(R)|      SLOW  |         9.429(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.042(R)|      SLOW  |         9.954(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.197(R)|      SLOW  |         9.206(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.471(R)|      SLOW  |         8.959(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.836(R)|      SLOW  |         9.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.545(R)|      SLOW  |         9.181(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.442(R)|      SLOW  |         9.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.001(R)|      SLOW  |        10.564(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.836(R)|      SLOW  |         9.006(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.976(R)|      SLOW  |        10.812(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.447(R)|      SLOW  |        10.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.685(R)|      SLOW  |        10.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.628(R)|      SLOW  |         9.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.628(R)|      SLOW  |        10.046(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.015(R)|      SLOW  |        10.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.015(R)|      SLOW  |        10.444(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.780(R)|      SLOW  |        10.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.375(R)|      SLOW  |        10.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.375(R)|      SLOW  |        10.178(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.637(R)|      SLOW  |         9.448(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.637(R)|      SLOW  |         9.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.874(R)|      SLOW  |         8.935(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.874(R)|      SLOW  |         9.047(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.197(R)|      SLOW  |         9.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.471(R)|      SLOW  |        10.159(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.690(R)|      SLOW  |        10.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.690(R)|      SLOW  |        10.913(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.685(R)|      SLOW  |        10.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.664(R)|      SLOW  |         9.644(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.664(R)|      SLOW  |         9.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.147(R)|      SLOW  |         9.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.364(R)|      SLOW  |         9.767(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.364(R)|      SLOW  |        10.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.409(R)|      SLOW  |         9.558(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.199(R)|      SLOW  |        11.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.059(R)|      SLOW  |        10.017(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.828(R)|      SLOW  |        10.362(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.852(R)|      SLOW  |         9.192(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.681(R)|      SLOW  |        10.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.960(R)|      SLOW  |         9.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.274(R)|      SLOW  |        10.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.529(R)|      SLOW  |        10.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.246(R)|      SLOW  |         9.954(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.635(R)|      SLOW  |        10.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.410(R)|      SLOW  |         9.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.751(R)|      SLOW  |         9.728(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.750(R)|      SLOW  |         9.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.557(R)|      SLOW  |         9.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.039(R)|      SLOW  |        10.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.334(R)|      SLOW  |        10.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.476(R)|      SLOW  |        10.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.944(R)|      SLOW  |         9.238(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.424(R)|      SLOW  |         8.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.190(R)|      SLOW  |         9.336(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.437(R)|      SLOW  |         9.494(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.351(R)|      SLOW  |        10.027(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.766(R)|      SLOW  |        10.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.766(R)|      SLOW  |        10.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.772(R)|      SLOW  |        10.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.772(R)|      SLOW  |        10.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.578(R)|      SLOW  |        10.482(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.391(R)|      SLOW  |        10.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.468(R)|      SLOW  |        10.553(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.158(R)|      SLOW  |        10.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.742(R)|      SLOW  |        10.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.742(R)|      SLOW  |        10.098(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.700(R)|      SLOW  |        10.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.700(R)|      SLOW  |        10.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.461(R)|      SLOW  |         9.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.928(R)|      SLOW  |        10.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.244(R)|      SLOW  |         9.361(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.804(R)|      SLOW  |        11.178(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.867(R)|      SLOW  |         9.175(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.867(R)|      SLOW  |         9.175(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.147(R)|      SLOW  |         9.446(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.504(R)|      SLOW  |         9.173(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.504(R)|      SLOW  |         9.173(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.793(R)|      SLOW  |         9.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.219(R)|      SLOW  |         9.406(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.200(R)|      SLOW  |        10.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.976(R)|      SLOW  |        10.898(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.892(R)|      SLOW  |        10.838(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.224(R)|      SLOW  |        10.619(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.928(R)|      SLOW  |         9.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.204(R)|      SLOW  |         9.652(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.016(R)|      SLOW  |         9.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.016(R)|      SLOW  |         9.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.468(R)|      SLOW  |         9.243(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.658(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.259(R)|      SLOW  |        11.330(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.204(R)|      SLOW  |        11.212(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.463(R)|      SLOW  |        12.733(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.480(R)|      SLOW  |        12.786(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.098(R)|      SLOW  |        12.499(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.929(R)|      SLOW  |        12.591(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.847(R)|      SLOW  |        12.391(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.690(R)|      SLOW  |        12.277(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.899(R)|      SLOW  |        13.174(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.815(R)|      SLOW  |        13.086(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.935(R)|      SLOW  |        11.923(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.360(R)|      SLOW  |        12.709(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.068(R)|      SLOW  |        11.937(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.931(R)|      SLOW  |        13.270(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.111(R)|      SLOW  |        12.355(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.459(R)|      SLOW  |        12.173(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.775(R)|      SLOW  |        12.209(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.239(R)|      SLOW  |        12.200(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<18> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.154(R)|      SLOW  |        13.293(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.233(R)|      SLOW  |        13.323(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.351(R)|      SLOW  |        13.491(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.531(R)|      SLOW  |        13.634(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        26.501(R)|      SLOW  |        15.024(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.227(R)|      SLOW  |        13.364(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.120(R)|      SLOW  |        13.316(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        25.086(R)|      SLOW  |        14.983(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.290(R)|      SLOW  |        13.746(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.895(R)|      SLOW  |        12.175(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        21.319(R)|      SLOW  |        12.407(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        21.122(R)|      SLOW  |        12.313(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        21.147(R)|      SLOW  |        12.341(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.353(R)|      SLOW  |        12.457(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.217(R)|      SLOW  |        12.375(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        22.295(R)|      SLOW  |        13.050(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.672(R)|      SLOW  |        13.295(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        22.206(R)|      SLOW  |        13.048(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        22.038(R)|      SLOW  |        12.902(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.948(R)|      SLOW  |        12.210(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.952(R)|      SLOW  |        12.226(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.222(R)|      SLOW  |        12.415(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.199(R)|      SLOW  |        12.371(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        22.386(R)|      SLOW  |        13.082(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        22.043(R)|      SLOW  |        12.861(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        22.191(R)|      SLOW  |        12.955(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.852(R)|      SLOW  |        12.770(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.548(R)|      SLOW  |        12.581(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        21.544(R)|      SLOW  |        12.562(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        20.021(R)|      SLOW  |        11.630(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        21.292(R)|      SLOW  |        12.394(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.764(R)|      SLOW  |        12.031(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        22.184(R)|      SLOW  |        11.678(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        20.319(R)|      SLOW  |        10.926(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        22.568(R)|      SLOW  |        11.594(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        24.005(R)|      SLOW  |        12.403(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.842(R)|      SLOW  |        11.938(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        21.481(R)|      SLOW  |        11.611(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        21.108(R)|      SLOW  |        11.584(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.749(R)|      SLOW  |        11.392(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        22.184(R)|      SLOW  |        12.010(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.959(R)|      SLOW  |        12.324(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        24.372(R)|      SLOW  |        12.845(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        22.008(R)|      SLOW  |        12.143(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.842(R)|      SLOW  |        12.329(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        21.100(R)|      SLOW  |        12.201(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.919(R)|      SLOW  |        11.576(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.686(R)|      SLOW  |        11.456(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.811(R)|      SLOW  |        11.524(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.878(R)|      SLOW  |         9.723(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        17.093(R)|      SLOW  |         9.892(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.937(R)|      SLOW  |         9.798(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        16.767(R)|      SLOW  |         9.686(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.986(R)|      SLOW  |        11.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.077(R)|      SLOW  |        11.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.294(R)|      SLOW  |        11.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.127(R)|      SLOW  |        11.108(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.882(R)|      SLOW  |         9.657(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.484(R)|      SLOW  |        10.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.544(R)|      SLOW  |        10.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.276(R)|      SLOW  |         9.954(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.890(R)|      SLOW  |        11.596(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.498(R)|      SLOW  |        10.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.408(R)|      SLOW  |        11.954(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.658(R)|      SLOW  |        10.265(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.644(R)|      SLOW  |        10.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        17.504(R)|      SLOW  |        10.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.305(R)|      SLOW  |        11.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        17.320(R)|      SLOW  |        10.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.133(R)|      SLOW  |        10.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.288(R)|      SLOW  |         9.836(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.562(R)|      SLOW  |         9.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.927(R)|      SLOW  |         9.838(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.636(R)|      SLOW  |         9.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.533(R)|      SLOW  |        10.440(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.092(R)|      SLOW  |        11.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.927(R)|      SLOW  |         9.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.067(R)|      SLOW  |        11.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.538(R)|      SLOW  |        11.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.776(R)|      SLOW  |        11.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.719(R)|      SLOW  |        10.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.719(R)|      SLOW  |        10.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.106(R)|      SLOW  |        11.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.106(R)|      SLOW  |        11.074(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.871(R)|      SLOW  |        11.518(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.466(R)|      SLOW  |        10.799(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.466(R)|      SLOW  |        10.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.728(R)|      SLOW  |        10.078(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.728(R)|      SLOW  |        10.451(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.965(R)|      SLOW  |         9.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.965(R)|      SLOW  |         9.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.288(R)|      SLOW  |         9.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.562(R)|      SLOW  |        10.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.781(R)|      SLOW  |        11.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.781(R)|      SLOW  |        11.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.776(R)|      SLOW  |        10.978(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.755(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.755(R)|      SLOW  |        10.403(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.238(R)|      SLOW  |        10.389(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.455(R)|      SLOW  |        10.397(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.455(R)|      SLOW  |        10.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.500(R)|      SLOW  |        10.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.290(R)|      SLOW  |        11.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.150(R)|      SLOW  |        10.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.919(R)|      SLOW  |        10.992(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.943(R)|      SLOW  |         9.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.772(R)|      SLOW  |        11.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.051(R)|      SLOW  |        10.485(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.365(R)|      SLOW  |        11.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.620(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.337(R)|      SLOW  |        10.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.726(R)|      SLOW  |        11.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.501(R)|      SLOW  |        10.129(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.842(R)|      SLOW  |        10.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.841(R)|      SLOW  |        10.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.648(R)|      SLOW  |        10.248(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.130(R)|      SLOW  |        11.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.425(R)|      SLOW  |        11.279(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.567(R)|      SLOW  |        11.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.035(R)|      SLOW  |         9.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.515(R)|      SLOW  |         8.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.281(R)|      SLOW  |         9.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.528(R)|      SLOW  |        10.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.442(R)|      SLOW  |        10.657(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.857(R)|      SLOW  |        10.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.857(R)|      SLOW  |        10.981(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.863(R)|      SLOW  |        11.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.863(R)|      SLOW  |        11.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.669(R)|      SLOW  |        11.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.482(R)|      SLOW  |        11.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.559(R)|      SLOW  |        11.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.249(R)|      SLOW  |        10.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.833(R)|      SLOW  |        10.804(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.833(R)|      SLOW  |        10.728(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.791(R)|      SLOW  |        11.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.791(R)|      SLOW  |        10.785(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.552(R)|      SLOW  |        10.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.019(R)|      SLOW  |        10.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.335(R)|      SLOW  |         9.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.895(R)|      SLOW  |        11.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.958(R)|      SLOW  |         9.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.958(R)|      SLOW  |         9.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.238(R)|      SLOW  |        10.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.595(R)|      SLOW  |         9.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.595(R)|      SLOW  |         9.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.884(R)|      SLOW  |         9.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.310(R)|      SLOW  |        10.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.291(R)|      SLOW  |        11.342(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.067(R)|      SLOW  |        11.528(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.983(R)|      SLOW  |        11.468(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.315(R)|      SLOW  |        11.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.019(R)|      SLOW  |        10.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.295(R)|      SLOW  |        10.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.107(R)|      SLOW  |        10.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.107(R)|      SLOW  |        10.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.559(R)|      SLOW  |         9.873(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.749(R)|      SLOW  |        10.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.350(R)|      SLOW  |        11.960(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.295(R)|      SLOW  |        11.842(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.554(R)|      SLOW  |        13.363(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.571(R)|      SLOW  |        13.416(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.189(R)|      SLOW  |        13.129(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.020(R)|      SLOW  |        13.221(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.938(R)|      SLOW  |        13.021(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.781(R)|      SLOW  |        12.907(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.990(R)|      SLOW  |        13.804(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.906(R)|      SLOW  |        13.716(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        24.026(R)|      SLOW  |        12.553(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.451(R)|      SLOW  |        13.339(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.159(R)|      SLOW  |        12.567(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.022(R)|      SLOW  |        13.900(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.202(R)|      SLOW  |        12.985(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.550(R)|      SLOW  |        12.803(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.866(R)|      SLOW  |        12.839(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.330(R)|      SLOW  |        12.830(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<19> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.405(R)|      SLOW  |        13.449(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.484(R)|      SLOW  |        13.479(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.602(R)|      SLOW  |        13.647(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.782(R)|      SLOW  |        13.790(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        26.752(R)|      SLOW  |        15.180(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.478(R)|      SLOW  |        13.520(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.371(R)|      SLOW  |        13.472(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        25.337(R)|      SLOW  |        15.139(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.541(R)|      SLOW  |        13.902(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        21.146(R)|      SLOW  |        12.331(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        21.570(R)|      SLOW  |        12.563(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        21.373(R)|      SLOW  |        12.469(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        21.398(R)|      SLOW  |        12.497(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.604(R)|      SLOW  |        12.613(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.468(R)|      SLOW  |        12.531(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        22.546(R)|      SLOW  |        13.206(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.923(R)|      SLOW  |        13.451(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        22.457(R)|      SLOW  |        13.204(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        22.289(R)|      SLOW  |        13.058(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.199(R)|      SLOW  |        12.366(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.203(R)|      SLOW  |        12.382(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.473(R)|      SLOW  |        12.571(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.450(R)|      SLOW  |        12.527(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        22.637(R)|      SLOW  |        13.238(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        22.294(R)|      SLOW  |        13.017(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        22.442(R)|      SLOW  |        13.111(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        22.103(R)|      SLOW  |        12.926(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.799(R)|      SLOW  |        12.737(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        21.795(R)|      SLOW  |        12.718(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        20.272(R)|      SLOW  |        11.786(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        21.543(R)|      SLOW  |        12.550(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        23.015(R)|      SLOW  |        12.187(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        22.435(R)|      SLOW  |        11.834(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        20.570(R)|      SLOW  |        11.082(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        22.819(R)|      SLOW  |        11.750(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        24.256(R)|      SLOW  |        12.559(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        22.093(R)|      SLOW  |        12.094(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        21.732(R)|      SLOW  |        11.767(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        21.359(R)|      SLOW  |        11.740(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        21.000(R)|      SLOW  |        11.548(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        22.435(R)|      SLOW  |        12.166(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        23.210(R)|      SLOW  |        12.480(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        24.623(R)|      SLOW  |        13.001(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        22.259(R)|      SLOW  |        12.299(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        22.093(R)|      SLOW  |        12.485(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        21.351(R)|      SLOW  |        12.357(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        21.170(R)|      SLOW  |        11.732(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.937(R)|      SLOW  |        11.612(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        20.062(R)|      SLOW  |        11.680(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        17.129(R)|      SLOW  |         9.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        17.344(R)|      SLOW  |        10.048(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        17.188(R)|      SLOW  |         9.954(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        17.018(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        19.237(R)|      SLOW  |        11.239(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.328(R)|      SLOW  |        11.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.545(R)|      SLOW  |        11.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.378(R)|      SLOW  |        11.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.133(R)|      SLOW  |         9.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.735(R)|      SLOW  |        10.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.795(R)|      SLOW  |        10.317(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.527(R)|      SLOW  |        10.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        20.141(R)|      SLOW  |        11.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.749(R)|      SLOW  |        10.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.659(R)|      SLOW  |        12.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.909(R)|      SLOW  |        10.421(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.895(R)|      SLOW  |        10.995(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        17.755(R)|      SLOW  |        10.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.556(R)|      SLOW  |        11.347(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        17.571(R)|      SLOW  |        10.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.384(R)|      SLOW  |        10.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.539(R)|      SLOW  |         9.992(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.813(R)|      SLOW  |         9.745(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        24.178(R)|      SLOW  |         9.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.887(R)|      SLOW  |         9.967(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.784(R)|      SLOW  |        10.596(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.343(R)|      SLOW  |        11.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        24.178(R)|      SLOW  |         9.792(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.318(R)|      SLOW  |        11.598(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.789(R)|      SLOW  |        11.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        22.027(R)|      SLOW  |        11.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.970(R)|      SLOW  |        10.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.970(R)|      SLOW  |        10.832(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.357(R)|      SLOW  |        11.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.357(R)|      SLOW  |        11.230(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.122(R)|      SLOW  |        11.674(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.717(R)|      SLOW  |        10.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.717(R)|      SLOW  |        10.964(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.979(R)|      SLOW  |        10.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.979(R)|      SLOW  |        10.607(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.216(R)|      SLOW  |         9.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.216(R)|      SLOW  |         9.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.539(R)|      SLOW  |         9.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.813(R)|      SLOW  |        10.945(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.032(R)|      SLOW  |        11.570(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.032(R)|      SLOW  |        11.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        22.027(R)|      SLOW  |        11.134(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        22.006(R)|      SLOW  |        10.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        22.006(R)|      SLOW  |        10.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.489(R)|      SLOW  |        10.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.706(R)|      SLOW  |        10.553(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.706(R)|      SLOW  |        10.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.751(R)|      SLOW  |        10.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.541(R)|      SLOW  |        12.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.401(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        19.170(R)|      SLOW  |        11.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        17.194(R)|      SLOW  |         9.978(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        20.023(R)|      SLOW  |        11.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.302(R)|      SLOW  |        10.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.616(R)|      SLOW  |        11.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.871(R)|      SLOW  |        10.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.588(R)|      SLOW  |        10.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.977(R)|      SLOW  |        11.694(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.752(R)|      SLOW  |        10.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.093(R)|      SLOW  |        10.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.092(R)|      SLOW  |        10.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.899(R)|      SLOW  |        10.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.381(R)|      SLOW  |        11.275(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.676(R)|      SLOW  |        11.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.818(R)|      SLOW  |        11.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.286(R)|      SLOW  |        10.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.766(R)|      SLOW  |         9.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.532(R)|      SLOW  |        10.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.779(R)|      SLOW  |        10.280(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.693(R)|      SLOW  |        10.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.108(R)|      SLOW  |        11.032(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.108(R)|      SLOW  |        11.137(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.114(R)|      SLOW  |        11.360(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.114(R)|      SLOW  |        11.485(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.920(R)|      SLOW  |        11.268(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.733(R)|      SLOW  |        11.253(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.810(R)|      SLOW  |        11.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.500(R)|      SLOW  |        11.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.084(R)|      SLOW  |        10.960(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.084(R)|      SLOW  |        10.884(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.042(R)|      SLOW  |        11.340(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.042(R)|      SLOW  |        10.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.803(R)|      SLOW  |        10.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.270(R)|      SLOW  |        10.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.586(R)|      SLOW  |        10.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.146(R)|      SLOW  |        11.964(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.209(R)|      SLOW  |         9.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.209(R)|      SLOW  |         9.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.489(R)|      SLOW  |        10.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.846(R)|      SLOW  |         9.959(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.846(R)|      SLOW  |         9.959(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.135(R)|      SLOW  |        10.104(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.561(R)|      SLOW  |        10.192(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.542(R)|      SLOW  |        11.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.318(R)|      SLOW  |        11.684(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.234(R)|      SLOW  |        11.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.566(R)|      SLOW  |        11.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.270(R)|      SLOW  |        10.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.546(R)|      SLOW  |        10.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.358(R)|      SLOW  |        10.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.358(R)|      SLOW  |        10.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.810(R)|      SLOW  |        10.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        19.000(R)|      SLOW  |        11.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.601(R)|      SLOW  |        12.116(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.546(R)|      SLOW  |        11.998(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.805(R)|      SLOW  |        13.519(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.822(R)|      SLOW  |        13.572(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.440(R)|      SLOW  |        13.285(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.271(R)|      SLOW  |        13.377(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.189(R)|      SLOW  |        13.177(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.032(R)|      SLOW  |        13.063(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.241(R)|      SLOW  |        13.960(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        27.157(R)|      SLOW  |        13.872(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        24.277(R)|      SLOW  |        12.709(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.702(R)|      SLOW  |        13.495(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.410(R)|      SLOW  |        12.723(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.273(R)|      SLOW  |        14.056(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.453(R)|      SLOW  |        13.141(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.801(R)|      SLOW  |        12.959(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.117(R)|      SLOW  |        12.995(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.581(R)|      SLOW  |        12.986(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<20> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.325(R)|      SLOW  |        13.396(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.404(R)|      SLOW  |        13.426(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.522(R)|      SLOW  |        13.594(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.702(R)|      SLOW  |        13.737(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        26.672(R)|      SLOW  |        15.127(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.398(R)|      SLOW  |        13.467(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.291(R)|      SLOW  |        13.419(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        25.257(R)|      SLOW  |        15.086(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.461(R)|      SLOW  |        13.849(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        21.066(R)|      SLOW  |        12.278(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        21.490(R)|      SLOW  |        12.510(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        21.293(R)|      SLOW  |        12.416(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        21.318(R)|      SLOW  |        12.444(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.524(R)|      SLOW  |        12.560(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.388(R)|      SLOW  |        12.478(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        22.466(R)|      SLOW  |        13.153(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.843(R)|      SLOW  |        13.398(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        22.377(R)|      SLOW  |        13.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        22.209(R)|      SLOW  |        13.005(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.119(R)|      SLOW  |        12.313(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.123(R)|      SLOW  |        12.329(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.393(R)|      SLOW  |        12.518(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.370(R)|      SLOW  |        12.474(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        22.557(R)|      SLOW  |        13.185(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        22.214(R)|      SLOW  |        12.964(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        22.362(R)|      SLOW  |        13.058(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        22.023(R)|      SLOW  |        12.873(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.719(R)|      SLOW  |        12.684(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        21.715(R)|      SLOW  |        12.665(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        20.192(R)|      SLOW  |        11.733(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        21.463(R)|      SLOW  |        12.497(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.935(R)|      SLOW  |        12.134(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        22.355(R)|      SLOW  |        11.781(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        20.490(R)|      SLOW  |        11.029(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        22.739(R)|      SLOW  |        11.697(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        24.176(R)|      SLOW  |        12.506(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        22.013(R)|      SLOW  |        12.041(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        21.652(R)|      SLOW  |        11.714(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        21.279(R)|      SLOW  |        11.687(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.920(R)|      SLOW  |        11.495(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        22.355(R)|      SLOW  |        12.113(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        23.130(R)|      SLOW  |        12.427(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        24.543(R)|      SLOW  |        12.948(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        22.179(R)|      SLOW  |        12.246(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        22.013(R)|      SLOW  |        12.432(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        21.271(R)|      SLOW  |        12.304(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        21.090(R)|      SLOW  |        11.679(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.857(R)|      SLOW  |        11.559(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.982(R)|      SLOW  |        11.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        17.049(R)|      SLOW  |         9.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        17.264(R)|      SLOW  |         9.995(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        17.108(R)|      SLOW  |         9.901(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        16.938(R)|      SLOW  |         9.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        19.157(R)|      SLOW  |        11.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.248(R)|      SLOW  |        11.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.465(R)|      SLOW  |        11.340(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.298(R)|      SLOW  |        11.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.053(R)|      SLOW  |         9.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.655(R)|      SLOW  |        10.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.715(R)|      SLOW  |        10.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.447(R)|      SLOW  |        10.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        20.061(R)|      SLOW  |        11.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.669(R)|      SLOW  |        10.891(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.579(R)|      SLOW  |        12.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.829(R)|      SLOW  |        10.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.815(R)|      SLOW  |        10.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        17.675(R)|      SLOW  |        10.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.476(R)|      SLOW  |        11.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        17.491(R)|      SLOW  |        10.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.304(R)|      SLOW  |        10.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.459(R)|      SLOW  |         9.939(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.733(R)|      SLOW  |         9.692(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        24.098(R)|      SLOW  |         9.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.807(R)|      SLOW  |         9.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.704(R)|      SLOW  |        10.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.263(R)|      SLOW  |        11.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        24.098(R)|      SLOW  |         9.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.238(R)|      SLOW  |        11.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.709(R)|      SLOW  |        11.512(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.947(R)|      SLOW  |        11.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.890(R)|      SLOW  |        10.650(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.890(R)|      SLOW  |        10.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.277(R)|      SLOW  |        11.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.277(R)|      SLOW  |        11.177(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.042(R)|      SLOW  |        11.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.637(R)|      SLOW  |        10.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.637(R)|      SLOW  |        10.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.899(R)|      SLOW  |        10.181(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.899(R)|      SLOW  |        10.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.136(R)|      SLOW  |         9.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.136(R)|      SLOW  |         9.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.459(R)|      SLOW  |         9.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.733(R)|      SLOW  |        10.892(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.952(R)|      SLOW  |        11.517(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.952(R)|      SLOW  |        11.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.947(R)|      SLOW  |        11.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.926(R)|      SLOW  |        10.377(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.926(R)|      SLOW  |        10.506(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.409(R)|      SLOW  |        10.492(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.626(R)|      SLOW  |        10.500(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.626(R)|      SLOW  |        10.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.671(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.461(R)|      SLOW  |        12.030(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.321(R)|      SLOW  |        10.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        19.090(R)|      SLOW  |        11.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        17.114(R)|      SLOW  |         9.925(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.943(R)|      SLOW  |        11.650(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.222(R)|      SLOW  |        10.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.536(R)|      SLOW  |        11.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.791(R)|      SLOW  |        10.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.508(R)|      SLOW  |        10.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.897(R)|      SLOW  |        11.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.672(R)|      SLOW  |        10.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.013(R)|      SLOW  |        10.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.012(R)|      SLOW  |        10.486(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.819(R)|      SLOW  |        10.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.301(R)|      SLOW  |        11.222(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.596(R)|      SLOW  |        11.382(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.738(R)|      SLOW  |        11.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.206(R)|      SLOW  |         9.971(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.686(R)|      SLOW  |         9.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.452(R)|      SLOW  |        10.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.699(R)|      SLOW  |        10.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.613(R)|      SLOW  |        10.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.028(R)|      SLOW  |        10.979(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.028(R)|      SLOW  |        11.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.034(R)|      SLOW  |        11.307(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.034(R)|      SLOW  |        11.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.840(R)|      SLOW  |        11.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.653(R)|      SLOW  |        11.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.730(R)|      SLOW  |        11.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.420(R)|      SLOW  |        11.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.004(R)|      SLOW  |        10.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.004(R)|      SLOW  |        10.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.962(R)|      SLOW  |        11.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.962(R)|      SLOW  |        10.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.723(R)|      SLOW  |        10.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.190(R)|      SLOW  |        10.869(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.506(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.066(R)|      SLOW  |        11.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.129(R)|      SLOW  |         9.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.129(R)|      SLOW  |         9.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.409(R)|      SLOW  |        10.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.766(R)|      SLOW  |         9.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.766(R)|      SLOW  |         9.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.055(R)|      SLOW  |        10.051(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.481(R)|      SLOW  |        10.139(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.462(R)|      SLOW  |        11.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.238(R)|      SLOW  |        11.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.154(R)|      SLOW  |        11.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.486(R)|      SLOW  |        11.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.190(R)|      SLOW  |        10.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.466(R)|      SLOW  |        10.385(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.278(R)|      SLOW  |        10.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.278(R)|      SLOW  |        10.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.730(R)|      SLOW  |         9.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.920(R)|      SLOW  |        11.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.521(R)|      SLOW  |        12.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.466(R)|      SLOW  |        11.945(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.725(R)|      SLOW  |        13.466(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.742(R)|      SLOW  |        13.519(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.360(R)|      SLOW  |        13.232(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.191(R)|      SLOW  |        13.324(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.109(R)|      SLOW  |        13.124(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.952(R)|      SLOW  |        13.010(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.161(R)|      SLOW  |        13.907(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        27.077(R)|      SLOW  |        13.819(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        24.197(R)|      SLOW  |        12.656(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.622(R)|      SLOW  |        13.442(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.330(R)|      SLOW  |        12.670(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.193(R)|      SLOW  |        14.003(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.373(R)|      SLOW  |        13.088(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.721(R)|      SLOW  |        12.906(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.037(R)|      SLOW  |        12.942(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.501(R)|      SLOW  |        12.933(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<21> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.541(R)|      SLOW  |        12.330(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.620(R)|      SLOW  |        12.360(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.738(R)|      SLOW  |        12.528(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.918(R)|      SLOW  |        12.671(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        24.888(R)|      SLOW  |        14.061(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.614(R)|      SLOW  |        12.401(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.507(R)|      SLOW  |        12.353(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        23.473(R)|      SLOW  |        14.020(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.677(R)|      SLOW  |        12.783(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.282(R)|      SLOW  |        11.212(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.706(R)|      SLOW  |        11.444(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.509(R)|      SLOW  |        11.350(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.534(R)|      SLOW  |        11.378(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.740(R)|      SLOW  |        11.494(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.604(R)|      SLOW  |        11.412(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.682(R)|      SLOW  |        12.087(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.059(R)|      SLOW  |        12.332(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.593(R)|      SLOW  |        12.085(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.425(R)|      SLOW  |        11.939(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.335(R)|      SLOW  |        11.247(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.339(R)|      SLOW  |        11.263(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.609(R)|      SLOW  |        11.452(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.586(R)|      SLOW  |        11.408(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.773(R)|      SLOW  |        12.119(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.430(R)|      SLOW  |        11.898(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.578(R)|      SLOW  |        11.992(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.239(R)|      SLOW  |        11.807(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.935(R)|      SLOW  |        11.618(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.931(R)|      SLOW  |        11.599(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.408(R)|      SLOW  |        10.667(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.679(R)|      SLOW  |        11.431(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.151(R)|      SLOW  |        11.068(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.571(R)|      SLOW  |        10.715(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.706(R)|      SLOW  |         9.963(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.955(R)|      SLOW  |        10.631(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.392(R)|      SLOW  |        11.440(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.229(R)|      SLOW  |        10.975(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.868(R)|      SLOW  |        10.648(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.495(R)|      SLOW  |        10.621(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.136(R)|      SLOW  |        10.429(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.571(R)|      SLOW  |        11.047(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.346(R)|      SLOW  |        11.361(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.759(R)|      SLOW  |        11.882(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.395(R)|      SLOW  |        11.180(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.229(R)|      SLOW  |        11.366(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.487(R)|      SLOW  |        11.238(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.306(R)|      SLOW  |        10.613(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.073(R)|      SLOW  |        10.493(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.198(R)|      SLOW  |        10.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.265(R)|      SLOW  |         8.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.480(R)|      SLOW  |         8.929(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.324(R)|      SLOW  |         8.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.154(R)|      SLOW  |         8.723(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.373(R)|      SLOW  |        10.120(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.464(R)|      SLOW  |        10.098(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.681(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.514(R)|      SLOW  |        10.145(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.269(R)|      SLOW  |         8.694(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        15.871(R)|      SLOW  |         9.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        15.931(R)|      SLOW  |         9.198(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        15.663(R)|      SLOW  |         8.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.277(R)|      SLOW  |        10.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.885(R)|      SLOW  |         9.825(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.795(R)|      SLOW  |        10.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.045(R)|      SLOW  |         9.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.031(R)|      SLOW  |         9.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.891(R)|      SLOW  |         9.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.692(R)|      SLOW  |        10.228(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.707(R)|      SLOW  |         9.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.520(R)|      SLOW  |         9.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.675(R)|      SLOW  |         8.873(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.949(R)|      SLOW  |         8.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.314(R)|      SLOW  |         8.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.023(R)|      SLOW  |         8.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.920(R)|      SLOW  |         9.477(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.479(R)|      SLOW  |        10.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.314(R)|      SLOW  |         8.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.454(R)|      SLOW  |        10.479(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.925(R)|      SLOW  |        10.446(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.163(R)|      SLOW  |        10.342(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.106(R)|      SLOW  |         9.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.106(R)|      SLOW  |         9.713(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.493(R)|      SLOW  |        10.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.493(R)|      SLOW  |        10.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.258(R)|      SLOW  |        10.555(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.853(R)|      SLOW  |         9.836(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.853(R)|      SLOW  |         9.845(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.115(R)|      SLOW  |         9.115(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.115(R)|      SLOW  |         9.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.352(R)|      SLOW  |         8.602(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.352(R)|      SLOW  |         8.714(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.675(R)|      SLOW  |         8.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.949(R)|      SLOW  |         9.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.168(R)|      SLOW  |        10.451(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.168(R)|      SLOW  |        10.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.163(R)|      SLOW  |        10.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.142(R)|      SLOW  |         9.311(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.142(R)|      SLOW  |         9.440(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.625(R)|      SLOW  |         9.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.842(R)|      SLOW  |         9.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.842(R)|      SLOW  |         9.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.887(R)|      SLOW  |         9.225(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.677(R)|      SLOW  |        10.964(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.537(R)|      SLOW  |         9.684(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.306(R)|      SLOW  |        10.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.330(R)|      SLOW  |         8.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.159(R)|      SLOW  |        10.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.438(R)|      SLOW  |         9.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.752(R)|      SLOW  |        10.342(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.007(R)|      SLOW  |         9.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.724(R)|      SLOW  |         9.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.113(R)|      SLOW  |        10.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        15.888(R)|      SLOW  |         9.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.229(R)|      SLOW  |         9.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.228(R)|      SLOW  |         9.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.035(R)|      SLOW  |         9.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.517(R)|      SLOW  |        10.156(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.812(R)|      SLOW  |        10.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.954(R)|      SLOW  |        10.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.422(R)|      SLOW  |         8.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.902(R)|      SLOW  |         7.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.668(R)|      SLOW  |         9.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.915(R)|      SLOW  |         9.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.829(R)|      SLOW  |         9.694(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.244(R)|      SLOW  |         9.913(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.244(R)|      SLOW  |        10.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.250(R)|      SLOW  |        10.241(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.250(R)|      SLOW  |        10.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.056(R)|      SLOW  |        10.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.869(R)|      SLOW  |        10.134(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        19.946(R)|      SLOW  |        10.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.636(R)|      SLOW  |         9.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.220(R)|      SLOW  |         9.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.220(R)|      SLOW  |         9.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.178(R)|      SLOW  |        10.221(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.178(R)|      SLOW  |         9.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        19.939(R)|      SLOW  |         9.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.406(R)|      SLOW  |         9.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        19.722(R)|      SLOW  |         9.028(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.282(R)|      SLOW  |        10.845(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.345(R)|      SLOW  |         8.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.345(R)|      SLOW  |         8.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.625(R)|      SLOW  |         9.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.982(R)|      SLOW  |         8.840(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.982(R)|      SLOW  |         8.840(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.271(R)|      SLOW  |         8.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.697(R)|      SLOW  |         9.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.678(R)|      SLOW  |        10.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.454(R)|      SLOW  |        10.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.370(R)|      SLOW  |        10.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.702(R)|      SLOW  |        10.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.406(R)|      SLOW  |         9.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.682(R)|      SLOW  |         9.319(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.494(R)|      SLOW  |         9.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.494(R)|      SLOW  |         9.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        19.946(R)|      SLOW  |         8.910(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.136(R)|      SLOW  |         9.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.737(R)|      SLOW  |        10.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.682(R)|      SLOW  |        10.879(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.941(R)|      SLOW  |        12.400(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.958(R)|      SLOW  |        12.453(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.576(R)|      SLOW  |        12.166(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.407(R)|      SLOW  |        12.258(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.325(R)|      SLOW  |        12.058(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.168(R)|      SLOW  |        11.944(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.377(R)|      SLOW  |        12.841(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.293(R)|      SLOW  |        12.753(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.413(R)|      SLOW  |        11.590(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.838(R)|      SLOW  |        12.376(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.546(R)|      SLOW  |        11.604(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.409(R)|      SLOW  |        12.937(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.589(R)|      SLOW  |        12.022(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.937(R)|      SLOW  |        11.840(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.253(R)|      SLOW  |        11.876(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.717(R)|      SLOW  |        11.867(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<22> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.173(R)|      SLOW  |        12.129(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.252(R)|      SLOW  |        12.159(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.370(R)|      SLOW  |        12.327(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.550(R)|      SLOW  |        12.470(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        24.520(R)|      SLOW  |        13.860(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.246(R)|      SLOW  |        12.200(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.139(R)|      SLOW  |        12.152(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        23.105(R)|      SLOW  |        13.819(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.309(R)|      SLOW  |        12.582(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.914(R)|      SLOW  |        11.011(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.338(R)|      SLOW  |        11.243(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.141(R)|      SLOW  |        11.149(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.166(R)|      SLOW  |        11.177(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.372(R)|      SLOW  |        11.293(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.236(R)|      SLOW  |        11.211(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.314(R)|      SLOW  |        11.886(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.691(R)|      SLOW  |        12.131(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.225(R)|      SLOW  |        11.884(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.057(R)|      SLOW  |        11.738(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        18.967(R)|      SLOW  |        11.046(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        18.971(R)|      SLOW  |        11.062(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.241(R)|      SLOW  |        11.251(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.218(R)|      SLOW  |        11.207(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.405(R)|      SLOW  |        11.918(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.062(R)|      SLOW  |        11.697(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.210(R)|      SLOW  |        11.791(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.871(R)|      SLOW  |        11.606(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.567(R)|      SLOW  |        11.417(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.563(R)|      SLOW  |        11.398(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.040(R)|      SLOW  |        10.466(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.311(R)|      SLOW  |        11.230(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.783(R)|      SLOW  |        10.867(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.203(R)|      SLOW  |        10.514(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.338(R)|      SLOW  |         9.762(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.587(R)|      SLOW  |        10.430(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.024(R)|      SLOW  |        11.239(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.861(R)|      SLOW  |        10.774(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.500(R)|      SLOW  |        10.447(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.127(R)|      SLOW  |        10.420(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.768(R)|      SLOW  |        10.228(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.203(R)|      SLOW  |        10.846(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.978(R)|      SLOW  |        11.160(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.391(R)|      SLOW  |        11.681(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.027(R)|      SLOW  |        10.979(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.861(R)|      SLOW  |        11.165(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.119(R)|      SLOW  |        11.037(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.938(R)|      SLOW  |        10.412(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.705(R)|      SLOW  |        10.292(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.830(R)|      SLOW  |        10.360(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.897(R)|      SLOW  |         8.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.112(R)|      SLOW  |         8.728(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.956(R)|      SLOW  |         8.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.786(R)|      SLOW  |         8.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.005(R)|      SLOW  |         9.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.096(R)|      SLOW  |         9.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.313(R)|      SLOW  |        10.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.146(R)|      SLOW  |         9.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        14.901(R)|      SLOW  |         8.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        15.503(R)|      SLOW  |         8.953(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        15.563(R)|      SLOW  |         8.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        15.295(R)|      SLOW  |         8.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        17.909(R)|      SLOW  |        10.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.517(R)|      SLOW  |         9.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.427(R)|      SLOW  |        10.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.677(R)|      SLOW  |         9.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.663(R)|      SLOW  |         9.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.523(R)|      SLOW  |         9.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.324(R)|      SLOW  |        10.027(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.339(R)|      SLOW  |         8.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.152(R)|      SLOW  |         9.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.307(R)|      SLOW  |         8.672(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.581(R)|      SLOW  |         8.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.946(R)|      SLOW  |         8.674(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.655(R)|      SLOW  |         8.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.552(R)|      SLOW  |         9.276(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.111(R)|      SLOW  |        10.030(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.946(R)|      SLOW  |         8.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.086(R)|      SLOW  |        10.278(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.557(R)|      SLOW  |        10.245(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.795(R)|      SLOW  |        10.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.738(R)|      SLOW  |         9.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.738(R)|      SLOW  |         9.512(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.125(R)|      SLOW  |        10.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.125(R)|      SLOW  |         9.910(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.890(R)|      SLOW  |        10.354(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.485(R)|      SLOW  |         9.635(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.485(R)|      SLOW  |         9.644(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.747(R)|      SLOW  |         8.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.747(R)|      SLOW  |         9.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.984(R)|      SLOW  |         8.401(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.984(R)|      SLOW  |         8.513(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.307(R)|      SLOW  |         8.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.581(R)|      SLOW  |         9.625(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.800(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.800(R)|      SLOW  |        10.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.795(R)|      SLOW  |         9.814(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.774(R)|      SLOW  |         9.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.774(R)|      SLOW  |         9.239(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.257(R)|      SLOW  |         9.225(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.474(R)|      SLOW  |         9.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.474(R)|      SLOW  |         9.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.519(R)|      SLOW  |         9.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.309(R)|      SLOW  |        10.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.169(R)|      SLOW  |         9.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.938(R)|      SLOW  |         9.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.962(R)|      SLOW  |         8.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.791(R)|      SLOW  |        10.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.070(R)|      SLOW  |         9.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.384(R)|      SLOW  |        10.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.639(R)|      SLOW  |         9.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.356(R)|      SLOW  |         9.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.745(R)|      SLOW  |        10.374(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        15.520(R)|      SLOW  |         8.965(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        15.861(R)|      SLOW  |         9.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        15.860(R)|      SLOW  |         9.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        15.667(R)|      SLOW  |         9.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.149(R)|      SLOW  |         9.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.444(R)|      SLOW  |        10.115(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.586(R)|      SLOW  |        10.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.054(R)|      SLOW  |         8.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.534(R)|      SLOW  |         7.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.300(R)|      SLOW  |         8.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.547(R)|      SLOW  |         8.960(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.461(R)|      SLOW  |         9.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        19.876(R)|      SLOW  |         9.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        19.876(R)|      SLOW  |         9.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        19.882(R)|      SLOW  |        10.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        19.882(R)|      SLOW  |        10.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        19.688(R)|      SLOW  |         9.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.501(R)|      SLOW  |         9.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        19.578(R)|      SLOW  |        10.019(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.268(R)|      SLOW  |         9.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        19.852(R)|      SLOW  |         9.640(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        19.852(R)|      SLOW  |         9.564(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        17.810(R)|      SLOW  |        10.020(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        17.810(R)|      SLOW  |         9.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        19.571(R)|      SLOW  |         9.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.038(R)|      SLOW  |         9.602(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        19.354(R)|      SLOW  |         8.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        19.914(R)|      SLOW  |        10.644(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        20.977(R)|      SLOW  |         8.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        20.977(R)|      SLOW  |         8.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.257(R)|      SLOW  |         8.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.614(R)|      SLOW  |         8.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.614(R)|      SLOW  |         8.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        19.903(R)|      SLOW  |         8.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.329(R)|      SLOW  |         8.872(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.310(R)|      SLOW  |        10.178(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.086(R)|      SLOW  |        10.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.002(R)|      SLOW  |        10.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.334(R)|      SLOW  |        10.085(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.038(R)|      SLOW  |         9.032(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.314(R)|      SLOW  |         9.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.126(R)|      SLOW  |         9.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.126(R)|      SLOW  |         9.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        19.578(R)|      SLOW  |         8.709(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.768(R)|      SLOW  |         9.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.369(R)|      SLOW  |        10.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.314(R)|      SLOW  |        10.678(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.573(R)|      SLOW  |        12.199(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.590(R)|      SLOW  |        12.252(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.208(R)|      SLOW  |        11.965(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.039(R)|      SLOW  |        12.057(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.957(R)|      SLOW  |        11.857(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.800(R)|      SLOW  |        11.743(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.009(R)|      SLOW  |        12.640(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.925(R)|      SLOW  |        12.552(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.045(R)|      SLOW  |        11.389(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.470(R)|      SLOW  |        12.175(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.178(R)|      SLOW  |        11.403(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.041(R)|      SLOW  |        12.736(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.221(R)|      SLOW  |        11.821(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.569(R)|      SLOW  |        11.639(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.885(R)|      SLOW  |        11.675(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.349(R)|      SLOW  |        11.666(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<23> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.318(R)|      SLOW  |        12.803(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.397(R)|      SLOW  |        12.833(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.515(R)|      SLOW  |        13.001(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.695(R)|      SLOW  |        13.144(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        25.665(R)|      SLOW  |        14.534(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.391(R)|      SLOW  |        12.874(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.284(R)|      SLOW  |        12.826(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        24.250(R)|      SLOW  |        14.493(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.454(R)|      SLOW  |        13.256(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.059(R)|      SLOW  |        11.685(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.483(R)|      SLOW  |        11.917(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.286(R)|      SLOW  |        11.823(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.311(R)|      SLOW  |        11.851(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.517(R)|      SLOW  |        11.967(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.381(R)|      SLOW  |        11.885(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.459(R)|      SLOW  |        12.560(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.836(R)|      SLOW  |        12.805(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.370(R)|      SLOW  |        12.558(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.202(R)|      SLOW  |        12.412(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.112(R)|      SLOW  |        11.720(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.116(R)|      SLOW  |        11.736(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.386(R)|      SLOW  |        11.925(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.363(R)|      SLOW  |        11.881(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.550(R)|      SLOW  |        12.592(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.207(R)|      SLOW  |        12.371(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.355(R)|      SLOW  |        12.465(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.016(R)|      SLOW  |        12.280(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.712(R)|      SLOW  |        12.091(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.708(R)|      SLOW  |        12.072(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.185(R)|      SLOW  |        11.140(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.456(R)|      SLOW  |        11.904(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.928(R)|      SLOW  |        11.541(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.348(R)|      SLOW  |        11.188(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.483(R)|      SLOW  |        10.436(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.732(R)|      SLOW  |        11.104(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.169(R)|      SLOW  |        11.913(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.006(R)|      SLOW  |        11.448(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.645(R)|      SLOW  |        11.121(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.272(R)|      SLOW  |        11.094(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.913(R)|      SLOW  |        10.902(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.348(R)|      SLOW  |        11.520(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.123(R)|      SLOW  |        11.834(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.536(R)|      SLOW  |        12.355(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.172(R)|      SLOW  |        11.653(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.006(R)|      SLOW  |        11.839(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.264(R)|      SLOW  |        11.711(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.083(R)|      SLOW  |        11.086(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.850(R)|      SLOW  |        10.966(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.975(R)|      SLOW  |        11.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.042(R)|      SLOW  |         9.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.257(R)|      SLOW  |         9.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.101(R)|      SLOW  |         9.308(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.931(R)|      SLOW  |         9.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.150(R)|      SLOW  |        10.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.241(R)|      SLOW  |        10.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.458(R)|      SLOW  |        10.747(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.291(R)|      SLOW  |        10.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.046(R)|      SLOW  |         9.167(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.648(R)|      SLOW  |         9.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.708(R)|      SLOW  |         9.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.440(R)|      SLOW  |         9.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.054(R)|      SLOW  |        11.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.662(R)|      SLOW  |        10.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.572(R)|      SLOW  |        11.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.822(R)|      SLOW  |         9.775(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.808(R)|      SLOW  |        10.349(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.668(R)|      SLOW  |         9.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.469(R)|      SLOW  |        10.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.484(R)|      SLOW  |         9.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.297(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.452(R)|      SLOW  |         9.346(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.726(R)|      SLOW  |         9.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.091(R)|      SLOW  |         9.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.800(R)|      SLOW  |         9.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.697(R)|      SLOW  |         9.950(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.256(R)|      SLOW  |        10.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.091(R)|      SLOW  |         9.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.231(R)|      SLOW  |        10.952(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.702(R)|      SLOW  |        10.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.940(R)|      SLOW  |        10.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.883(R)|      SLOW  |        10.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.883(R)|      SLOW  |        10.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.270(R)|      SLOW  |        10.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.270(R)|      SLOW  |        10.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.035(R)|      SLOW  |        11.028(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.630(R)|      SLOW  |        10.309(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.630(R)|      SLOW  |        10.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.892(R)|      SLOW  |         9.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.892(R)|      SLOW  |         9.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.129(R)|      SLOW  |         9.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.129(R)|      SLOW  |         9.187(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.452(R)|      SLOW  |         9.228(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.726(R)|      SLOW  |        10.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.945(R)|      SLOW  |        10.924(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.945(R)|      SLOW  |        11.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.940(R)|      SLOW  |        10.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.919(R)|      SLOW  |         9.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.919(R)|      SLOW  |         9.913(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.402(R)|      SLOW  |         9.899(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.619(R)|      SLOW  |         9.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.619(R)|      SLOW  |        10.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.664(R)|      SLOW  |         9.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.454(R)|      SLOW  |        11.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.314(R)|      SLOW  |        10.157(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.083(R)|      SLOW  |        10.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.107(R)|      SLOW  |         9.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.936(R)|      SLOW  |        11.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.215(R)|      SLOW  |         9.995(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.529(R)|      SLOW  |        10.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.784(R)|      SLOW  |        10.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.501(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.890(R)|      SLOW  |        11.048(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.665(R)|      SLOW  |         9.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.006(R)|      SLOW  |         9.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.005(R)|      SLOW  |         9.893(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.812(R)|      SLOW  |         9.758(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.294(R)|      SLOW  |        10.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.589(R)|      SLOW  |        10.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.731(R)|      SLOW  |        10.890(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.199(R)|      SLOW  |         9.378(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.679(R)|      SLOW  |         8.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.445(R)|      SLOW  |         9.476(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.692(R)|      SLOW  |         9.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.606(R)|      SLOW  |        10.167(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.021(R)|      SLOW  |        10.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.021(R)|      SLOW  |        10.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.027(R)|      SLOW  |        10.714(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.027(R)|      SLOW  |        10.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.833(R)|      SLOW  |        10.622(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.646(R)|      SLOW  |        10.607(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.723(R)|      SLOW  |        10.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.413(R)|      SLOW  |        10.443(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.997(R)|      SLOW  |        10.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.997(R)|      SLOW  |        10.238(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.955(R)|      SLOW  |        10.694(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.955(R)|      SLOW  |        10.295(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.716(R)|      SLOW  |         9.674(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.183(R)|      SLOW  |        10.276(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.499(R)|      SLOW  |         9.501(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.059(R)|      SLOW  |        11.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.122(R)|      SLOW  |         9.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.122(R)|      SLOW  |         9.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.402(R)|      SLOW  |         9.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.759(R)|      SLOW  |         9.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.759(R)|      SLOW  |         9.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.048(R)|      SLOW  |         9.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.474(R)|      SLOW  |         9.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.455(R)|      SLOW  |        10.852(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.231(R)|      SLOW  |        11.038(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.147(R)|      SLOW  |        10.978(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.479(R)|      SLOW  |        10.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.183(R)|      SLOW  |         9.706(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.459(R)|      SLOW  |         9.792(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.271(R)|      SLOW  |         9.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.271(R)|      SLOW  |         9.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.723(R)|      SLOW  |         9.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.913(R)|      SLOW  |        10.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.514(R)|      SLOW  |        11.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.459(R)|      SLOW  |        11.352(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.718(R)|      SLOW  |        12.873(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.735(R)|      SLOW  |        12.926(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.353(R)|      SLOW  |        12.639(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.184(R)|      SLOW  |        12.731(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.102(R)|      SLOW  |        12.531(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.945(R)|      SLOW  |        12.417(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.154(R)|      SLOW  |        13.314(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.070(R)|      SLOW  |        13.226(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.190(R)|      SLOW  |        12.063(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.615(R)|      SLOW  |        12.849(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.323(R)|      SLOW  |        12.077(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.186(R)|      SLOW  |        13.410(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.366(R)|      SLOW  |        12.495(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.714(R)|      SLOW  |        12.313(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.030(R)|      SLOW  |        12.349(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.494(R)|      SLOW  |        12.340(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<24> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.627(R)|      SLOW  |        12.401(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.706(R)|      SLOW  |        12.431(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.824(R)|      SLOW  |        12.599(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.004(R)|      SLOW  |        12.742(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        24.974(R)|      SLOW  |        14.132(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.700(R)|      SLOW  |        12.472(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.593(R)|      SLOW  |        12.424(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        23.559(R)|      SLOW  |        14.091(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.763(R)|      SLOW  |        12.854(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.368(R)|      SLOW  |        11.283(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.792(R)|      SLOW  |        11.515(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.595(R)|      SLOW  |        11.421(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.620(R)|      SLOW  |        11.449(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.826(R)|      SLOW  |        11.565(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.690(R)|      SLOW  |        11.483(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.768(R)|      SLOW  |        12.158(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.145(R)|      SLOW  |        12.403(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.679(R)|      SLOW  |        12.156(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.511(R)|      SLOW  |        12.010(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.421(R)|      SLOW  |        11.318(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.425(R)|      SLOW  |        11.334(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.695(R)|      SLOW  |        11.523(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.672(R)|      SLOW  |        11.479(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.859(R)|      SLOW  |        12.190(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.516(R)|      SLOW  |        11.969(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.664(R)|      SLOW  |        12.063(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.325(R)|      SLOW  |        11.878(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.021(R)|      SLOW  |        11.689(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.017(R)|      SLOW  |        11.670(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.494(R)|      SLOW  |        10.738(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.765(R)|      SLOW  |        11.502(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.237(R)|      SLOW  |        11.139(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.657(R)|      SLOW  |        10.786(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.792(R)|      SLOW  |        10.034(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.041(R)|      SLOW  |        10.702(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.478(R)|      SLOW  |        11.511(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.315(R)|      SLOW  |        11.046(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.954(R)|      SLOW  |        10.719(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.581(R)|      SLOW  |        10.692(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.222(R)|      SLOW  |        10.500(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.657(R)|      SLOW  |        11.118(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.432(R)|      SLOW  |        11.432(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.845(R)|      SLOW  |        11.953(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.481(R)|      SLOW  |        11.251(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.315(R)|      SLOW  |        11.437(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.573(R)|      SLOW  |        11.309(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.392(R)|      SLOW  |        10.684(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.159(R)|      SLOW  |        10.564(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.284(R)|      SLOW  |        10.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.351(R)|      SLOW  |         8.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.566(R)|      SLOW  |         9.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.410(R)|      SLOW  |         8.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.240(R)|      SLOW  |         8.794(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.459(R)|      SLOW  |        10.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.550(R)|      SLOW  |        10.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.767(R)|      SLOW  |        10.345(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.600(R)|      SLOW  |        10.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.355(R)|      SLOW  |         8.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        15.957(R)|      SLOW  |         9.225(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.017(R)|      SLOW  |         9.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        15.749(R)|      SLOW  |         9.062(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.363(R)|      SLOW  |        10.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.971(R)|      SLOW  |         9.896(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.881(R)|      SLOW  |        11.062(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.131(R)|      SLOW  |         9.373(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.117(R)|      SLOW  |         9.947(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.977(R)|      SLOW  |         9.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.778(R)|      SLOW  |        10.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.793(R)|      SLOW  |         9.167(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.606(R)|      SLOW  |         9.692(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.761(R)|      SLOW  |         8.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.035(R)|      SLOW  |         8.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.400(R)|      SLOW  |         8.946(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.109(R)|      SLOW  |         8.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.006(R)|      SLOW  |         9.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.565(R)|      SLOW  |        10.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.400(R)|      SLOW  |         8.744(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.540(R)|      SLOW  |        10.550(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.011(R)|      SLOW  |        10.517(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.249(R)|      SLOW  |        10.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.192(R)|      SLOW  |         9.655(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.192(R)|      SLOW  |         9.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.579(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.579(R)|      SLOW  |        10.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.344(R)|      SLOW  |        10.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.939(R)|      SLOW  |         9.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.939(R)|      SLOW  |         9.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.201(R)|      SLOW  |         9.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.201(R)|      SLOW  |         9.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.438(R)|      SLOW  |         8.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.438(R)|      SLOW  |         8.785(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.761(R)|      SLOW  |         8.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.035(R)|      SLOW  |         9.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.254(R)|      SLOW  |        10.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.254(R)|      SLOW  |        10.651(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.249(R)|      SLOW  |        10.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.228(R)|      SLOW  |         9.382(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.228(R)|      SLOW  |         9.511(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.711(R)|      SLOW  |         9.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.928(R)|      SLOW  |         9.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.928(R)|      SLOW  |         9.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.973(R)|      SLOW  |         9.296(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.763(R)|      SLOW  |        11.035(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.623(R)|      SLOW  |         9.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.392(R)|      SLOW  |        10.100(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.416(R)|      SLOW  |         8.930(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.245(R)|      SLOW  |        10.655(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.524(R)|      SLOW  |         9.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.838(R)|      SLOW  |        10.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.093(R)|      SLOW  |         9.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.810(R)|      SLOW  |         9.692(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.199(R)|      SLOW  |        10.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        15.974(R)|      SLOW  |         9.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.315(R)|      SLOW  |         9.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.314(R)|      SLOW  |         9.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.121(R)|      SLOW  |         9.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.603(R)|      SLOW  |        10.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.898(R)|      SLOW  |        10.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.040(R)|      SLOW  |        10.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.508(R)|      SLOW  |         8.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.988(R)|      SLOW  |         8.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.754(R)|      SLOW  |         9.074(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.001(R)|      SLOW  |         9.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.915(R)|      SLOW  |         9.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.330(R)|      SLOW  |         9.984(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.330(R)|      SLOW  |        10.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.336(R)|      SLOW  |        10.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.336(R)|      SLOW  |        10.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.142(R)|      SLOW  |        10.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.955(R)|      SLOW  |        10.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.032(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.722(R)|      SLOW  |        10.041(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.306(R)|      SLOW  |         9.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.306(R)|      SLOW  |         9.836(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.264(R)|      SLOW  |        10.292(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.264(R)|      SLOW  |         9.893(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.025(R)|      SLOW  |         9.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.492(R)|      SLOW  |         9.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        19.808(R)|      SLOW  |         9.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.368(R)|      SLOW  |        10.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.431(R)|      SLOW  |         8.913(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.431(R)|      SLOW  |         8.913(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.711(R)|      SLOW  |         9.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.068(R)|      SLOW  |         8.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.068(R)|      SLOW  |         8.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.357(R)|      SLOW  |         9.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.783(R)|      SLOW  |         9.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.764(R)|      SLOW  |        10.450(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.540(R)|      SLOW  |        10.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.456(R)|      SLOW  |        10.576(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.788(R)|      SLOW  |        10.357(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.492(R)|      SLOW  |         9.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.768(R)|      SLOW  |         9.390(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.580(R)|      SLOW  |         9.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.580(R)|      SLOW  |         9.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.032(R)|      SLOW  |         8.981(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.222(R)|      SLOW  |        10.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.823(R)|      SLOW  |        11.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.768(R)|      SLOW  |        10.950(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.027(R)|      SLOW  |        12.471(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.044(R)|      SLOW  |        12.524(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.662(R)|      SLOW  |        12.237(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.493(R)|      SLOW  |        12.329(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.411(R)|      SLOW  |        12.129(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.254(R)|      SLOW  |        12.015(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.463(R)|      SLOW  |        12.912(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.379(R)|      SLOW  |        12.824(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.499(R)|      SLOW  |        11.661(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.924(R)|      SLOW  |        12.447(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.632(R)|      SLOW  |        11.675(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.495(R)|      SLOW  |        13.008(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.675(R)|      SLOW  |        12.093(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.023(R)|      SLOW  |        11.911(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.339(R)|      SLOW  |        11.947(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.803(R)|      SLOW  |        11.938(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<25> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.505(R)|      SLOW  |        12.921(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.584(R)|      SLOW  |        12.951(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.702(R)|      SLOW  |        13.119(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.882(R)|      SLOW  |        13.262(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        25.852(R)|      SLOW  |        14.652(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.578(R)|      SLOW  |        12.992(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.471(R)|      SLOW  |        12.944(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        24.437(R)|      SLOW  |        14.611(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.641(R)|      SLOW  |        13.374(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.246(R)|      SLOW  |        11.803(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.670(R)|      SLOW  |        12.035(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.473(R)|      SLOW  |        11.941(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.498(R)|      SLOW  |        11.969(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.704(R)|      SLOW  |        12.085(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.568(R)|      SLOW  |        12.003(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.646(R)|      SLOW  |        12.678(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.023(R)|      SLOW  |        12.923(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.557(R)|      SLOW  |        12.676(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.389(R)|      SLOW  |        12.530(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.299(R)|      SLOW  |        11.838(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.303(R)|      SLOW  |        11.854(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.573(R)|      SLOW  |        12.043(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.550(R)|      SLOW  |        11.999(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.737(R)|      SLOW  |        12.710(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.394(R)|      SLOW  |        12.489(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.542(R)|      SLOW  |        12.583(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.203(R)|      SLOW  |        12.398(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.899(R)|      SLOW  |        12.209(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.895(R)|      SLOW  |        12.190(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.372(R)|      SLOW  |        11.258(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.643(R)|      SLOW  |        12.022(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.115(R)|      SLOW  |        11.659(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.535(R)|      SLOW  |        11.306(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.670(R)|      SLOW  |        10.554(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.919(R)|      SLOW  |        11.222(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.356(R)|      SLOW  |        12.031(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.193(R)|      SLOW  |        11.566(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.832(R)|      SLOW  |        11.239(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.459(R)|      SLOW  |        11.212(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.100(R)|      SLOW  |        11.020(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.535(R)|      SLOW  |        11.638(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.310(R)|      SLOW  |        11.952(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.723(R)|      SLOW  |        12.473(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.359(R)|      SLOW  |        11.771(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.193(R)|      SLOW  |        11.957(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.451(R)|      SLOW  |        11.829(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.270(R)|      SLOW  |        11.204(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.037(R)|      SLOW  |        11.084(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.162(R)|      SLOW  |        11.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.229(R)|      SLOW  |         9.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.444(R)|      SLOW  |         9.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.288(R)|      SLOW  |         9.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        16.118(R)|      SLOW  |         9.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.337(R)|      SLOW  |        10.711(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.428(R)|      SLOW  |        10.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.645(R)|      SLOW  |        10.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.478(R)|      SLOW  |        10.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.233(R)|      SLOW  |         9.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.835(R)|      SLOW  |         9.745(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.895(R)|      SLOW  |         9.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.627(R)|      SLOW  |         9.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.241(R)|      SLOW  |        11.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.849(R)|      SLOW  |        10.416(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.759(R)|      SLOW  |        11.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.009(R)|      SLOW  |         9.893(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.995(R)|      SLOW  |        10.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.855(R)|      SLOW  |         9.794(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.656(R)|      SLOW  |        10.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.671(R)|      SLOW  |         9.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.484(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.639(R)|      SLOW  |         9.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.913(R)|      SLOW  |         9.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.278(R)|      SLOW  |         9.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.987(R)|      SLOW  |         9.439(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.884(R)|      SLOW  |        10.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.443(R)|      SLOW  |        10.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.278(R)|      SLOW  |         9.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.418(R)|      SLOW  |        11.070(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.889(R)|      SLOW  |        11.037(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.127(R)|      SLOW  |        10.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.070(R)|      SLOW  |        10.175(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.070(R)|      SLOW  |        10.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.457(R)|      SLOW  |        10.794(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.457(R)|      SLOW  |        10.702(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.222(R)|      SLOW  |        11.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.817(R)|      SLOW  |        10.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.817(R)|      SLOW  |        10.436(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.079(R)|      SLOW  |         9.706(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.079(R)|      SLOW  |        10.079(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.316(R)|      SLOW  |         9.193(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.316(R)|      SLOW  |         9.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.639(R)|      SLOW  |         9.346(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.913(R)|      SLOW  |        10.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.132(R)|      SLOW  |        11.042(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.132(R)|      SLOW  |        11.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.127(R)|      SLOW  |        10.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.106(R)|      SLOW  |         9.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.106(R)|      SLOW  |        10.031(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.589(R)|      SLOW  |        10.017(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.806(R)|      SLOW  |        10.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.806(R)|      SLOW  |        10.259(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.851(R)|      SLOW  |         9.816(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.641(R)|      SLOW  |        11.555(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.501(R)|      SLOW  |        10.275(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.270(R)|      SLOW  |        10.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.294(R)|      SLOW  |         9.450(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.123(R)|      SLOW  |        11.175(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.402(R)|      SLOW  |        10.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.716(R)|      SLOW  |        10.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.971(R)|      SLOW  |        10.428(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.688(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.077(R)|      SLOW  |        11.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.852(R)|      SLOW  |         9.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.193(R)|      SLOW  |         9.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.192(R)|      SLOW  |        10.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.999(R)|      SLOW  |         9.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.481(R)|      SLOW  |        10.747(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.776(R)|      SLOW  |        10.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.918(R)|      SLOW  |        11.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.386(R)|      SLOW  |         9.496(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.866(R)|      SLOW  |         8.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.632(R)|      SLOW  |         9.594(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.879(R)|      SLOW  |         9.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.793(R)|      SLOW  |        10.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.208(R)|      SLOW  |        10.504(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.208(R)|      SLOW  |        10.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.214(R)|      SLOW  |        10.832(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.214(R)|      SLOW  |        10.957(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.020(R)|      SLOW  |        10.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.833(R)|      SLOW  |        10.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.910(R)|      SLOW  |        10.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.600(R)|      SLOW  |        10.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.184(R)|      SLOW  |        10.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.184(R)|      SLOW  |        10.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.142(R)|      SLOW  |        10.812(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.142(R)|      SLOW  |        10.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.903(R)|      SLOW  |         9.792(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.370(R)|      SLOW  |        10.394(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.686(R)|      SLOW  |         9.619(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.246(R)|      SLOW  |        11.436(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.309(R)|      SLOW  |         9.433(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.309(R)|      SLOW  |         9.433(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.589(R)|      SLOW  |         9.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.946(R)|      SLOW  |         9.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.946(R)|      SLOW  |         9.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.235(R)|      SLOW  |         9.576(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.661(R)|      SLOW  |         9.664(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.642(R)|      SLOW  |        10.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.418(R)|      SLOW  |        11.156(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.334(R)|      SLOW  |        11.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.666(R)|      SLOW  |        10.877(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.370(R)|      SLOW  |         9.824(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.646(R)|      SLOW  |         9.910(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.458(R)|      SLOW  |         9.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.458(R)|      SLOW  |         9.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.910(R)|      SLOW  |         9.501(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.100(R)|      SLOW  |        10.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.701(R)|      SLOW  |        11.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.646(R)|      SLOW  |        11.470(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.905(R)|      SLOW  |        12.991(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.922(R)|      SLOW  |        13.044(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.540(R)|      SLOW  |        12.757(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.371(R)|      SLOW  |        12.849(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.289(R)|      SLOW  |        12.649(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.132(R)|      SLOW  |        12.535(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.341(R)|      SLOW  |        13.432(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.257(R)|      SLOW  |        13.344(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.377(R)|      SLOW  |        12.181(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.802(R)|      SLOW  |        12.967(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.510(R)|      SLOW  |        12.195(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.373(R)|      SLOW  |        13.528(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.553(R)|      SLOW  |        12.613(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.901(R)|      SLOW  |        12.431(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.217(R)|      SLOW  |        12.467(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.681(R)|      SLOW  |        12.458(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<26> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.209(R)|      SLOW  |        12.730(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.288(R)|      SLOW  |        12.760(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.406(R)|      SLOW  |        12.928(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.586(R)|      SLOW  |        13.071(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        25.556(R)|      SLOW  |        14.461(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.282(R)|      SLOW  |        12.801(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.175(R)|      SLOW  |        12.753(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        24.141(R)|      SLOW  |        14.420(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.345(R)|      SLOW  |        13.183(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.950(R)|      SLOW  |        11.612(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.374(R)|      SLOW  |        11.844(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.177(R)|      SLOW  |        11.750(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.202(R)|      SLOW  |        11.778(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.408(R)|      SLOW  |        11.894(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.272(R)|      SLOW  |        11.812(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.350(R)|      SLOW  |        12.487(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.727(R)|      SLOW  |        12.732(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.261(R)|      SLOW  |        12.485(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.093(R)|      SLOW  |        12.339(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.003(R)|      SLOW  |        11.647(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.007(R)|      SLOW  |        11.663(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.277(R)|      SLOW  |        11.852(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.254(R)|      SLOW  |        11.808(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.441(R)|      SLOW  |        12.519(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.098(R)|      SLOW  |        12.298(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.246(R)|      SLOW  |        12.392(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.907(R)|      SLOW  |        12.207(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.603(R)|      SLOW  |        12.018(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.599(R)|      SLOW  |        11.999(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.076(R)|      SLOW  |        11.067(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.347(R)|      SLOW  |        11.831(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.819(R)|      SLOW  |        11.468(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.239(R)|      SLOW  |        11.115(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.374(R)|      SLOW  |        10.363(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.623(R)|      SLOW  |        11.031(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.060(R)|      SLOW  |        11.840(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.897(R)|      SLOW  |        11.375(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.536(R)|      SLOW  |        11.048(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.163(R)|      SLOW  |        11.021(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.804(R)|      SLOW  |        10.829(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.239(R)|      SLOW  |        11.447(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.014(R)|      SLOW  |        11.761(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.427(R)|      SLOW  |        12.282(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.063(R)|      SLOW  |        11.580(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.897(R)|      SLOW  |        11.766(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.155(R)|      SLOW  |        11.638(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.974(R)|      SLOW  |        11.013(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.741(R)|      SLOW  |        10.893(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.866(R)|      SLOW  |        10.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.933(R)|      SLOW  |         9.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.148(R)|      SLOW  |         9.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.992(R)|      SLOW  |         9.235(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.822(R)|      SLOW  |         9.123(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.041(R)|      SLOW  |        10.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.132(R)|      SLOW  |        10.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.349(R)|      SLOW  |        10.674(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.182(R)|      SLOW  |        10.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.937(R)|      SLOW  |         9.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.539(R)|      SLOW  |         9.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.599(R)|      SLOW  |         9.598(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.331(R)|      SLOW  |         9.391(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.945(R)|      SLOW  |        11.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.553(R)|      SLOW  |        10.225(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.463(R)|      SLOW  |        11.391(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.713(R)|      SLOW  |         9.702(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.699(R)|      SLOW  |        10.276(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.559(R)|      SLOW  |         9.603(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.360(R)|      SLOW  |        10.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.375(R)|      SLOW  |         9.496(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.188(R)|      SLOW  |        10.021(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.343(R)|      SLOW  |         9.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.617(R)|      SLOW  |         9.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.982(R)|      SLOW  |         9.275(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.691(R)|      SLOW  |         9.248(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.588(R)|      SLOW  |         9.877(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.147(R)|      SLOW  |        10.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.982(R)|      SLOW  |         9.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.122(R)|      SLOW  |        10.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.593(R)|      SLOW  |        10.846(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.831(R)|      SLOW  |        10.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.774(R)|      SLOW  |         9.984(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.774(R)|      SLOW  |        10.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.161(R)|      SLOW  |        10.603(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.161(R)|      SLOW  |        10.511(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.926(R)|      SLOW  |        10.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.521(R)|      SLOW  |        10.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.521(R)|      SLOW  |        10.245(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.783(R)|      SLOW  |         9.515(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.783(R)|      SLOW  |         9.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.020(R)|      SLOW  |         9.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.020(R)|      SLOW  |         9.114(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.343(R)|      SLOW  |         9.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.617(R)|      SLOW  |        10.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.836(R)|      SLOW  |        10.851(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.836(R)|      SLOW  |        10.980(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.831(R)|      SLOW  |        10.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.810(R)|      SLOW  |         9.711(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.810(R)|      SLOW  |         9.840(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.293(R)|      SLOW  |         9.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.510(R)|      SLOW  |         9.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.510(R)|      SLOW  |        10.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.555(R)|      SLOW  |         9.625(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.345(R)|      SLOW  |        11.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.205(R)|      SLOW  |        10.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.974(R)|      SLOW  |        10.429(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.998(R)|      SLOW  |         9.259(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.827(R)|      SLOW  |        10.984(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.106(R)|      SLOW  |         9.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.420(R)|      SLOW  |        10.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.675(R)|      SLOW  |        10.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.392(R)|      SLOW  |        10.021(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.781(R)|      SLOW  |        10.975(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.556(R)|      SLOW  |         9.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.897(R)|      SLOW  |         9.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.896(R)|      SLOW  |         9.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.703(R)|      SLOW  |         9.685(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.185(R)|      SLOW  |        10.556(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.480(R)|      SLOW  |        10.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.622(R)|      SLOW  |        10.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.090(R)|      SLOW  |         9.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.570(R)|      SLOW  |         8.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.336(R)|      SLOW  |         9.403(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.583(R)|      SLOW  |         9.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.497(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.912(R)|      SLOW  |        10.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.912(R)|      SLOW  |        10.418(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.918(R)|      SLOW  |        10.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.918(R)|      SLOW  |        10.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.724(R)|      SLOW  |        10.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.537(R)|      SLOW  |        10.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.614(R)|      SLOW  |        10.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.304(R)|      SLOW  |        10.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.888(R)|      SLOW  |        10.241(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.888(R)|      SLOW  |        10.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.846(R)|      SLOW  |        10.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.846(R)|      SLOW  |        10.222(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.607(R)|      SLOW  |         9.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.074(R)|      SLOW  |        10.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.390(R)|      SLOW  |         9.428(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.950(R)|      SLOW  |        11.245(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.013(R)|      SLOW  |         9.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.013(R)|      SLOW  |         9.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.293(R)|      SLOW  |         9.513(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.650(R)|      SLOW  |         9.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.650(R)|      SLOW  |         9.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.939(R)|      SLOW  |         9.385(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.365(R)|      SLOW  |         9.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.346(R)|      SLOW  |        10.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.122(R)|      SLOW  |        10.965(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.038(R)|      SLOW  |        10.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.370(R)|      SLOW  |        10.686(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.074(R)|      SLOW  |         9.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.350(R)|      SLOW  |         9.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.162(R)|      SLOW  |         9.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.162(R)|      SLOW  |         9.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.614(R)|      SLOW  |         9.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.804(R)|      SLOW  |        10.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.405(R)|      SLOW  |        11.397(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.350(R)|      SLOW  |        11.279(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.609(R)|      SLOW  |        12.800(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.626(R)|      SLOW  |        12.853(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.244(R)|      SLOW  |        12.566(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.075(R)|      SLOW  |        12.658(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.993(R)|      SLOW  |        12.458(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.836(R)|      SLOW  |        12.344(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.045(R)|      SLOW  |        13.241(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.961(R)|      SLOW  |        13.153(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.081(R)|      SLOW  |        11.990(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.506(R)|      SLOW  |        12.776(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.214(R)|      SLOW  |        12.004(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.077(R)|      SLOW  |        13.337(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.257(R)|      SLOW  |        12.422(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.605(R)|      SLOW  |        12.240(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.921(R)|      SLOW  |        12.276(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.385(R)|      SLOW  |        12.267(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<27> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.576(R)|      SLOW  |        12.984(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.655(R)|      SLOW  |        13.014(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.773(R)|      SLOW  |        13.182(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.953(R)|      SLOW  |        13.325(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        25.923(R)|      SLOW  |        14.715(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.649(R)|      SLOW  |        13.055(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.542(R)|      SLOW  |        13.007(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        24.508(R)|      SLOW  |        14.674(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.712(R)|      SLOW  |        13.437(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.317(R)|      SLOW  |        11.866(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.741(R)|      SLOW  |        12.098(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.544(R)|      SLOW  |        12.004(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.569(R)|      SLOW  |        12.032(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.775(R)|      SLOW  |        12.148(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.639(R)|      SLOW  |        12.066(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.717(R)|      SLOW  |        12.741(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.094(R)|      SLOW  |        12.986(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.628(R)|      SLOW  |        12.739(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.460(R)|      SLOW  |        12.593(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.370(R)|      SLOW  |        11.901(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.374(R)|      SLOW  |        11.917(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.644(R)|      SLOW  |        12.106(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.621(R)|      SLOW  |        12.062(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.808(R)|      SLOW  |        12.773(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.465(R)|      SLOW  |        12.552(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.613(R)|      SLOW  |        12.646(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.274(R)|      SLOW  |        12.461(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.970(R)|      SLOW  |        12.272(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.966(R)|      SLOW  |        12.253(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.443(R)|      SLOW  |        11.321(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.714(R)|      SLOW  |        12.085(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.186(R)|      SLOW  |        11.722(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.606(R)|      SLOW  |        11.369(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.741(R)|      SLOW  |        10.617(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.990(R)|      SLOW  |        11.285(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.427(R)|      SLOW  |        12.094(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.264(R)|      SLOW  |        11.629(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.903(R)|      SLOW  |        11.302(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.530(R)|      SLOW  |        11.275(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.171(R)|      SLOW  |        11.083(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.606(R)|      SLOW  |        11.701(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.381(R)|      SLOW  |        12.015(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.794(R)|      SLOW  |        12.536(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.430(R)|      SLOW  |        11.834(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.264(R)|      SLOW  |        12.020(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.522(R)|      SLOW  |        11.892(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.341(R)|      SLOW  |        11.267(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.108(R)|      SLOW  |        11.147(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.233(R)|      SLOW  |        11.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.300(R)|      SLOW  |         9.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.515(R)|      SLOW  |         9.583(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.359(R)|      SLOW  |         9.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        16.189(R)|      SLOW  |         9.377(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.408(R)|      SLOW  |        10.774(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.499(R)|      SLOW  |        10.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.716(R)|      SLOW  |        10.928(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.549(R)|      SLOW  |        10.799(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.304(R)|      SLOW  |         9.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.906(R)|      SLOW  |         9.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.966(R)|      SLOW  |         9.852(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.698(R)|      SLOW  |         9.645(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.312(R)|      SLOW  |        11.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.920(R)|      SLOW  |        10.479(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.830(R)|      SLOW  |        11.645(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.080(R)|      SLOW  |         9.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.066(R)|      SLOW  |        10.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.926(R)|      SLOW  |         9.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.727(R)|      SLOW  |        10.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.742(R)|      SLOW  |         9.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.555(R)|      SLOW  |        10.275(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.710(R)|      SLOW  |         9.527(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.984(R)|      SLOW  |         9.280(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.349(R)|      SLOW  |         9.529(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.058(R)|      SLOW  |         9.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.955(R)|      SLOW  |        10.131(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.514(R)|      SLOW  |        10.885(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.349(R)|      SLOW  |         9.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.489(R)|      SLOW  |        11.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.960(R)|      SLOW  |        11.100(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.198(R)|      SLOW  |        10.996(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.141(R)|      SLOW  |        10.238(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.141(R)|      SLOW  |        10.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.528(R)|      SLOW  |        10.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.528(R)|      SLOW  |        10.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.293(R)|      SLOW  |        11.209(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.888(R)|      SLOW  |        10.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.888(R)|      SLOW  |        10.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.150(R)|      SLOW  |         9.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.150(R)|      SLOW  |        10.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.387(R)|      SLOW  |         9.256(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.387(R)|      SLOW  |         9.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.710(R)|      SLOW  |         9.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.984(R)|      SLOW  |        10.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.203(R)|      SLOW  |        11.105(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.203(R)|      SLOW  |        11.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.198(R)|      SLOW  |        10.669(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.177(R)|      SLOW  |         9.965(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.177(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.660(R)|      SLOW  |        10.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.877(R)|      SLOW  |        10.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.877(R)|      SLOW  |        10.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.922(R)|      SLOW  |         9.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.712(R)|      SLOW  |        11.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.572(R)|      SLOW  |        10.338(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.341(R)|      SLOW  |        10.683(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.365(R)|      SLOW  |         9.513(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.194(R)|      SLOW  |        11.238(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.473(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.787(R)|      SLOW  |        10.996(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.042(R)|      SLOW  |        10.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.759(R)|      SLOW  |        10.275(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.148(R)|      SLOW  |        11.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.923(R)|      SLOW  |         9.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.264(R)|      SLOW  |        10.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.263(R)|      SLOW  |        10.074(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.070(R)|      SLOW  |         9.939(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.552(R)|      SLOW  |        10.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.847(R)|      SLOW  |        10.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.989(R)|      SLOW  |        11.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.457(R)|      SLOW  |         9.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.937(R)|      SLOW  |         8.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.703(R)|      SLOW  |         9.657(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.950(R)|      SLOW  |         9.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.864(R)|      SLOW  |        10.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.279(R)|      SLOW  |        10.567(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.279(R)|      SLOW  |        10.672(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.285(R)|      SLOW  |        10.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.285(R)|      SLOW  |        11.020(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.091(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.904(R)|      SLOW  |        10.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.981(R)|      SLOW  |        10.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.671(R)|      SLOW  |        10.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.255(R)|      SLOW  |        10.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.255(R)|      SLOW  |        10.419(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.213(R)|      SLOW  |        10.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.213(R)|      SLOW  |        10.476(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.974(R)|      SLOW  |         9.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.441(R)|      SLOW  |        10.457(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.757(R)|      SLOW  |         9.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.317(R)|      SLOW  |        11.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.380(R)|      SLOW  |         9.496(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.380(R)|      SLOW  |         9.496(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.660(R)|      SLOW  |         9.767(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.017(R)|      SLOW  |         9.494(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.017(R)|      SLOW  |         9.494(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.306(R)|      SLOW  |         9.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.732(R)|      SLOW  |         9.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.713(R)|      SLOW  |        11.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.489(R)|      SLOW  |        11.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.405(R)|      SLOW  |        11.159(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.737(R)|      SLOW  |        10.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.441(R)|      SLOW  |         9.887(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.717(R)|      SLOW  |         9.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.529(R)|      SLOW  |         9.952(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.529(R)|      SLOW  |         9.952(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.981(R)|      SLOW  |         9.564(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.171(R)|      SLOW  |        10.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.772(R)|      SLOW  |        11.651(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.717(R)|      SLOW  |        11.533(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.976(R)|      SLOW  |        13.054(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.993(R)|      SLOW  |        13.107(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.611(R)|      SLOW  |        12.820(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.442(R)|      SLOW  |        12.912(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.360(R)|      SLOW  |        12.712(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.203(R)|      SLOW  |        12.598(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.412(R)|      SLOW  |        13.495(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.328(R)|      SLOW  |        13.407(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.448(R)|      SLOW  |        12.244(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.873(R)|      SLOW  |        13.030(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.581(R)|      SLOW  |        12.258(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.444(R)|      SLOW  |        13.591(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.624(R)|      SLOW  |        12.676(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.972(R)|      SLOW  |        12.494(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.288(R)|      SLOW  |        12.530(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.752(R)|      SLOW  |        12.521(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<28> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.953(R)|      SLOW  |        13.245(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.032(R)|      SLOW  |        13.275(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.150(R)|      SLOW  |        13.443(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.330(R)|      SLOW  |        13.586(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        26.300(R)|      SLOW  |        14.976(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.026(R)|      SLOW  |        13.316(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.919(R)|      SLOW  |        13.268(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        24.885(R)|      SLOW  |        14.935(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.089(R)|      SLOW  |        13.698(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.694(R)|      SLOW  |        12.127(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        21.118(R)|      SLOW  |        12.359(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.921(R)|      SLOW  |        12.265(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.946(R)|      SLOW  |        12.293(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.152(R)|      SLOW  |        12.409(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.016(R)|      SLOW  |        12.327(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        22.094(R)|      SLOW  |        13.002(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.471(R)|      SLOW  |        13.247(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        22.005(R)|      SLOW  |        13.000(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.837(R)|      SLOW  |        12.854(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.747(R)|      SLOW  |        12.162(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.751(R)|      SLOW  |        12.178(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.021(R)|      SLOW  |        12.367(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.998(R)|      SLOW  |        12.323(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        22.185(R)|      SLOW  |        13.034(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.842(R)|      SLOW  |        12.813(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.990(R)|      SLOW  |        12.907(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.651(R)|      SLOW  |        12.722(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.347(R)|      SLOW  |        12.533(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        21.343(R)|      SLOW  |        12.514(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.820(R)|      SLOW  |        11.582(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        21.091(R)|      SLOW  |        12.346(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.563(R)|      SLOW  |        11.983(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.983(R)|      SLOW  |        11.630(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        20.118(R)|      SLOW  |        10.878(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        22.367(R)|      SLOW  |        11.546(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.804(R)|      SLOW  |        12.355(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.641(R)|      SLOW  |        11.890(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        21.280(R)|      SLOW  |        11.563(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.907(R)|      SLOW  |        11.536(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.548(R)|      SLOW  |        11.344(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.983(R)|      SLOW  |        11.962(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.758(R)|      SLOW  |        12.276(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        24.171(R)|      SLOW  |        12.797(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.807(R)|      SLOW  |        12.095(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.641(R)|      SLOW  |        12.281(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.899(R)|      SLOW  |        12.153(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.718(R)|      SLOW  |        11.528(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.485(R)|      SLOW  |        11.408(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.610(R)|      SLOW  |        11.476(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.677(R)|      SLOW  |         9.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.892(R)|      SLOW  |         9.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.736(R)|      SLOW  |         9.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        16.566(R)|      SLOW  |         9.638(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.785(R)|      SLOW  |        11.035(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.876(R)|      SLOW  |        11.013(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.093(R)|      SLOW  |        11.189(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.926(R)|      SLOW  |        11.060(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.681(R)|      SLOW  |         9.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.283(R)|      SLOW  |        10.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.343(R)|      SLOW  |        10.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.075(R)|      SLOW  |         9.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.689(R)|      SLOW  |        11.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.297(R)|      SLOW  |        10.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.207(R)|      SLOW  |        11.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.457(R)|      SLOW  |        10.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.443(R)|      SLOW  |        10.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        17.303(R)|      SLOW  |        10.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.104(R)|      SLOW  |        11.143(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        17.119(R)|      SLOW  |        10.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.932(R)|      SLOW  |        10.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.087(R)|      SLOW  |         9.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.361(R)|      SLOW  |         9.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.726(R)|      SLOW  |         9.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.435(R)|      SLOW  |         9.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.332(R)|      SLOW  |        10.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.891(R)|      SLOW  |        11.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.726(R)|      SLOW  |         9.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.866(R)|      SLOW  |        11.394(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.337(R)|      SLOW  |        11.361(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.575(R)|      SLOW  |        11.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.518(R)|      SLOW  |        10.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.518(R)|      SLOW  |        10.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.905(R)|      SLOW  |        11.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.905(R)|      SLOW  |        11.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.670(R)|      SLOW  |        11.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.265(R)|      SLOW  |        10.751(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.265(R)|      SLOW  |        10.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.527(R)|      SLOW  |        10.030(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.527(R)|      SLOW  |        10.403(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.764(R)|      SLOW  |         9.517(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.764(R)|      SLOW  |         9.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.087(R)|      SLOW  |         9.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.361(R)|      SLOW  |        10.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.580(R)|      SLOW  |        11.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.580(R)|      SLOW  |        11.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.575(R)|      SLOW  |        10.930(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.554(R)|      SLOW  |        10.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.554(R)|      SLOW  |        10.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.037(R)|      SLOW  |        10.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.254(R)|      SLOW  |        10.349(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.254(R)|      SLOW  |        10.583(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.299(R)|      SLOW  |        10.140(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.089(R)|      SLOW  |        11.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.949(R)|      SLOW  |        10.599(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.718(R)|      SLOW  |        10.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.742(R)|      SLOW  |         9.774(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.571(R)|      SLOW  |        11.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.850(R)|      SLOW  |        10.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.164(R)|      SLOW  |        11.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.419(R)|      SLOW  |        10.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.136(R)|      SLOW  |        10.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.525(R)|      SLOW  |        11.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.300(R)|      SLOW  |        10.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.641(R)|      SLOW  |        10.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.640(R)|      SLOW  |        10.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.447(R)|      SLOW  |        10.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.929(R)|      SLOW  |        11.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.224(R)|      SLOW  |        11.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.366(R)|      SLOW  |        11.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.834(R)|      SLOW  |         9.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.314(R)|      SLOW  |         8.873(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.080(R)|      SLOW  |         9.918(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.327(R)|      SLOW  |        10.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.241(R)|      SLOW  |        10.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.656(R)|      SLOW  |        10.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.656(R)|      SLOW  |        10.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.662(R)|      SLOW  |        11.156(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.662(R)|      SLOW  |        11.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.468(R)|      SLOW  |        11.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.281(R)|      SLOW  |        11.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.358(R)|      SLOW  |        11.135(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.048(R)|      SLOW  |        10.885(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.632(R)|      SLOW  |        10.756(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.632(R)|      SLOW  |        10.680(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.590(R)|      SLOW  |        11.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.590(R)|      SLOW  |        10.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.351(R)|      SLOW  |        10.116(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.818(R)|      SLOW  |        10.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.134(R)|      SLOW  |         9.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.694(R)|      SLOW  |        11.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.757(R)|      SLOW  |         9.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.757(R)|      SLOW  |         9.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.037(R)|      SLOW  |        10.028(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.394(R)|      SLOW  |         9.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.394(R)|      SLOW  |         9.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.683(R)|      SLOW  |         9.900(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.109(R)|      SLOW  |         9.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.090(R)|      SLOW  |        11.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.866(R)|      SLOW  |        11.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.782(R)|      SLOW  |        11.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.114(R)|      SLOW  |        11.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.818(R)|      SLOW  |        10.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.094(R)|      SLOW  |        10.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.906(R)|      SLOW  |        10.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.906(R)|      SLOW  |        10.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.358(R)|      SLOW  |         9.825(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.548(R)|      SLOW  |        10.873(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.149(R)|      SLOW  |        11.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.094(R)|      SLOW  |        11.794(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.353(R)|      SLOW  |        13.315(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.370(R)|      SLOW  |        13.368(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.988(R)|      SLOW  |        13.081(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.819(R)|      SLOW  |        13.173(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.737(R)|      SLOW  |        12.973(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.580(R)|      SLOW  |        12.859(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.789(R)|      SLOW  |        13.756(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.705(R)|      SLOW  |        13.668(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.825(R)|      SLOW  |        12.505(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.250(R)|      SLOW  |        13.291(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.958(R)|      SLOW  |        12.519(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.821(R)|      SLOW  |        13.852(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.001(R)|      SLOW  |        12.937(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.349(R)|      SLOW  |        12.755(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.665(R)|      SLOW  |        12.791(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.129(R)|      SLOW  |        12.782(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<29> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.045(R)|      SLOW  |        13.242(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.124(R)|      SLOW  |        13.272(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.242(R)|      SLOW  |        13.440(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.422(R)|      SLOW  |        13.583(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        26.392(R)|      SLOW  |        14.973(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.118(R)|      SLOW  |        13.313(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.011(R)|      SLOW  |        13.265(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        24.977(R)|      SLOW  |        14.932(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.181(R)|      SLOW  |        13.695(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.786(R)|      SLOW  |        12.124(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        21.210(R)|      SLOW  |        12.356(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        21.013(R)|      SLOW  |        12.262(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        21.038(R)|      SLOW  |        12.290(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.244(R)|      SLOW  |        12.406(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.108(R)|      SLOW  |        12.324(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        22.186(R)|      SLOW  |        12.999(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.563(R)|      SLOW  |        13.244(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        22.097(R)|      SLOW  |        12.997(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.929(R)|      SLOW  |        12.851(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.839(R)|      SLOW  |        12.159(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.843(R)|      SLOW  |        12.175(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.113(R)|      SLOW  |        12.364(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.090(R)|      SLOW  |        12.320(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        22.277(R)|      SLOW  |        13.031(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.934(R)|      SLOW  |        12.810(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        22.082(R)|      SLOW  |        12.904(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.743(R)|      SLOW  |        12.719(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.439(R)|      SLOW  |        12.530(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        21.435(R)|      SLOW  |        12.511(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.912(R)|      SLOW  |        11.579(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        21.183(R)|      SLOW  |        12.343(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.655(R)|      SLOW  |        11.980(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        22.075(R)|      SLOW  |        11.627(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        20.210(R)|      SLOW  |        10.875(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        22.459(R)|      SLOW  |        11.543(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.896(R)|      SLOW  |        12.352(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.733(R)|      SLOW  |        11.887(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        21.372(R)|      SLOW  |        11.560(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.999(R)|      SLOW  |        11.533(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.640(R)|      SLOW  |        11.341(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        22.075(R)|      SLOW  |        11.959(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.850(R)|      SLOW  |        12.273(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        24.263(R)|      SLOW  |        12.794(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.899(R)|      SLOW  |        12.092(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.733(R)|      SLOW  |        12.278(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.991(R)|      SLOW  |        12.150(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.810(R)|      SLOW  |        11.525(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.577(R)|      SLOW  |        11.405(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.702(R)|      SLOW  |        11.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.769(R)|      SLOW  |         9.672(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.984(R)|      SLOW  |         9.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.828(R)|      SLOW  |         9.747(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        16.658(R)|      SLOW  |         9.635(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.877(R)|      SLOW  |        11.032(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.968(R)|      SLOW  |        11.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.185(R)|      SLOW  |        11.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.018(R)|      SLOW  |        11.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.773(R)|      SLOW  |         9.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.375(R)|      SLOW  |        10.066(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.435(R)|      SLOW  |        10.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.167(R)|      SLOW  |         9.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.781(R)|      SLOW  |        11.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.389(R)|      SLOW  |        10.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.299(R)|      SLOW  |        11.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.549(R)|      SLOW  |        10.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.535(R)|      SLOW  |        10.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        17.395(R)|      SLOW  |        10.115(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.196(R)|      SLOW  |        11.140(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        17.211(R)|      SLOW  |        10.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.024(R)|      SLOW  |        10.533(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.179(R)|      SLOW  |         9.785(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.453(R)|      SLOW  |         9.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.818(R)|      SLOW  |         9.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.527(R)|      SLOW  |         9.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.424(R)|      SLOW  |        10.389(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.983(R)|      SLOW  |        11.143(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.818(R)|      SLOW  |         9.585(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.958(R)|      SLOW  |        11.391(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.429(R)|      SLOW  |        11.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.667(R)|      SLOW  |        11.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.610(R)|      SLOW  |        10.496(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.610(R)|      SLOW  |        10.625(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.997(R)|      SLOW  |        11.115(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.997(R)|      SLOW  |        11.023(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.762(R)|      SLOW  |        11.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.357(R)|      SLOW  |        10.748(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.357(R)|      SLOW  |        10.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.619(R)|      SLOW  |        10.027(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.619(R)|      SLOW  |        10.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.856(R)|      SLOW  |         9.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.856(R)|      SLOW  |         9.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.179(R)|      SLOW  |         9.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.453(R)|      SLOW  |        10.738(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.672(R)|      SLOW  |        11.363(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.672(R)|      SLOW  |        11.492(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.667(R)|      SLOW  |        10.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.646(R)|      SLOW  |        10.223(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.646(R)|      SLOW  |        10.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.129(R)|      SLOW  |        10.338(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.346(R)|      SLOW  |        10.346(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.346(R)|      SLOW  |        10.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.391(R)|      SLOW  |        10.137(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.181(R)|      SLOW  |        11.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.041(R)|      SLOW  |        10.596(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.810(R)|      SLOW  |        10.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.834(R)|      SLOW  |         9.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.663(R)|      SLOW  |        11.496(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.942(R)|      SLOW  |        10.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.256(R)|      SLOW  |        11.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.511(R)|      SLOW  |        10.749(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.228(R)|      SLOW  |        10.533(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.617(R)|      SLOW  |        11.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.392(R)|      SLOW  |        10.078(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.733(R)|      SLOW  |        10.307(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.732(R)|      SLOW  |        10.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.539(R)|      SLOW  |        10.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.021(R)|      SLOW  |        11.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.316(R)|      SLOW  |        11.228(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.458(R)|      SLOW  |        11.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.926(R)|      SLOW  |         9.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.406(R)|      SLOW  |         8.870(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.172(R)|      SLOW  |         9.915(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.419(R)|      SLOW  |        10.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.333(R)|      SLOW  |        10.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.748(R)|      SLOW  |        10.825(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.748(R)|      SLOW  |        10.930(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.754(R)|      SLOW  |        11.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.754(R)|      SLOW  |        11.278(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.560(R)|      SLOW  |        11.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.373(R)|      SLOW  |        11.046(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.450(R)|      SLOW  |        11.132(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.140(R)|      SLOW  |        10.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.724(R)|      SLOW  |        10.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.724(R)|      SLOW  |        10.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.682(R)|      SLOW  |        11.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.682(R)|      SLOW  |        10.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.443(R)|      SLOW  |        10.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.910(R)|      SLOW  |        10.715(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.226(R)|      SLOW  |         9.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.786(R)|      SLOW  |        11.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.849(R)|      SLOW  |         9.754(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.849(R)|      SLOW  |         9.754(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.129(R)|      SLOW  |        10.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.486(R)|      SLOW  |         9.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.486(R)|      SLOW  |         9.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.775(R)|      SLOW  |         9.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.201(R)|      SLOW  |         9.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.182(R)|      SLOW  |        11.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.958(R)|      SLOW  |        11.477(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.874(R)|      SLOW  |        11.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.206(R)|      SLOW  |        11.198(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.910(R)|      SLOW  |        10.145(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.186(R)|      SLOW  |        10.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.998(R)|      SLOW  |        10.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.998(R)|      SLOW  |        10.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.450(R)|      SLOW  |         9.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.640(R)|      SLOW  |        10.870(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.241(R)|      SLOW  |        11.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.186(R)|      SLOW  |        11.791(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.445(R)|      SLOW  |        13.312(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.462(R)|      SLOW  |        13.365(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.080(R)|      SLOW  |        13.078(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.911(R)|      SLOW  |        13.170(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.829(R)|      SLOW  |        12.970(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.672(R)|      SLOW  |        12.856(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.881(R)|      SLOW  |        13.753(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.797(R)|      SLOW  |        13.665(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.917(R)|      SLOW  |        12.502(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.342(R)|      SLOW  |        13.288(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.050(R)|      SLOW  |        12.516(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.913(R)|      SLOW  |        13.849(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.093(R)|      SLOW  |        12.934(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.441(R)|      SLOW  |        12.752(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.757(R)|      SLOW  |        12.788(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.221(R)|      SLOW  |        12.779(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<30> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.506(R)|      SLOW  |        12.951(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.585(R)|      SLOW  |        12.981(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.703(R)|      SLOW  |        13.149(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.883(R)|      SLOW  |        13.292(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        25.853(R)|      SLOW  |        14.682(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.579(R)|      SLOW  |        13.022(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.472(R)|      SLOW  |        12.974(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        24.438(R)|      SLOW  |        14.641(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.642(R)|      SLOW  |        13.404(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.247(R)|      SLOW  |        11.833(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.671(R)|      SLOW  |        12.065(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.474(R)|      SLOW  |        11.971(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.499(R)|      SLOW  |        11.999(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.705(R)|      SLOW  |        12.115(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.569(R)|      SLOW  |        12.033(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.647(R)|      SLOW  |        12.708(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.024(R)|      SLOW  |        12.953(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.558(R)|      SLOW  |        12.706(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.390(R)|      SLOW  |        12.560(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.300(R)|      SLOW  |        11.868(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.304(R)|      SLOW  |        11.884(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.574(R)|      SLOW  |        12.073(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.551(R)|      SLOW  |        12.029(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.738(R)|      SLOW  |        12.740(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.395(R)|      SLOW  |        12.519(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.543(R)|      SLOW  |        12.613(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.204(R)|      SLOW  |        12.428(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.900(R)|      SLOW  |        12.239(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.896(R)|      SLOW  |        12.220(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.373(R)|      SLOW  |        11.288(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.644(R)|      SLOW  |        12.052(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.116(R)|      SLOW  |        11.689(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.536(R)|      SLOW  |        11.336(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.671(R)|      SLOW  |        10.584(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.920(R)|      SLOW  |        11.252(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.357(R)|      SLOW  |        12.061(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.194(R)|      SLOW  |        11.596(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.833(R)|      SLOW  |        11.269(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.460(R)|      SLOW  |        11.242(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.101(R)|      SLOW  |        11.050(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.536(R)|      SLOW  |        11.668(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.311(R)|      SLOW  |        11.982(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.724(R)|      SLOW  |        12.503(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.360(R)|      SLOW  |        11.801(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.194(R)|      SLOW  |        11.987(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.452(R)|      SLOW  |        11.859(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.271(R)|      SLOW  |        11.234(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.038(R)|      SLOW  |        11.114(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.163(R)|      SLOW  |        11.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.230(R)|      SLOW  |         9.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.445(R)|      SLOW  |         9.550(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.289(R)|      SLOW  |         9.456(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        16.119(R)|      SLOW  |         9.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.338(R)|      SLOW  |        10.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.429(R)|      SLOW  |        10.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.646(R)|      SLOW  |        10.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.479(R)|      SLOW  |        10.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.234(R)|      SLOW  |         9.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.836(R)|      SLOW  |         9.775(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.896(R)|      SLOW  |         9.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.628(R)|      SLOW  |         9.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.242(R)|      SLOW  |        11.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.850(R)|      SLOW  |        10.446(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.760(R)|      SLOW  |        11.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.010(R)|      SLOW  |         9.923(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.996(R)|      SLOW  |        10.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.856(R)|      SLOW  |         9.824(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.657(R)|      SLOW  |        10.849(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.672(R)|      SLOW  |         9.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.485(R)|      SLOW  |        10.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.640(R)|      SLOW  |         9.494(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.914(R)|      SLOW  |         9.247(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.279(R)|      SLOW  |         9.496(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.988(R)|      SLOW  |         9.469(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.885(R)|      SLOW  |        10.098(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.444(R)|      SLOW  |        10.852(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.279(R)|      SLOW  |         9.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.419(R)|      SLOW  |        11.100(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.890(R)|      SLOW  |        11.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.128(R)|      SLOW  |        10.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.071(R)|      SLOW  |        10.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.071(R)|      SLOW  |        10.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.458(R)|      SLOW  |        10.824(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.458(R)|      SLOW  |        10.732(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.223(R)|      SLOW  |        11.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.818(R)|      SLOW  |        10.457(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.818(R)|      SLOW  |        10.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.080(R)|      SLOW  |         9.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.080(R)|      SLOW  |        10.109(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.317(R)|      SLOW  |         9.223(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.317(R)|      SLOW  |         9.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.640(R)|      SLOW  |         9.376(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.914(R)|      SLOW  |        10.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.133(R)|      SLOW  |        11.072(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.133(R)|      SLOW  |        11.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.128(R)|      SLOW  |        10.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.107(R)|      SLOW  |         9.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.107(R)|      SLOW  |        10.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.590(R)|      SLOW  |        10.047(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.807(R)|      SLOW  |        10.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.807(R)|      SLOW  |        10.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.852(R)|      SLOW  |         9.846(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.642(R)|      SLOW  |        11.585(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.502(R)|      SLOW  |        10.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.271(R)|      SLOW  |        10.650(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.295(R)|      SLOW  |         9.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.124(R)|      SLOW  |        11.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.403(R)|      SLOW  |        10.143(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.717(R)|      SLOW  |        10.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.972(R)|      SLOW  |        10.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.689(R)|      SLOW  |        10.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.078(R)|      SLOW  |        11.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.853(R)|      SLOW  |         9.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.194(R)|      SLOW  |        10.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.193(R)|      SLOW  |        10.041(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.000(R)|      SLOW  |         9.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.482(R)|      SLOW  |        10.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.777(R)|      SLOW  |        10.937(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.919(R)|      SLOW  |        11.038(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.387(R)|      SLOW  |         9.526(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.867(R)|      SLOW  |         8.579(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.633(R)|      SLOW  |         9.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.880(R)|      SLOW  |         9.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.794(R)|      SLOW  |        10.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.209(R)|      SLOW  |        10.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.209(R)|      SLOW  |        10.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.215(R)|      SLOW  |        10.862(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.215(R)|      SLOW  |        10.987(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.021(R)|      SLOW  |        10.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.834(R)|      SLOW  |        10.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.911(R)|      SLOW  |        10.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.601(R)|      SLOW  |        10.591(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.185(R)|      SLOW  |        10.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.185(R)|      SLOW  |        10.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.143(R)|      SLOW  |        10.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.143(R)|      SLOW  |        10.443(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.904(R)|      SLOW  |         9.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.371(R)|      SLOW  |        10.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.687(R)|      SLOW  |         9.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.247(R)|      SLOW  |        11.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.310(R)|      SLOW  |         9.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.310(R)|      SLOW  |         9.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.590(R)|      SLOW  |         9.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.947(R)|      SLOW  |         9.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.947(R)|      SLOW  |         9.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.236(R)|      SLOW  |         9.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.662(R)|      SLOW  |         9.694(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.643(R)|      SLOW  |        11.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.419(R)|      SLOW  |        11.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.335(R)|      SLOW  |        11.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.667(R)|      SLOW  |        10.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.371(R)|      SLOW  |         9.854(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.647(R)|      SLOW  |         9.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.459(R)|      SLOW  |         9.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.459(R)|      SLOW  |         9.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.911(R)|      SLOW  |         9.531(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.101(R)|      SLOW  |        10.579(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.702(R)|      SLOW  |        11.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.647(R)|      SLOW  |        11.500(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.906(R)|      SLOW  |        13.021(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.923(R)|      SLOW  |        13.074(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.541(R)|      SLOW  |        12.787(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.372(R)|      SLOW  |        12.879(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.290(R)|      SLOW  |        12.679(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.133(R)|      SLOW  |        12.565(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.342(R)|      SLOW  |        13.462(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.258(R)|      SLOW  |        13.374(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.378(R)|      SLOW  |        12.211(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.803(R)|      SLOW  |        12.997(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.511(R)|      SLOW  |        12.225(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.374(R)|      SLOW  |        13.558(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.554(R)|      SLOW  |        12.643(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.902(R)|      SLOW  |        12.461(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.218(R)|      SLOW  |        12.497(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.682(R)|      SLOW  |        12.488(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<31> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.421(R)|      SLOW  |        12.920(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.500(R)|      SLOW  |        12.950(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.618(R)|      SLOW  |        13.118(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.798(R)|      SLOW  |        13.261(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        25.768(R)|      SLOW  |        14.651(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.494(R)|      SLOW  |        12.991(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.387(R)|      SLOW  |        12.943(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<1>      |        24.353(R)|      SLOW  |        14.610(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.557(R)|      SLOW  |        13.373(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.162(R)|      SLOW  |        11.802(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.586(R)|      SLOW  |        12.034(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.389(R)|      SLOW  |        11.940(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.414(R)|      SLOW  |        11.968(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.620(R)|      SLOW  |        12.084(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.484(R)|      SLOW  |        12.002(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.562(R)|      SLOW  |        12.677(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.939(R)|      SLOW  |        12.922(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.473(R)|      SLOW  |        12.675(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.305(R)|      SLOW  |        12.529(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.215(R)|      SLOW  |        11.837(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.219(R)|      SLOW  |        11.853(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.489(R)|      SLOW  |        12.042(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.466(R)|      SLOW  |        11.998(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.653(R)|      SLOW  |        12.709(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.310(R)|      SLOW  |        12.488(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.458(R)|      SLOW  |        12.582(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.119(R)|      SLOW  |        12.397(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.815(R)|      SLOW  |        12.208(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.811(R)|      SLOW  |        12.189(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.288(R)|      SLOW  |        11.257(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.559(R)|      SLOW  |        12.021(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.031(R)|      SLOW  |        11.658(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.451(R)|      SLOW  |        11.305(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.586(R)|      SLOW  |        10.553(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.835(R)|      SLOW  |        11.221(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.272(R)|      SLOW  |        12.030(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.109(R)|      SLOW  |        11.565(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.748(R)|      SLOW  |        11.238(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.375(R)|      SLOW  |        11.211(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.016(R)|      SLOW  |        11.019(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.451(R)|      SLOW  |        11.637(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.226(R)|      SLOW  |        11.951(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.639(R)|      SLOW  |        12.472(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.275(R)|      SLOW  |        11.770(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.109(R)|      SLOW  |        11.956(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.367(R)|      SLOW  |        11.828(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.186(R)|      SLOW  |        11.203(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.953(R)|      SLOW  |        11.083(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.078(R)|      SLOW  |        11.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.145(R)|      SLOW  |         9.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.360(R)|      SLOW  |         9.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.204(R)|      SLOW  |         9.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        16.034(R)|      SLOW  |         9.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.253(R)|      SLOW  |        10.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.344(R)|      SLOW  |        10.688(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.561(R)|      SLOW  |        10.864(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.394(R)|      SLOW  |        10.735(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.149(R)|      SLOW  |         9.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.751(R)|      SLOW  |         9.744(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.811(R)|      SLOW  |         9.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.543(R)|      SLOW  |         9.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.157(R)|      SLOW  |        11.223(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.765(R)|      SLOW  |        10.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.675(R)|      SLOW  |        11.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.925(R)|      SLOW  |         9.892(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.911(R)|      SLOW  |        10.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.771(R)|      SLOW  |         9.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.572(R)|      SLOW  |        10.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.587(R)|      SLOW  |         9.686(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.400(R)|      SLOW  |        10.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.555(R)|      SLOW  |         9.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.829(R)|      SLOW  |         9.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.194(R)|      SLOW  |         9.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.903(R)|      SLOW  |         9.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.800(R)|      SLOW  |        10.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.359(R)|      SLOW  |        10.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.194(R)|      SLOW  |         9.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.334(R)|      SLOW  |        11.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.805(R)|      SLOW  |        11.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.043(R)|      SLOW  |        10.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.986(R)|      SLOW  |        10.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.986(R)|      SLOW  |        10.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.373(R)|      SLOW  |        10.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.373(R)|      SLOW  |        10.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.138(R)|      SLOW  |        11.145(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.733(R)|      SLOW  |        10.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.733(R)|      SLOW  |        10.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.995(R)|      SLOW  |         9.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.995(R)|      SLOW  |        10.078(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.232(R)|      SLOW  |         9.192(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.232(R)|      SLOW  |         9.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.555(R)|      SLOW  |         9.345(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.829(R)|      SLOW  |        10.416(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.048(R)|      SLOW  |        11.041(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.048(R)|      SLOW  |        11.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.043(R)|      SLOW  |        10.605(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.022(R)|      SLOW  |         9.901(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.022(R)|      SLOW  |        10.030(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.505(R)|      SLOW  |        10.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.722(R)|      SLOW  |        10.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.722(R)|      SLOW  |        10.258(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.767(R)|      SLOW  |         9.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.557(R)|      SLOW  |        11.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.417(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.186(R)|      SLOW  |        10.619(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.210(R)|      SLOW  |         9.449(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.039(R)|      SLOW  |        11.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.318(R)|      SLOW  |        10.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.632(R)|      SLOW  |        10.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.887(R)|      SLOW  |        10.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.604(R)|      SLOW  |        10.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.993(R)|      SLOW  |        11.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.768(R)|      SLOW  |         9.756(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.109(R)|      SLOW  |         9.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.108(R)|      SLOW  |        10.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.915(R)|      SLOW  |         9.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.397(R)|      SLOW  |        10.746(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.692(R)|      SLOW  |        10.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.834(R)|      SLOW  |        11.007(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.302(R)|      SLOW  |         9.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.782(R)|      SLOW  |         8.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.548(R)|      SLOW  |         9.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.795(R)|      SLOW  |         9.751(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.709(R)|      SLOW  |        10.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.124(R)|      SLOW  |        10.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.124(R)|      SLOW  |        10.608(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.130(R)|      SLOW  |        10.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.130(R)|      SLOW  |        10.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.936(R)|      SLOW  |        10.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.749(R)|      SLOW  |        10.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.826(R)|      SLOW  |        10.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.516(R)|      SLOW  |        10.560(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.100(R)|      SLOW  |        10.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.100(R)|      SLOW  |        10.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.058(R)|      SLOW  |        10.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.058(R)|      SLOW  |        10.412(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.819(R)|      SLOW  |         9.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.286(R)|      SLOW  |        10.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.602(R)|      SLOW  |         9.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.162(R)|      SLOW  |        11.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.225(R)|      SLOW  |         9.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.225(R)|      SLOW  |         9.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.505(R)|      SLOW  |         9.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.862(R)|      SLOW  |         9.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.862(R)|      SLOW  |         9.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.151(R)|      SLOW  |         9.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.577(R)|      SLOW  |         9.663(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.558(R)|      SLOW  |        10.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.334(R)|      SLOW  |        11.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.250(R)|      SLOW  |        11.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.582(R)|      SLOW  |        10.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.286(R)|      SLOW  |         9.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.562(R)|      SLOW  |         9.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.374(R)|      SLOW  |         9.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.374(R)|      SLOW  |         9.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.826(R)|      SLOW  |         9.500(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.016(R)|      SLOW  |        10.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.617(R)|      SLOW  |        11.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.562(R)|      SLOW  |        11.469(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.821(R)|      SLOW  |        12.990(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.838(R)|      SLOW  |        13.043(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.456(R)|      SLOW  |        12.756(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.287(R)|      SLOW  |        12.848(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.205(R)|      SLOW  |        12.648(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.048(R)|      SLOW  |        12.534(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.257(R)|      SLOW  |        13.431(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.173(R)|      SLOW  |        13.343(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.293(R)|      SLOW  |        12.180(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.718(R)|      SLOW  |        12.966(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.426(R)|      SLOW  |        12.194(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.289(R)|      SLOW  |        13.527(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.469(R)|      SLOW  |        12.612(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.817(R)|      SLOW  |        12.430(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.133(R)|      SLOW  |        12.466(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.597(R)|      SLOW  |        12.457(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11          |    4.563|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |   13.832|    7.330|    6.998|         |
CLKh           |   18.560|         |         |         |
SW<15>         |   18.560|         |         |         |
SW<16>         |   18.560|         |         |         |
SW<17>         |   18.560|         |         |         |
SW<18>         |   18.560|         |         |         |
SW<19>         |   18.560|         |         |         |
SW<20>         |   18.560|         |         |         |
SW<21>         |   18.560|         |         |         |
SW<22>         |   18.560|         |         |         |
SW<23>         |   18.560|         |         |         |
SW<24>         |   18.560|         |         |         |
SW<25>         |   18.560|         |         |         |
SW<26>         |   18.560|         |         |         |
SW<27>         |   18.560|         |         |         |
SW<28>         |   18.560|         |         |         |
SW<29>         |   18.560|         |         |         |
SW<30>         |   18.560|         |         |         |
SW<31>         |   18.560|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKh
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<16>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<17>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<18>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<19>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<20>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<21>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<22>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<23>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<24>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<25>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<26>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<27>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<28>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<29>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<30>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<31>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.388|         |         |         |
SW<15>         |   11.388|         |         |         |
SW<16>         |   11.388|         |         |         |
SW<17>         |   11.388|         |         |         |
SW<18>         |   11.388|         |         |         |
SW<19>         |   11.388|         |         |         |
SW<20>         |   11.388|         |         |         |
SW<21>         |   11.388|         |         |         |
SW<22>         |   11.388|         |         |         |
SW<23>         |   11.388|         |         |         |
SW<24>         |   11.388|         |         |         |
SW<25>         |   11.388|         |         |         |
SW<26>         |   11.388|         |         |         |
SW<27>         |   11.388|         |         |         |
SW<28>         |   11.388|         |         |         |
SW<29>         |   11.388|         |         |         |
SW<30>         |   11.388|         |         |         |
SW<31>         |   11.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_txd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |         |         |   10.768|         |
SW<15>         |         |         |   10.768|         |
SW<16>         |         |         |   10.768|         |
SW<17>         |         |         |   10.768|         |
SW<18>         |         |         |   10.768|         |
SW<19>         |         |         |   10.768|         |
SW<20>         |         |         |   10.768|         |
SW<21>         |         |         |   10.768|         |
SW<22>         |         |         |   10.768|         |
SW<23>         |         |         |   10.768|         |
SW<24>         |         |         |   10.768|         |
SW<25>         |         |         |   10.768|         |
SW<26>         |         |         |   10.768|         |
SW<27>         |         |         |   10.768|         |
SW<28>         |         |         |   10.768|         |
SW<29>         |         |         |   10.768|         |
SW<30>         |         |         |   10.768|         |
SW<31>         |         |         |   10.768|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RST            |DYP2<3>        |   17.256|
RST            |DYP2<4>        |   16.930|
RST            |DYP2<5>        |   16.620|
RST            |DYP2<6>        |   16.780|
RST            |enet_reset     |   16.070|
SW<0>          |led<0>         |   19.776|
SW<0>          |led<1>         |   19.636|
SW<0>          |led<2>         |   19.010|
SW<0>          |led<3>         |   19.699|
SW<0>          |led<4>         |   19.396|
SW<0>          |led<5>         |   19.398|
SW<0>          |led<6>         |   20.465|
SW<0>          |led<7>         |   20.470|
SW<0>          |led<8>         |   17.539|
SW<0>          |led<9>         |   19.222|
SW<0>          |led<10>        |   17.392|
SW<0>          |led<11>        |   19.576|
SW<0>          |led<12>        |   18.723|
SW<0>          |led<13>        |   18.154|
SW<0>          |led<14>        |   19.312|
SW<0>          |led<15>        |   19.031|
SW<1>          |led<0>         |   22.916|
SW<1>          |led<1>         |   22.385|
SW<1>          |led<2>         |   22.466|
SW<1>          |led<3>         |   22.617|
SW<1>          |led<4>         |   23.874|
SW<1>          |led<5>         |   24.696|
SW<1>          |led<6>         |   26.408|
SW<1>          |led<7>         |   24.630|
SW<1>          |led<8>         |   20.790|
SW<1>          |led<9>         |   22.304|
SW<1>          |led<10>        |   20.036|
SW<1>          |led<11>        |   22.388|
SW<1>          |led<12>        |   25.632|
SW<1>          |led<13>        |   25.228|
SW<1>          |led<14>        |   25.172|
SW<1>          |led<15>        |   25.588|
SW<2>          |led<0>         |   23.055|
SW<2>          |led<1>         |   22.041|
SW<2>          |led<2>         |   21.628|
SW<2>          |led<3>         |   21.649|
SW<2>          |led<4>         |   24.620|
SW<2>          |led<5>         |   24.772|
SW<2>          |led<6>         |   27.280|
SW<2>          |led<7>         |   25.777|
SW<2>          |led<8>         |   21.020|
SW<2>          |led<9>         |   22.631|
SW<2>          |led<10>        |   20.585|
SW<2>          |led<11>        |   22.978|
SW<2>          |led<12>        |   25.103|
SW<2>          |led<13>        |   23.850|
SW<2>          |led<14>        |   24.109|
SW<2>          |led<15>        |   25.000|
SW<3>          |led<0>         |   20.576|
SW<3>          |led<1>         |   20.507|
SW<3>          |led<2>         |   20.236|
SW<3>          |led<3>         |   20.237|
SW<3>          |led<4>         |   20.689|
SW<3>          |led<5>         |   21.371|
SW<3>          |led<6>         |   23.649|
SW<3>          |led<7>         |   21.942|
SW<3>          |led<8>         |   18.841|
SW<3>          |led<9>         |   19.689|
SW<3>          |led<10>        |   18.176|
SW<3>          |led<11>        |   20.389|
SW<3>          |led<12>        |   21.975|
SW<3>          |led<13>        |   20.817|
SW<3>          |led<14>        |   21.285|
SW<3>          |led<15>        |   20.855|
SW<4>          |led<0>         |   21.169|
SW<4>          |led<1>         |   22.021|
SW<4>          |led<2>         |   21.228|
SW<4>          |led<3>         |   20.902|
SW<4>          |led<4>         |   21.885|
SW<4>          |led<5>         |   23.372|
SW<4>          |led<6>         |   25.196|
SW<4>          |led<7>         |   23.662|
SW<4>          |led<8>         |   18.772|
SW<4>          |led<9>         |   20.653|
SW<4>          |led<10>        |   18.262|
SW<4>          |led<11>        |   20.607|
SW<4>          |led<12>        |   24.253|
SW<4>          |led<13>        |   22.923|
SW<4>          |led<14>        |   23.136|
SW<4>          |led<15>        |   23.109|
SW<5>          |led<0>         |   19.787|
SW<5>          |led<1>         |   19.647|
SW<5>          |led<2>         |   19.583|
SW<5>          |led<3>         |   19.584|
SW<5>          |led<4>         |   20.289|
SW<5>          |led<5>         |   21.463|
SW<5>          |led<6>         |   23.455|
SW<5>          |led<7>         |   21.047|
SW<5>          |led<8>         |   18.079|
SW<5>          |led<9>         |   19.036|
SW<5>          |led<10>        |   17.493|
SW<5>          |led<11>        |   19.736|
SW<5>          |led<12>        |   20.553|
SW<5>          |led<13>        |   19.071|
SW<5>          |led<14>        |   20.142|
SW<5>          |led<15>        |   19.678|
SW<6>          |led<0>         |   17.704|
SW<6>          |led<1>         |   17.570|
SW<6>          |led<2>         |   17.486|
SW<6>          |led<3>         |   17.522|
SW<6>          |led<4>         |   17.444|
SW<6>          |led<5>         |   17.632|
SW<6>          |led<6>         |   19.116|
SW<6>          |led<7>         |   19.020|
SW<6>          |led<8>         |   15.980|
SW<6>          |led<9>         |   17.451|
SW<6>          |led<10>        |   16.674|
SW<6>          |led<11>        |   18.223|
SW<6>          |led<12>        |   17.200|
SW<6>          |led<13>        |   17.105|
SW<6>          |led<14>        |   17.474|
SW<6>          |led<15>        |   16.945|
---------------+---------------+---------+


Analysis completed Mon Aug 03 12:03:03 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 351 MB



