module Sign_Extend (sign_extend_in , sign_extend_out);

	input [15:0]sign_extend_in;
	output [31:0]sign_extend_out;

	wire [15:0]temp0=16'b0;
	wire [15:0]temp1=~temp0;

	assign sign_extend_out = (sign_extend_in[15]==1'b1) ? {temp1 , sign_extend_in[15:0]} : {temp0  , sign_extend_in[15:0]};
 
endmodule

module testSignExtend();

reg [15:0]sign_extend_in; // input
wire [31:0] sign_extend_out; //output

initial begin
sign_extend_in =16'b1011111111111111;
#5
sign_extend_in=16'b11101;
end

Sign_Extend sign_extend(sign_extend_in, sign_extend_out);
endmodule



