
---------- Begin Simulation Statistics ----------
simSeconds                                   0.236796                       # Number of seconds simulated (Second)
simTicks                                 236795927000                       # Number of ticks simulated (Tick)
finalTick                                236795927000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    168.53                       # Real time elapsed on the host (Second)
hostTickRate                               1405046465                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     810288                       # Number of bytes of host memory used (Byte)
simInsts                                     64095327                       # Number of instructions simulated (Count)
simOps                                      108270830                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   380314                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     642433                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples    117823371                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000004                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000003                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.001967                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |   117822915    100.00%    100.00% |         456      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total    117823371                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples    117823371                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.009777                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.000588                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       0.913793                       (Unspecified)
system.caches.m_latencyHistSeqr          |   117816702     99.99%     99.99% |        6134      0.01%    100.00% |         253      0.00%    100.00% |          83      0.00%    100.00% |         139      0.00%    100.00% |          59      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total      117823371                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples    117806913                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |   117806913    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total    117806913                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        16458                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    70.994288                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    67.058660                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    32.855349                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        9789     59.48%     59.48% |        6134     37.27%     96.75% |         253      1.54%     98.29% |          83      0.50%     98.79% |         139      0.84%     99.64% |          59      0.36%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        16458                       (Unspecified)
system.caches.L1Cache_Controller.Load    |    10598051      9.85%      9.85% |    96965536     90.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Load::total    107563587                       (Unspecified)
system.caches.L1Cache_Controller.Store   |     1474733     14.37%     14.37% |     8785051     85.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Store::total     10259784                       (Unspecified)
system.caches.L1Cache_Controller.Replacement |     2170907     44.51%     44.51% |     2706659     55.49%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement::total      4877566                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetS |           9     75.00%     75.00% |           3     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetS::total           12                       (Unspecified)
system.caches.L1Cache_Controller.FwdGetM |           7     70.00%     70.00% |           3     30.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.FwdGetM::total           10                       (Unspecified)
system.caches.L1Cache_Controller.Inv     |           7     58.33%     58.33% |           5     41.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.Inv::total           12                       (Unspecified)
system.caches.L1Cache_Controller.PutAck  |        6784     44.51%     44.51% |        8459     55.49%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.PutAck::total        15243                       (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks |        7204     43.83%     43.83% |        9232     56.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataDirNoAcks::total        16436                       (Unspecified)
system.caches.L1Cache_Controller.DataOwner |           6     27.27%     27.27% |          16     72.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.DataOwner::total           22                       (Unspecified)
system.caches.L1Cache_Controller.InvAck  |           5     41.67%     41.67% |           7     58.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.InvAck::total           12                       (Unspecified)
system.caches.L1Cache_Controller.I.Load  |        5945     45.38%     45.38% |        7155     54.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load::total        13100                       (Unspecified)
system.caches.L1Cache_Controller.I.Store |        1109     41.54%     41.54% |        1561     58.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store::total         2670                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks |        5942     45.40%     45.40% |        7146     54.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataDirNoAcks::total        13088                       (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner |           3     25.00%     25.00% |           9     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IS_D.DataOwner::total           12                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks |        1106     41.58%     41.58% |        1554     58.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataDirNoAcks::total         2660                       (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner |           3     30.00%     30.00% |           7     70.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.IM_AD.DataOwner::total           10                       (Unspecified)
system.caches.L1Cache_Controller.S.Load  |     9463599     11.05%     11.05% |    76171732     88.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Load::total     85635331                       (Unspecified)
system.caches.L1Cache_Controller.S.Store |         156     22.67%     22.67% |         532     77.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Store::total          688                       (Unspecified)
system.caches.L1Cache_Controller.S.Replacement |        5579     46.57%     46.57% |        6401     53.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Replacement::total        11980                       (Unspecified)
system.caches.L1Cache_Controller.S.Inv   |           7     58.33%     58.33% |           5     41.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.S.Inv::total           12                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks |         156     22.67%     22.67% |         532     77.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.DataDirNoAcks::total          688                       (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck |           5     41.67%     41.67% |           7     58.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SM_AD.InvAck::total           12                       (Unspecified)
system.caches.L1Cache_Controller.M.Load  |     1128507      5.15%      5.15% |    20786649     94.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load::total     21915156                       (Unspecified)
system.caches.L1Cache_Controller.M.Store |     1473468     14.37%     14.37% |     8782958     85.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store::total     10256426                       (Unspecified)
system.caches.L1Cache_Controller.M.Replacement |        1205     36.93%     36.93% |        2058     63.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement::total         3263                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS |           9     75.00%     75.00% |           3     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetS::total           12                       (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM |           7     70.00%     70.00% |           3     30.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.M.FwdGetM::total           10                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement |      384394     36.93%     36.93% |      656357     63.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.Replacement::total      1040751                       (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck |        1205     36.93%     36.93% |        2058     63.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.MI_A.PutAck::total         3263                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement |     1779729     46.57%     46.57% |     2041843     53.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.Replacement::total      3821572                       (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck |        5579     46.57%     46.57% |        6401     53.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.L1Cache_Controller.SI_A.PutAck::total        11980                       (Unspecified)
system.caches.Directory_Controller.GetS         13100      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GetM          3358      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSNotLast          232      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutSLast        11748      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PutMOwner         3263      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Data            12      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemData        16436      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MemAck         3275      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetS        12824      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GetM         2660      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetS          264      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.GetM          688      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSNotLast          232      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S.PutSLast        11748      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetS           12      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.GetM           10      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PutMOwner         3263      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_D.Data           12      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.S_m.MemData        13088      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M_m.MemData         3348      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI_m.MemAck         3263      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.SS_m.MemAck           12      0.00%      0.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::mean    19.636364                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::gmean    19.089473                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::stdev     4.923660                       (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     63.64%     63.64% |           0      0.00%     63.64% |           8     36.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.L1Cache.miss_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.MachineType.L1Cache.incomplete_times_seqr           22                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        16436                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    71.063032                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    67.171531                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    32.823049                      
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        9767     59.42%     59.42% |        6134     37.32%     96.74% |         253      1.54%     98.28% |          83      0.50%     98.79% |         139      0.85%     99.63% |          59      0.36%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        16436                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                      
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                      
system.caches.MachineType.Directory.incomplete_times_seqr        16435                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     23627617                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.021507                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.001299                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     1.354609                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    23624532     99.99%     99.99% |        2856      0.01%    100.00% |         105      0.00%    100.00% |          39      0.00%    100.00% |          57      0.00%    100.00% |          28      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     23627617                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples     23620295                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    23620295    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total     23620295                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         7322                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    70.403169                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    66.009531                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    33.258981                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        4237     57.87%     57.87% |        2856     39.01%     96.87% |         105      1.43%     98.31% |          39      0.53%     98.84% |          57      0.78%     99.62% |          28      0.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         7322                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      8630874                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.026728                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.001592                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.522516                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     8629122     99.98%     99.98% |        1620      0.02%    100.00% |          81      0.00%    100.00% |          15      0.00%    100.00% |          25      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      8630874                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      8627614                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |     8627614    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      8627614                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         3260                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.763804                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    67.381925                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    33.642098                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1508     46.26%     46.26% |        1620     49.69%     95.95% |          81      2.48%     98.44% |          15      0.46%     98.90% |          25      0.77%     99.66% |          10      0.31%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         3260                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples     83935970                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.004854                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.000291                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     0.642095                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |    83934164    100.00%    100.00% |        1633      0.00%    100.00% |          67      0.00%    100.00% |          29      0.00%    100.00% |          56      0.00%    100.00% |          21      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total     83935970                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples     83930192                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    83930192    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total     83930192                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         5778                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    71.515230                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    68.474975                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    31.895534                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3972     68.74%     68.74% |        1633     28.26%     97.01% |          67      1.16%     98.17% |          29      0.50%     98.67% |          56      0.97%     99.64% |          21      0.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         5778                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples      1497614                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.002533                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.000172                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.441878                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |     1497554    100.00%    100.00% |          47      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total      1497614                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples      1497550                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |     1497550    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total      1497550                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    60.281250                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    55.436034                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.736305                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           4      6.25%      6.25% |          47     73.44%     79.69% |          12     18.75%     98.44% |           0      0.00%     98.44% |           0      0.00%     98.44% |           0      0.00%     98.44% |           0      0.00%     98.44% |           0      0.00%     98.44% |           1      1.56%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           64                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        65648                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     1.028561                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.002046                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev     1.329579                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr |       65614     99.95%     99.95% |           5      0.01%     99.96% |           1      0.00%     99.96% |          15      0.02%     99.98% |           7      0.01%     99.99% |           6      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::total        65648                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        65614                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       65614    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        65614                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           34                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    56.147059                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    51.763950                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    19.619305                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           5     14.71%     14.71% |           1      2.94%     17.65% |          15     44.12%     61.76% |           7     20.59%     82.35% |           6     17.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           34                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        65648                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       65648    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::total        65648                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        65648                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       65648    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        65648                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples           12                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean           21                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    20.396078                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     5.222330                       (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     50.00%     50.00% |           0      0.00%     50.00% |           6     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.L1Cache.miss_type_mach_latency_hist_seqr::total           12                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         7310                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    70.484268                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    66.136918                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    33.225309                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        4225     57.80%     57.80% |        2856     39.07%     96.87% |         105      1.44%     98.30% |          39      0.53%     98.84% |          57      0.78%     99.62% |          28      0.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         7310                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples            6                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    17.666667                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    17.348511                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     4.082483                       (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     83.33%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.L1Cache.miss_type_mach_latency_hist_seqr::total            6                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         3254                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.863553                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    67.550720                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    33.592335                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1502     46.16%     46.16% |        1620     49.78%     95.94% |          81      2.49%     98.43% |          15      0.46%     98.89% |          25      0.77%     99.66% |          10      0.31%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         3254                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         5778                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    71.515230                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    68.474975                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    31.895534                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3972     68.74%     68.74% |        1633     28.26%     97.01% |          67      1.16%     98.17% |          29      0.50%     98.67% |          56      0.97%     99.64% |          21      0.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         5778                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            2                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           19                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean           16                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    16.000000                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           63                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    60.984127                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    56.540335                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.508804                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3      4.76%      4.76% |          47     74.60%     79.37% |          12     19.05%     98.41% |           0      0.00%     98.41% |           0      0.00%     98.41% |           0      0.00%     98.41% |           0      0.00%     98.41% |           0      0.00%     98.41% |           1      1.59%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           63                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::mean    19.333333                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::gmean    18.810678                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::stdev     5.773503                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.L1Cache.miss_type_mach_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           31                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    59.709677                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    57.091515                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    16.508974                       (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           2      6.45%      6.45% |           1      3.23%      9.68% |          15     48.39%     58.06% |           7     22.58%     80.65% |           6     19.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.Locked_RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           31                       (Unspecified)
system.caches.controllers0.fullyBusyCycles        67841                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardFromDir.m_buf_msgs     0.000029                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardFromDir.m_stall_time  4999.662790                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.051270                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1018.234993                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestToDir.m_buf_msgs     0.000059                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestToDir.m_stall_time   999.999992                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_buf_msgs     0.000030                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseFromDirOrSibling.m_stall_time  4999.998459                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToDirOrSibling.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToDirOrSibling.m_stall_time   896.001480                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.fullyBusyCycles        84590                       # cycles for which number of transistions == max transitions (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers1.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000036                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time  4479.987551                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.mandatoryQueue.m_buf_msgs     0.446947                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.mandatoryQueue.m_stall_time   918.528438                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.000075                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time   896.001780                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDirOrSibling.m_buf_msgs     0.000039                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDirOrSibling.m_stall_time  4480.007842                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseToDirOrSibling.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseToDirOrSibling.m_stall_time   895.997506                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers2.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers2.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers3.cacheMemory.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.caches.controllers3.cacheMemory.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.caches.controllers3.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.forwardToCache.m_buf_msgs     0.000067                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.forwardToCache.m_stall_time   999.991284                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers4.requestFromCache.m_buf_msgs     0.000134                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestFromCache.m_stall_time  4999.999916                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.requestToMemory.m_buf_msgs     0.000083                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.requestToMemory.m_stall_time   999.999970                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseFromCache.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseFromCache.m_stall_time  4480.007314                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseFromMemory.m_buf_msgs     0.000107                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseFromMemory.m_stall_time   999.999713                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers4.responseToCache.m_buf_msgs     0.000069                       # Average number of messages in buffer (Unspecified)
system.caches.controllers4.responseToCache.m_stall_time   999.999709                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         87454                       (Unspecified)
system.caches.network.msg_byte.Control         699632                       (Unspecified)
system.caches.network.msg_count.Data            39466                       (Unspecified)
system.caches.network.msg_byte.Data           2841552                       (Unspecified)
system.caches.network.int_link_buffers11.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers11.m_stall_time  2688.004414                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers14.m_stall_time  2687.992492                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  2688.004414                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers21.m_buf_msgs     0.000075                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers21.m_stall_time  2688.005314                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers23.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers23.m_stall_time  2687.992492                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers49.m_buf_msgs     0.000029                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers49.m_stall_time  2999.797699                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers50.m_buf_msgs     0.000030                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers50.m_stall_time  2999.999100                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers52.m_buf_msgs     0.000036                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers52.m_stall_time  2687.992556                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers53.m_buf_msgs     0.000039                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers53.m_stall_time  2688.004731                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000059                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  2999.999992                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.004036                       (Unspecified)
system.caches.network.routers0.msg_count.Control::0        12789                       (Unspecified)
system.caches.network.routers0.msg_count.Control::1         6807                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2           12                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::0       102312                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::1        54456                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2           96                       (Unspecified)
system.caches.network.routers0.msg_count.Data::0         1205                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         7235                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::0        86760                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       520920                       (Unspecified)
system.caches.network.routers0.port_buffers1.m_buf_msgs     0.000029                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers1.m_stall_time  3999.730249                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers12.m_buf_msgs     0.000059                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers12.m_stall_time  2000.000017                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers14.m_stall_time  1792.002951                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers2.m_buf_msgs     0.000030                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers2.m_stall_time  3999.998784                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers5.m_stall_time  1792.002951                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.015140                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::1         6807                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Control::2            5                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::1        54456                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Control::2           40                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Data::2         7210                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Data::2       519120                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.000032                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2            7                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2           56                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2           16                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2         1152                       (Unspecified)
system.caches.network.routers0.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle04.link_utilization     0.005007                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Control::0        12789                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Control::0       102312                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Data::0         1205                       (Unspecified)
system.caches.network.routers0.throttle04.msg_count.Data::2            9                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Data::0        86760                       (Unspecified)
system.caches.network.routers0.throttle04.msg_bytes.Data::2          648                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.005320                       (Unspecified)
system.caches.network.routers1.msg_count.Control::0        15649                       (Unspecified)
system.caches.network.routers1.msg_count.Control::1         8470                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2           12                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::0       125192                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::1        67760                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2           96                       (Unspecified)
system.caches.network.routers1.msg_count.Data::0         2058                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         9257                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::0       148176                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       666504                       (Unspecified)
system.caches.network.routers1.port_buffers1.m_buf_msgs     0.000036                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers1.m_stall_time  3583.990057                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers12.m_buf_msgs     0.000075                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers12.m_stall_time  1792.003551                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers14.m_stall_time  1791.995003                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.000039                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  3584.006291                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers5.m_stall_time  1791.995003                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.019365                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::1         8470                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2            7                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::1        67760                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2           56                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         9248                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       665856                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.000012                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Control::2            5                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Control::2           40                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Data::2            6                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Data::2          432                       (Unspecified)
system.caches.network.routers1.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle04.link_utilization     0.007221                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Control::0        15649                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Control::0       125192                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Data::0         2058                       (Unspecified)
system.caches.network.routers1.throttle04.msg_count.Data::2            3                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Data::0       148176                       (Unspecified)
system.caches.network.routers1.throttle04.msg_bytes.Data::2          216                       (Unspecified)
system.caches.network.routers2.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers2.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers2.throttle04.link_utilization            0                       (Unspecified)
system.caches.network.routers3.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers3.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle02.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers3.throttle04.link_utilization            0                       (Unspecified)
system.caches.network.routers4.percent_links_utilized     0.009338                       (Unspecified)
system.caches.network.routers4.msg_count.Control::0        28438                       (Unspecified)
system.caches.network.routers4.msg_count.Control::1        15277                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::0       227504                       (Unspecified)
system.caches.network.routers4.msg_bytes.Control::1       122216                       (Unspecified)
system.caches.network.routers4.msg_count.Data::0         3263                       (Unspecified)
system.caches.network.routers4.msg_count.Data::2        16448                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::0       234936                       (Unspecified)
system.caches.network.routers4.msg_bytes.Data::2      1184256                       (Unspecified)
system.caches.network.routers4.port_buffers0.m_buf_msgs     0.000134                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers0.m_stall_time  3999.999958                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers2.m_stall_time  3584.005868                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers4.m_buf_msgs     0.000029                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers4.m_stall_time  1999.865141                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers5.m_buf_msgs     0.000030                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers5.m_stall_time  1999.999409                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers7.m_buf_msgs     0.000036                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers7.m_stall_time  1791.995046                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.port_buffers8.m_buf_msgs     0.000039                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers4.port_buffers8.m_stall_time  1792.003162                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers4.throttle00.link_utilization     0.012228                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Control::0        28438                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Control::0       227504                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Data::0         3263                       (Unspecified)
system.caches.network.routers4.throttle00.msg_count.Data::2           12                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Data::0       234936                       (Unspecified)
system.caches.network.routers4.throttle00.msg_bytes.Data::2          864                       (Unspecified)
system.caches.network.routers4.throttle01.link_utilization     0.015128                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Control::1         6807                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Control::1        54456                       (Unspecified)
system.caches.network.routers4.throttle01.msg_count.Data::2         7204                       (Unspecified)
system.caches.network.routers4.throttle01.msg_bytes.Data::2       518688                       (Unspecified)
system.caches.network.routers4.throttle02.link_utilization     0.019333                       (Unspecified)
system.caches.network.routers4.throttle02.msg_count.Control::1         8470                       (Unspecified)
system.caches.network.routers4.throttle02.msg_bytes.Control::1        67760                       (Unspecified)
system.caches.network.routers4.throttle02.msg_count.Data::2         9232                       (Unspecified)
system.caches.network.routers4.throttle02.msg_bytes.Data::2       664704                       (Unspecified)
system.caches.network.routers4.throttle03.link_utilization            0                       (Unspecified)
system.caches.network.routers4.throttle04.link_utilization            0                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers0.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers1.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers2.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers3.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                       236795927                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts      6226982                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps     11577585                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses     11550615                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses       162084                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns       166386                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts       954500                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts     11550615                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts       162084                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads     23685408                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites      8889293                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads        88137                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites        93020                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads      6113791                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites      3180203                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs      3164474                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts      1853952                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts      1310522                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 212142567.000104                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 24653359.999896                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.104112                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.895888                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches      1286942                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass         2801      0.02%      0.02% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu      8383650     72.41%     72.44% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult           19      0.00%     72.44% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv         1773      0.02%     72.45% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd        16701      0.14%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt          192      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     72.60% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd         1516      0.01%     72.61% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     72.61% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu         1841      0.02%     72.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     72.63% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt         2498      0.02%     72.65% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc         1574      0.01%     72.66% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     72.66% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     72.66% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift          684      0.01%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     72.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead      1785148     15.42%     88.09% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite      1242929     10.74%     98.82% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead        68804      0.59%     99.42% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite        67593      0.58%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total     11577723                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                1853962                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1310525                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      240                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       47                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                8908440                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      257                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::mean 212142567000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::2e+11-2.5e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::min_value 212142567000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::max_value 212142567000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.pwrStateResidencyTicks::ON  24653360000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 212142567000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   59                       # Number of system calls (Count)
system.cpu1.numCycles                       236771019                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts     57868345                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps     96693245                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses     95785925                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses       821895                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns      1347989                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts      3235507                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts     95785925                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts       821895                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads    217337851                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites     83111251                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads      1446443                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites       722997                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads     24549628                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites     32437959                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs     30722557                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts     23336979                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts      7385578                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 24648667.993420                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 212122351.006580                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.895897                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.104103                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches      5233019                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass        82169      0.08%      0.08% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu     65254999     67.49%     67.57% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult        42204      0.04%     67.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv          127      0.00%     67.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd        32823      0.03%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt           80      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd          450      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.65% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu       131208      0.14%     67.79% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.79% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt       131296      0.14%     67.92% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc       295125      0.31%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift          236      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     68.23% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead     23238320     24.03%     92.26% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite      7352378      7.60%     99.86% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead        98659      0.10%     99.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite        33200      0.03%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total     96693274                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses               23336980                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                7386020                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       82                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       16                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               75027605                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       96                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.mem_ctrl.avgPriority_caches.controllers4::samples     18794.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.074212674750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           200                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           200                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                95021                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                3011                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        16436                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        3275                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      16436                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      3275                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     876                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     41                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.30                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  16436                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  3275                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    15544                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     201                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     201                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     201                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     201                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     201                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     201                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     201                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       77.245000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      55.186081                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      96.554018                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31              34     17.00%     17.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63            102     51.00%     68.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95             31     15.50%     83.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127             9      4.50%     88.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159            5      2.50%     90.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-191            3      1.50%     92.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-223            1      0.50%     92.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-255            5      2.50%     95.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-287            3      1.50%     96.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319            2      1.00%     97.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351            1      0.50%     98.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383            2      1.00%     99.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-543            1      0.50%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::928-959            1      0.50%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            200                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          200                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.050000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.047183                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.313033                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               195     97.50%     97.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 5      2.50%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            200                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    56064                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1051904                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                209600                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               4442238.56941593                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               885150.35987084                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   236795868000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    12013386.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers4       995840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers4       205440                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers4 4205477.740332923830                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers4 867582.490132948966                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers4        16436                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers4         3275                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers4    476327500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers4 5783919476250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers4     28980.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers4 1766082282.82                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers4      1051904                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1051904                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers4       209600                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       209600                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers4        16436                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            16436                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers4         3275                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            3275                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers4      4442239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            4442239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers4       885150                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            885150                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers4      5327389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           5327389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 15560                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 3210                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1149                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           659                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           479                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1517                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           831                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           911                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2071                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1927                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1157                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          873                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            66                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            67                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           434                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           283                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          749                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           53                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          575                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                184577500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               77800000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           476327500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11862.31                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30612.31                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8984                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2823                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             57.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.94                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         6961                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   172.545324                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   121.976152                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   195.930316                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         3264     46.89%     46.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2580     37.06%     83.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          506      7.27%     91.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          150      2.15%     93.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          100      1.44%     94.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           81      1.16%     95.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           54      0.78%     96.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           51      0.73%     97.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          175      2.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         6961                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 995840                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              205440                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                 4.205478                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.867582                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.04                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.90                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         23426340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         12443805                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        52336200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        6838200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 18692431680.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   7135598010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  84920711520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   110843785755                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    468.098363                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 220705413500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7907120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   8183393500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         26289480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         13973190                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        58762200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        9918000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 18692431680.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   8221206900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  84006514560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   111029096010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    468.880936                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 218317422750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7907120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  10571384250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 236795927000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
