	component qsys_system is
		port (
			clk_clk     : in  std_logic                     := 'X'; -- clk
			pwms_export : out std_logic_vector(15 downto 0)         -- export
		);
	end component qsys_system;

