set_property SRC_FILE_INFO {cfile:{/home/alpha/Documents/FPGA/Divide_By_Two/Divide_By_Two.srcs/constrs_1/imports/Divide_By_Two/Nexys-A7-100T-Master -DivByTwo.xdc} rfile:{../../../Divide_By_Two.srcs/constrs_1/imports/Divide_By_Two/Nexys-A7-100T-Master -DivByTwo.xdc} id:1} [current_design]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN E3    IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
set_property src_info {type:XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN C17   IOSTANDARD LVCMOS33 } [get_ports { Q }]; #IO_L20N_T3_A19_15 Sch=ja[1]
