INST:    0010 0000 0001 1000 j .realstart
INST:    1100 0101 0000 0001 lbi r5, U.Stackbase
ARCH:    REG: 5 VALUE: 0x0001  
VERILOG: REG: 5 VALUE: 0x0001
INST:    1001 0101 0101 1000 slbi r5, L.Stackbase
ARCH:    REG: 5 VALUE: 0x0158  
VERILOG: REG: 5 VALUE: 0x0158
INST:    1100 0110 0000 0000 lbi r6, U.Globals
ARCH:    REG: 6 VALUE: 0x0000  
VERILOG: REG: 6 VALUE: 0x0000
INST:    1001 0110 1111 0000 slbi r6, L.Globals
ARCH:    REG: 6 VALUE: 0x00f0  
VERILOG: REG: 6 VALUE: 0x00f0
INST:    1100 0000 0000 0001 lbi r0, U.Heapbase
ARCH:    REG: 0 VALUE: 0x0001  
VERILOG: REG: 0 VALUE: 0x0001
INST:    1001 0000 0101 1000 slbi r0, L.Heapbase
ARCH:    REG: 0 VALUE: 0x0158  
VERILOG: REG: 0 VALUE: 0x0158
INST:    1000 0110 0000 0000 st r0, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x0158  
VERILOG: STORE: ADDR: 0x00f0 VALUE: 0x0158
INST:    1100 0001 0010 1101 lbi r1, 45
ARCH:    REG: 1 VALUE: 0x002d  
VERILOG: REG: 1 VALUE: 0x002d
INST:    0000 1000 0000 0000 nop
INST:    1100 0000 0000 0000 lbi r0, U.Numbers
ARCH:    REG: 0 VALUE: 0x0000  
VERILOG: REG: 0 VALUE: 0x0000
INST:    1001 0000 1011 0000 slbi r0, L.Numbers
ARCH:    REG: 0 VALUE: 0x00b0  
VERILOG: REG: 0 VALUE: 0x00b0
INST:    1100 0001 0000 0000 lbi r1, U.EndNumbers
ARCH:    REG: 1 VALUE: 0x0000  
VERILOG: REG: 1 VALUE: 0x0000
INST:    1001 0001 1111 0000 slbi r1, L.EndNumbers
ARCH:    REG: 1 VALUE: 0x00f0  
VERILOG: REG: 1 VALUE: 0x00f0
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00b0 VALUE: 0x0044  
VERILOG: LOAD: ADDR: 0x00b0 VALUE: 0x0044
ARCH:    REG: 3 VALUE: 0x0044  
VERILOG: REG: 3 VALUE: 0x0044
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b2  
VERILOG: REG: 0 VALUE: 0x00b2
INST:    0011 0000 0100 1110 jal .NewNode
ARCH:    REG: 7 VALUE: 0x003a  
VERILOG: REG: 7 VALUE: 0x003a
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x0158  
VERILOG: LOAD: ADDR: 0x00f0 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x0158  
VERILOG: REG: 2 VALUE: 0x0158
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x015e  
VERILOG: REG: 2 VALUE: 0x015e
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x015e  
VERILOG: STORE: ADDR: 0x00f0 VALUE: 0x015e
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x0158 VALUE: 0x0044  
VERILOG: STORE: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0158  
VERILOG: REG: 2 VALUE: 0x0158
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0110 0100 0010 st r2, r6, 2
ARCH:    STORE: ADDR: 0x00f2 VALUE: 0x0158  
VERILOG: STORE: ADDR: 0x00f2 VALUE: 0x0158
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00b2 VALUE: 0x0022  
VERILOG: LOAD: ADDR: 0x00b2 VALUE: 0x0022
ARCH:    REG: 3 VALUE: 0x0022  
VERILOG: REG: 3 VALUE: 0x0022
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b4  
VERILOG: REG: 0 VALUE: 0x00b4
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158  
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 4 VALUE: 0x0158  
VERILOG: REG: 4 VALUE: 0x0158
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044  
VERILOG: REG: 7 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044  
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0156  
VERILOG: REG: 5 VALUE: 0x0156
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044  
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0044  
VERILOG: REG: 2 VALUE: 0x0044
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000  
VERILOG: REG: 2 VALUE: 0x0000
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x0000  
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x0000  
VERILOG: REG: 2 VALUE: 0x0000
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070  
VERILOG: REG: 7 VALUE: 0x0070
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x015e  
VERILOG: LOAD: ADDR: 0x00f0 VALUE: 0x015e
ARCH:    REG: 2 VALUE: 0x015e  
VERILOG: REG: 2 VALUE: 0x015e
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x0164  
VERILOG: REG: 2 VALUE: 0x0164
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x0164  
VERILOG: STORE: ADDR: 0x00f0 VALUE: 0x0164
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x015e VALUE: 0x0022  
VERILOG: STORE: ADDR: 0x015e VALUE: 0x0022
ARCH:    REG: 2 VALUE: 0x015e  
VERILOG: REG: 2 VALUE: 0x015e
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x015a VALUE: 0x015e  
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044  
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0044  
VERILOG: REG: 7 VALUE: 0x0044
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158  
VERILOG: REG: 5 VALUE: 0x0158
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000  
VERILOG: REG: 3 VALUE: 0x0000
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00b4 VALUE: 0x0093  
VERILOG: LOAD: ADDR: 0x00b4 VALUE: 0x0093
ARCH:    REG: 3 VALUE: 0x0093  
VERILOG: REG: 3 VALUE: 0x0093
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b6  
VERILOG: REG: 0 VALUE: 0x00b6
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158  
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 4 VALUE: 0x0158  
VERILOG: REG: 4 VALUE: 0x0158
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044  
VERILOG: REG: 7 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044  
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0156  
VERILOG: REG: 5 VALUE: 0x0156
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044  
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0044  
VERILOG: REG: 2 VALUE: 0x0044
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001  
VERILOG: REG: 2 VALUE: 0x0001
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0000  
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x0000  
VERILOG: REG: 2 VALUE: 0x0000
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e  
VERILOG: REG: 7 VALUE: 0x007e
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x0164  
VERILOG: LOAD: ADDR: 0x00f0 VALUE: 0x0164
ARCH:    REG: 2 VALUE: 0x0164  
VERILOG: REG: 2 VALUE: 0x0164
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x016a  
VERILOG: REG: 2 VALUE: 0x016a
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x016a  
VERILOG: STORE: ADDR: 0x00f0 VALUE: 0x016a
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x0164 VALUE: 0x0093  
VERILOG: STORE: ADDR: 0x0164 VALUE: 0x0093
ARCH:    REG: 2 VALUE: 0x0164  
VERILOG: REG: 2 VALUE: 0x0164
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x015c VALUE: 0x0164  
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044  
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0044  
VERILOG: REG: 7 VALUE: 0x0044
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158  
VERILOG: REG: 5 VALUE: 0x0158
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000  
VERILOG: REG: 3 VALUE: 0x0000
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00b6 VALUE: 0x0020  
VERILOG: LOAD: ADDR: 0x00b6 VALUE: 0x0020
ARCH:    REG: 3 VALUE: 0x0020  
VERILOG: REG: 3 VALUE: 0x0020
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b8  
VERILOG: REG: 0 VALUE: 0x00b8
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158  
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 4 VALUE: 0x0158  
VERILOG: REG: 4 VALUE: 0x0158
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044  
VERILOG: REG: 7 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044  
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0156  
VERILOG: REG: 5 VALUE: 0x0156
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044  
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0044  
VERILOG: REG: 2 VALUE: 0x0044
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000  
VERILOG: REG: 2 VALUE: 0x0000
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e  
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 2 VALUE: 0x015e  
VERILOG: REG: 2 VALUE: 0x015e
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: LOAD: ADDR: 0x00b8 VALUE: 0x0063
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0063
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0160 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00ba
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x016a ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x016a ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x0170 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x016a VALUE: 0x0020 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x016a ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x0160 VALUE: 0x016a ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x00ba VALUE: 0x0038
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00b8 VALUE: 0x0063 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0038
ARCH:    REG: 3 VALUE: 0x0063 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00bc
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ba ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: LOAD: ADDR: 0x00bc VALUE: 0x0018
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0018
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00be
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x0170 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x0176 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x0176 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: LOAD: ADDR: 0x00be VALUE: 0x0006
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0006
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ba VALUE: 0x0038 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00c0
ARCH:    REG: 3 VALUE: 0x0038 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00bc ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: LOAD: ADDR: 0x00c0 VALUE: 0x0090
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0090
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00c2
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0162 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x0176 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
ARCH:    REG: 2 VALUE: 0x0176 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x017c ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x017c ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x0176 VALUE: 0x0038 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 2 VALUE: 0x0176 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x0162 VALUE: 0x0176 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x00c2 VALUE: 0x0087
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0087
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00c4
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00bc VALUE: 0x0018 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 3 VALUE: 0x0018 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00be ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x00c4 VALUE: 0x0045
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0045
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00c6
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0160 VALUE: 0x016a ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x016a ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x016a ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x016a VALUE: 0x0020 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x016c VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x017c ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x017c ***DIFF***
VERILOG: LOAD: ADDR: 0x00c6 VALUE: 0x0084
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x0182 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0084
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x0182 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00c8
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x017c VALUE: 0x0018 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x017c ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x016c VALUE: 0x017c ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00be VALUE: 0x0006 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
ARCH:    REG: 3 VALUE: 0x0006 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c0 ***DIFF***
VERILOG: LOAD: ADDR: 0x00c8 VALUE: 0x0036
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0036
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00ca
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0160 VALUE: 0x016a ***DIFF***
VERILOG: LOAD: ADDR: 0x00ca VALUE: 0x0065
ARCH:    REG: 2 VALUE: 0x016a ***DIFF***
VERILOG: REG: 3 VALUE: 0x0065
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x016a ***DIFF***
VERILOG: REG: 0 VALUE: 0x00cc
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x016a VALUE: 0x0020 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x016c VALUE: 0x017c ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x017c ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x017c ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x017c VALUE: 0x0018 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0018 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x017e VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x00cc VALUE: 0x0010
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0010
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00ce
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x0182 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x0182 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x0188 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x0188 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x0182 VALUE: 0x0006 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
ARCH:    REG: 2 VALUE: 0x0182 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x017e VALUE: 0x0182 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: LOAD: ADDR: 0x00ce VALUE: 0x0051
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0051
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00d0
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00c0 VALUE: 0x0090 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 3 VALUE: 0x0090 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c2 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: LOAD: ADDR: 0x00d0 VALUE: 0x0012
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0012
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00d2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0174 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: LOAD: ADDR: 0x00d2 VALUE: 0x0002
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x0188 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0002
ARCH:    REG: 2 VALUE: 0x0188 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00d4
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x018e ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x018e ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x0188 VALUE: 0x0090 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0188 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x0174 VALUE: 0x0188 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044  
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0044  
VERILOG: REG: 7 VALUE: 0x0044
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158  
VERILOG: REG: 5 VALUE: 0x0158
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000  
VERILOG: REG: 3 VALUE: 0x0000
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00c2 VALUE: 0x0087 ***DIFF***
VERILOG: LOAD: ADDR: 0x00d4 VALUE: 0x0061
ARCH:    REG: 3 VALUE: 0x0087 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0061
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c4 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00d6
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158  
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 4 VALUE: 0x0158  
VERILOG: REG: 4 VALUE: 0x0158
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044  
VERILOG: REG: 7 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044  
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0156  
VERILOG: REG: 5 VALUE: 0x0156
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044  
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0044  
VERILOG: REG: 2 VALUE: 0x0044
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001  
VERILOG: REG: 2 VALUE: 0x0001
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164  
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 2 VALUE: 0x0164  
VERILOG: REG: 2 VALUE: 0x0164
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: LOAD: ADDR: 0x00d6 VALUE: 0x0050
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0050
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00d8
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001  
VERILOG: REG: 2 VALUE: 0x0001
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0174 VALUE: 0x0188 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 2 VALUE: 0x0188 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0188 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0188 VALUE: 0x0090 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x0090 ***DIFF***
VERILOG: LOAD: ADDR: 0x00d8 VALUE: 0x0024
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0024
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x018a VALUE: 0x0000 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00da
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x018e ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x018e ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x0194 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x0194 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x018e VALUE: 0x0087 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x018e ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x018a VALUE: 0x018e ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x00da VALUE: 0x0047
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0047
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00dc
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00c4 VALUE: 0x0045 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
ARCH:    REG: 3 VALUE: 0x0045 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c6 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: LOAD: ADDR: 0x00dc VALUE: 0x0086
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0086
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00de
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0172 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x00de VALUE: 0x0094
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0094
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00e0
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x0194 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x0194 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x019a ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x019a ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x0194 VALUE: 0x0045 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
ARCH:    REG: 2 VALUE: 0x0194 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x0172 VALUE: 0x0194 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: LOAD: ADDR: 0x00e0 VALUE: 0x0008
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0008
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00c6 VALUE: 0x0084 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00e2
ARCH:    REG: 3 VALUE: 0x0084 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c8 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: LOAD: ADDR: 0x00e2 VALUE: 0x0099
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0099
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00e4
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0174 VALUE: 0x0188 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 2 VALUE: 0x0188 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0188 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: LOAD: ADDR: 0x00e4 VALUE: 0x0001
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0188 VALUE: 0x0090 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0001
ARCH:    REG: 2 VALUE: 0x0090 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00e6
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x018a VALUE: 0x018e ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x018e ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x018e ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x018e VALUE: 0x0087 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x0087 ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0190 VALUE: 0x0000 ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x019a ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x019a ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01a0 ***DIFF***
VERILOG: LOAD: ADDR: 0x00e6 VALUE: 0x0038
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01a0 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0038
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x019a VALUE: 0x0084 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00e8
ARCH:    REG: 2 VALUE: 0x019a ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x0190 VALUE: 0x019a ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x00e8 VALUE: 0x0084
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0084
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00ea
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00c8 VALUE: 0x0036 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 3 VALUE: 0x0036 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ca ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x00ea VALUE: 0x0092
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0092
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00ec
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0162 VALUE: 0x0176 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0176 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0176 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0176 VALUE: 0x0038 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 2 VALUE: 0x0038 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0178 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01a0 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x01a0 ***DIFF***
VERILOG: LOAD: ADDR: 0x00ec VALUE: 0x0032
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01a6 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0032
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01a6 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00ee
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01a0 VALUE: 0x0036 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
ARCH:    REG: 2 VALUE: 0x01a0 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x0178 VALUE: 0x01a0 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0000
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 2 VALUE: 0x015e
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: STORE: ADDR: 0x015a VALUE: 0x015e
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ca VALUE: 0x0065 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
ARCH:    REG: 3 VALUE: 0x0065 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00cc ***DIFF***
VERILOG: LOAD: ADDR: 0x00ee VALUE: 0x0056
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0056
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00f0
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0001
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 2 VALUE: 0x0164
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x015c VALUE: 0x0164
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0001
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 0 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00b0
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: LOAD: ADDR: 0x00f2 VALUE: 0x0158
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0050
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: STORE: ADDR: 0x0156 VALUE: 0x0050
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0156
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: STORE: ADDR: 0x0154 VALUE: 0x0158
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0154
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0174 VALUE: 0x0188 ***DIFF***
VERILOG: LOAD: ADDR: 0x015a VALUE: 0x015e
ARCH:    REG: 2 VALUE: 0x0188 ***DIFF***
VERILOG: REG: 4 VALUE: 0x015e
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0188 ***DIFF***
VERILOG: REG: 7 VALUE: 0x009c
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x0152 VALUE: 0x009c
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0152
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: STORE: ADDR: 0x0150 VALUE: 0x015e
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0188 VALUE: 0x0090 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0150
ARCH:    REG: 2 VALUE: 0x0090 ***DIFF***
VERILOG: LOAD: ADDR: 0x0160 VALUE: 0x0000
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0000
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x018a VALUE: 0x018e ***DIFF***
VERILOG: LOAD: ADDR: 0x0150 VALUE: 0x015e
ARCH:    REG: 2 VALUE: 0x018e ***DIFF***
VERILOG: REG: 4 VALUE: 0x015e
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x018e ***DIFF***
VERILOG: LOAD: ADDR: 0x015e VALUE: 0x0022
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 1 VALUE: 0x0022
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: STORE: ADDR: 0x00b0 VALUE: 0x0022
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: REG: 0 VALUE: 0x00b2
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x018e VALUE: 0x0087 ***DIFF***
VERILOG: LOAD: ADDR: 0x0162 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x0087 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0000
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x0152 VALUE: 0x009c
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0190 VALUE: 0x019a ***DIFF***
VERILOG: REG: 7 VALUE: 0x009c
ARCH:    REG: 2 VALUE: 0x019a ***DIFF***
VERILOG: REG: 5 VALUE: 0x0154
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x019a ***DIFF***
VERILOG: LOAD: ADDR: 0x0154 VALUE: 0x0158
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0158
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0158 VALUE: 0x0044
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: REG: 1 VALUE: 0x0044
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x019a VALUE: 0x0084 ***DIFF***
VERILOG: STORE: ADDR: 0x00b2 VALUE: 0x0044
ARCH:    REG: 2 VALUE: 0x0084 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00b4
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: LOAD: ADDR: 0x015c VALUE: 0x0164
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x019c VALUE: 0x0000 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0164
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 7 VALUE: 0x00aa
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: STORE: ADDR: 0x0152 VALUE: 0x00aa
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01a6 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0152
ARCH:    REG: 2 VALUE: 0x01a6 ***DIFF***
VERILOG: STORE: ADDR: 0x0150 VALUE: 0x0164
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01ac ***DIFF***
VERILOG: REG: 5 VALUE: 0x0150
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01ac ***DIFF***
VERILOG: LOAD: ADDR: 0x0166 VALUE: 0x0000
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01a6 VALUE: 0x0065 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0000
ARCH:    REG: 2 VALUE: 0x01a6 ***DIFF***
VERILOG: LOAD: ADDR: 0x0150 VALUE: 0x0164
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x019c VALUE: 0x01a6 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0164
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0164 VALUE: 0x0093
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 1 VALUE: 0x0093
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: STORE: ADDR: 0x00b4 VALUE: 0x0093
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00b6
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0168 VALUE: 0x0000
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: REG: 4 VALUE: 0x0000
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0152 VALUE: 0x00aa
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x00aa
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0154
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: LOAD: ADDR: 0x0156 VALUE: 0x0050
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 7 VALUE: 0x0050
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: REG: 5 VALUE: 0x0158
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 0 VALUE: 0x0000
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00b0
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: REG: 1 VALUE: 0x0000
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: REG: 1 VALUE: 0x00f0
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: LOAD: ADDR: 0x00b0 VALUE: 0x0022
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0022
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: REG: 0 VALUE: 0x00b2
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00cc VALUE: 0x0010 ***DIFF***
VERILOG: REG: 3 VALUE: 0x0000
ARCH:    REG: 3 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ce ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0160 VALUE: 0x016a ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x016a VALUE: 0x0020 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x016c VALUE: 0x017c ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x017c VALUE: 0x0018 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0018 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x017e VALUE: 0x0182 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0182 VALUE: 0x0006 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0186 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01ac ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01ac ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01ac VALUE: 0x0010 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01ac ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x0186 VALUE: 0x01ac ***DIFF***
VERILOG: 
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ce VALUE: 0x0051 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0051 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d0 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0172 VALUE: 0x0194 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0194 VALUE: 0x0045 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0045 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0198 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01b2 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01b8 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01b8 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01b2 VALUE: 0x0051 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x0198 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00d0 VALUE: 0x0012 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0012 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d2 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0160 VALUE: 0x016a ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x016a VALUE: 0x0020 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x016c VALUE: 0x017c ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x017c VALUE: 0x0018 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0018 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x017e VALUE: 0x0182 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0182 VALUE: 0x0006 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0186 VALUE: 0x01ac ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01ac ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01ac ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01ac VALUE: 0x0010 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x01b0 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01b8 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01b8 ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01be ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01be ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01b8 VALUE: 0x0012 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01b8 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x01b0 VALUE: 0x01b8 ***DIFF***
VERILOG: 
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00d2 VALUE: 0x0002 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d4 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0160 VALUE: 0x016a ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x016a VALUE: 0x0020 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x016c VALUE: 0x017c ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x017c VALUE: 0x0018 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0018 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x017e VALUE: 0x0182 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0182 VALUE: 0x0006 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0184 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01be ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01be ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01c4 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01c4 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01be VALUE: 0x0002 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01be ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x0184 VALUE: 0x01be ***DIFF***
VERILOG: 
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00d4 VALUE: 0x0061 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0061 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d6 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0172 VALUE: 0x0194 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0194 VALUE: 0x0045 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0045 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0198 VALUE: 0x01b2 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01b2 VALUE: 0x0051 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0051 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x01b6 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01c4 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01c4 ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01ca ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01ca ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01c4 VALUE: 0x0061 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01c4 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x01b6 VALUE: 0x01c4 ***DIFF***
VERILOG: 
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00d6 VALUE: 0x0050 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0050 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d8 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0172 VALUE: 0x0194 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0194 VALUE: 0x0045 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0045 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0198 VALUE: 0x01b2 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01b2 VALUE: 0x0051 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0051 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x01b4 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01ca ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01ca ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01d0 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01d0 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01ca VALUE: 0x0050 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01ca ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x01b4 VALUE: 0x01ca ***DIFF***
VERILOG: 
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00d8 VALUE: 0x0024 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0024 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00da ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0162 VALUE: 0x0176 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0176 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0176 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0176 VALUE: 0x0038 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0038 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0178 VALUE: 0x01a0 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01a0 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01a0 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01a0 VALUE: 0x0036 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0036 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x01a2 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01d0 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01d0 ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01d6 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01d6 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01d0 VALUE: 0x0024 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01d0 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x01a2 VALUE: 0x01d0 ***DIFF***
VERILOG: 
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00da VALUE: 0x0047 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0047 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00dc ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0172 VALUE: 0x0194 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0194 VALUE: 0x0045 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0045 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0198 VALUE: 0x01b2 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01b2 VALUE: 0x0051 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0051 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x01b4 VALUE: 0x01ca ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01ca ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01ca ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01ca VALUE: 0x0050 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0050 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x01cc VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01d6 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01d6 ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01dc ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01dc ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01d6 VALUE: 0x0047 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01d6 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x01cc VALUE: 0x01d6 ***DIFF***
VERILOG: 
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00dc VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00de ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0174 VALUE: 0x0188 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0188 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0188 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0188 VALUE: 0x0090 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0090 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x018a VALUE: 0x018e ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x018e ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x018e ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x018e VALUE: 0x0087 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0087 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0190 VALUE: 0x019a ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x019a ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x019a ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x019a VALUE: 0x0084 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0084 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x019e VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01dc ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01dc ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01e2 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01e2 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01dc VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01dc ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x019e VALUE: 0x01dc ***DIFF***
VERILOG: 
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00de VALUE: 0x0094 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0094 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e0 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0168 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01e2 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01e2 ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01e8 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01e8 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01e2 VALUE: 0x0094 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01e2 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x0168 VALUE: 0x01e2 ***DIFF***
VERILOG: 
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00e0 VALUE: 0x0008 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e2 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0160 VALUE: 0x016a ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x016a VALUE: 0x0020 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x016c VALUE: 0x017c ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x017c VALUE: 0x0018 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0018 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x017e VALUE: 0x0182 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0182 VALUE: 0x0006 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0186 VALUE: 0x01ac ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01ac ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01ac ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01ac VALUE: 0x0010 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x01ae VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01e8 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01e8 ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01ee ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01ee ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01e8 VALUE: 0x0008 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01e8 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x01ae VALUE: 0x01e8 ***DIFF***
VERILOG: 
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00e2 VALUE: 0x0099 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0099 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e4 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0168 VALUE: 0x01e2 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01e2 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01e2 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01e2 VALUE: 0x0094 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0094 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x01e6 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01ee ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01ee ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01f4 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01f4 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01ee VALUE: 0x0099 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01ee ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x01e6 VALUE: 0x01ee ***DIFF***
VERILOG: 
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00e4 VALUE: 0x0001 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e6 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0160 VALUE: 0x016a ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x016a VALUE: 0x0020 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x016c VALUE: 0x017c ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x017c VALUE: 0x0018 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0018 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x017e VALUE: 0x0182 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0182 VALUE: 0x0006 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0184 VALUE: 0x01be ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01be ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01be ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01be VALUE: 0x0002 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x01c0 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01f4 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01f4 ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x01fa ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x01fa ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01f4 VALUE: 0x0001 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01f4 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x01c0 VALUE: 0x01f4 ***DIFF***
VERILOG: 
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00e6 VALUE: 0x0038 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0038 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e8 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0162 VALUE: 0x0176 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0176 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0176 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0176 VALUE: 0x0038 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0038 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0178 VALUE: 0x01a0 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01a0 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01a0 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01a0 VALUE: 0x0036 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0036 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x01a4 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x01fa ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01fa ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x0200 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x0200 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x01fa VALUE: 0x0038 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01fa ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x01a4 VALUE: 0x01fa ***DIFF***
VERILOG: 
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00e8 VALUE: 0x0084 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0084 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ea ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0174 VALUE: 0x0188 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0188 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0188 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0188 VALUE: 0x0090 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0090 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x018a VALUE: 0x018e ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x018e ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x018e ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x018e VALUE: 0x0087 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0087 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0190 VALUE: 0x019a ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x019a ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x019a ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x019a VALUE: 0x0084 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0084 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x019c VALUE: 0x01a6 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01a6 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01a6 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014a VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014a ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01a6 VALUE: 0x0065 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0065 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x01aa VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x0200 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0200 ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x0206 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x0206 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x0200 VALUE: 0x0084 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0200 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x01aa VALUE: 0x0200 ***DIFF***
VERILOG: 
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014a VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ea VALUE: 0x0092 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0092 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ec ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0174 VALUE: 0x0188 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0188 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0188 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0188 VALUE: 0x0090 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0090 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x018c VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x0206 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0206 ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x020c ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x020c ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x0206 VALUE: 0x0092 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0206 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x018c VALUE: 0x0206 ***DIFF***
VERILOG: 
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ec VALUE: 0x0032 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0032 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ee ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0162 VALUE: 0x0176 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0176 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0176 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0176 VALUE: 0x0038 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0038 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0178 VALUE: 0x01a0 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01a0 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01a0 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01a0 VALUE: 0x0036 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0036 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x01a2 VALUE: 0x01d0 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01d0 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01d0 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01d0 VALUE: 0x0024 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0024 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x01d4 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0011 0000 0000 1010 jal .NewNode
ARCH:    REG: 7 VALUE: 0x007e ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x020c ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x020c ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x0212 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x0212 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x020c VALUE: 0x0032 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x020c ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0100 st r2, r4, 4
ARCH:    STORE: ADDR: 0x01d4 VALUE: 0x020c ***DIFF***
VERILOG: 
INST:    0010 0111 1111 0000 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ee VALUE: 0x0056 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0056 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00f0 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0001 1110 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0063 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x0172 VALUE: 0x0194 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x0194 VALUE: 0x0045 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0045 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x0198 VALUE: 0x01b2 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01b2 VALUE: 0x0051 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0051 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0100 ld r2, r4, 4
ARCH:    LOAD: ADDR: 0x01b6 VALUE: 0x01c4 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x01c4 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 0110 bnez r2, .recurse
INST:    0100 0010 1000 0000 addi r4, r2, 0
ARCH:    REG: 4 VALUE: 0x01c4 ***DIFF***
VERILOG: 
INST:    0011 0111 1101 1100 jal .InsertNode
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    1000 1100 0100 0000 ld r2, r4, 0
ARCH:    LOAD: ADDR: 0x01c4 VALUE: 0x0061 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0061 ***DIFF***
VERILOG: 
INST:    1110 1010 0110 1000 slt r2, r2, r3
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0000 1110 bnez r2, .insertRight
INST:    1000 1100 0100 0010 ld r2, r4, 2
ARCH:    LOAD: ADDR: 0x01c6 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1010 0001 0100 bnez r2, .recurse
INST:    0011 0000 0001 1000 jal .NewNode
ARCH:    REG: 7 VALUE: 0x0070 ***DIFF***
VERILOG: 
INST:    1000 1110 0100 0000 ld r2, r6, 0
ARCH:    LOAD: ADDR: 0x00f0 VALUE: 0x0212 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0212 ***DIFF***
VERILOG: 
INST:    0100 0010 0100 0110 addi r2, r2, 6
ARCH:    REG: 2 VALUE: 0x0218 ***DIFF***
VERILOG: 
INST:    1000 0110 0100 0000 st r2, r6, 0
ARCH:    STORE: ADDR: 0x00f0 VALUE: 0x0218 ***DIFF***
VERILOG: 
INST:    1001 1010 0111 1010 stu r3, r2, -6
ARCH:    STORE: ADDR: 0x0212 VALUE: 0x0056 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x0212 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 0100 0100 0010 st r2, r4, 2
ARCH:    STORE: ADDR: 0x01c6 VALUE: 0x0212 ***DIFF***
VERILOG: 
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    0010 0111 1110 1010 j .return
INST:    1000 1101 1110 0000 ld r7, r5, 0
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0010 addi r5, r5, 2
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 0100 beqz r3, .buildTreeLoop
INST:    1100 0000 0000 0000 lbi r0, U.Numbers
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1001 0000 1011 0000 slbi r0, L.Numbers
ARCH:    REG: 0 VALUE: 0x00b0 ***DIFF***
VERILOG: 
INST:    1000 1110 1000 0010 ld r4, r6, 2
ARCH:    LOAD: ADDR: 0x00f2 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0011 0000 0100 0010 jal .Traverse
ARCH:    REG: 7 VALUE: 0x0050 ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0156 VALUE: 0x0050 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0156 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0154 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x015a VALUE: 0x015e ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x015e ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x0160 VALUE: 0x016a ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x016a ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x016c VALUE: 0x017c ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014a VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014a ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0148 VALUE: 0x017c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0148 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x017e VALUE: 0x0182 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0146 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0146 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0144 VALUE: 0x0182 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x0184 VALUE: 0x01be ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01be ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0142 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0142 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0140 VALUE: 0x01be ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01c0 VALUE: 0x01f4 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01f4 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x013e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013e ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x013c VALUE: 0x01f4 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013c ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01f6 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x013c VALUE: 0x01f4 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01f4 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01f4 VALUE: 0x0001 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00b0 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b2 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01f8 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x013e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0140 VALUE: 0x01be ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01be ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01be VALUE: 0x0002 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00b2 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b4 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01c2 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0142 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0144 VALUE: 0x0182 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0182 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x0182 VALUE: 0x0006 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00b4 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b6 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x0186 VALUE: 0x01ac ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01ac ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0142 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0142 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0140 VALUE: 0x01ac ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01ae VALUE: 0x01e8 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01e8 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x013e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013e ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x013c VALUE: 0x01e8 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013c ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01ea VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x013c VALUE: 0x01e8 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01e8 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01e8 VALUE: 0x0008 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00b6 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b8 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01ec VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x013e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0140 VALUE: 0x01ac ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01ac ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01ac VALUE: 0x0010 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00b8 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ba ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01b0 VALUE: 0x01b8 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01b8 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x013e VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013e ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x013c VALUE: 0x01b8 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013c ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01ba VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x013c VALUE: 0x01b8 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01b8 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01b8 VALUE: 0x0012 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0012 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00ba VALUE: 0x0012 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00bc ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01bc VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x013e VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0142 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0146 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0148 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0148 VALUE: 0x017c ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x017c ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x017c VALUE: 0x0018 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0018 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00bc VALUE: 0x0018 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00be ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x0180 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x014a VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x016a ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x016a ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x016a VALUE: 0x0020 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00be VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c0 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x016e VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x015e ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x015e ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x015e VALUE: 0x0022 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00c0 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c2 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x0162 VALUE: 0x0176 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0176 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x0176 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x0178 VALUE: 0x01a0 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01a0 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014a VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014a ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0148 VALUE: 0x01a0 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0148 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01a2 VALUE: 0x01d0 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01d0 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0146 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0146 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0144 VALUE: 0x01d0 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01d2 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0144 VALUE: 0x01d0 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01d0 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01d0 VALUE: 0x0024 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0024 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00c2 VALUE: 0x0024 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c4 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01d4 VALUE: 0x020c ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x020c ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0142 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0142 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0140 VALUE: 0x020c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x020e VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0140 VALUE: 0x020c ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x020c ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x020c VALUE: 0x0032 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0032 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00c4 VALUE: 0x0032 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c6 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x0210 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0142 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0146 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0148 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0148 VALUE: 0x01a0 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01a0 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01a0 VALUE: 0x0036 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0036 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00c6 VALUE: 0x0036 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c8 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01a4 VALUE: 0x01fa ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01fa ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0146 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0146 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0144 VALUE: 0x01fa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01fc VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0144 VALUE: 0x01fa ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01fa ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01fa VALUE: 0x0038 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0038 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00c8 VALUE: 0x0038 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ca ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01fe VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0146 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0148 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x014a VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x0176 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0176 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x0176 VALUE: 0x0038 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0038 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00ca VALUE: 0x0038 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00cc ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x017a VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0154 VALUE: 0x0158 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x0158 VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00cc VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ce ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x015c VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0152 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0152 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0150 VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x0166 VALUE: 0x0170 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x0170 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x0172 VALUE: 0x0194 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014a VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014a ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0148 VALUE: 0x0194 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0148 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x0196 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0148 VALUE: 0x0194 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0194 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x0194 VALUE: 0x0045 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0045 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00ce VALUE: 0x0045 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d0 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x0198 VALUE: 0x01b2 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0146 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0146 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0144 VALUE: 0x01b2 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01b4 VALUE: 0x01ca ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01ca ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0142 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0142 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0140 VALUE: 0x01ca ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01cc VALUE: 0x01d6 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01d6 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x013e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013e ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x013c VALUE: 0x01d6 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013c ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01d8 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x013c VALUE: 0x01d6 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01d6 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01d6 VALUE: 0x0047 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0047 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00d0 VALUE: 0x0047 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d2 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01da VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x013e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0140 VALUE: 0x01ca ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01ca ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01ca VALUE: 0x0050 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0050 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00d2 VALUE: 0x0050 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d4 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01ce VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0142 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0144 VALUE: 0x01b2 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01b2 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01b2 VALUE: 0x0051 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0051 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00d4 VALUE: 0x0051 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d6 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01b6 VALUE: 0x01c4 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01c4 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0142 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0142 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0140 VALUE: 0x01c4 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01c6 VALUE: 0x0212 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0212 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x013e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013e ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x013c VALUE: 0x0212 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013c ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x0214 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x013c VALUE: 0x0212 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0212 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x0212 VALUE: 0x0056 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0056 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00d6 VALUE: 0x0056 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d8 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x0216 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x013e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0140 VALUE: 0x01c4 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01c4 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01c4 VALUE: 0x0061 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0061 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00d8 VALUE: 0x0061 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00da ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01c8 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0142 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0146 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0148 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x014a VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x0170 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0170 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x0170 VALUE: 0x0063 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0063 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00da VALUE: 0x0063 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00dc ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x0174 VALUE: 0x0188 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0188 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014a VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014a ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0148 VALUE: 0x0188 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0148 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x018a VALUE: 0x018e ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x018e ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0146 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0146 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0144 VALUE: 0x018e ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x0190 VALUE: 0x019a ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x019a ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0142 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0142 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0140 VALUE: 0x019a ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x019c VALUE: 0x01a6 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01a6 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    0011 0111 1111 0110 jal .Traverse
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x013e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013e ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x013c VALUE: 0x01a6 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013c ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01a8 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x013c VALUE: 0x01a6 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01a6 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01a6 VALUE: 0x0065 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0065 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00dc VALUE: 0x0065 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00de ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01aa VALUE: 0x0200 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0200 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x013a VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013a ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0138 VALUE: 0x0200 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0138 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x0202 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0138 VALUE: 0x0200 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0200 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x0200 VALUE: 0x0084 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0084 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00de VALUE: 0x0084 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e0 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x0204 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x013a VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x013c ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x013e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0140 VALUE: 0x019a ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x019a ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x019a VALUE: 0x0084 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0084 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00e0 VALUE: 0x0084 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e2 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x019e VALUE: 0x01dc ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01dc ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x013e VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013e ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x013c VALUE: 0x01dc ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x013c ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01de VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x013c VALUE: 0x01dc ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01dc ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01dc VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00e2 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e4 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01e0 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x013e VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0140 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0142 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0144 VALUE: 0x018e ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x018e ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x018e VALUE: 0x0087 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0087 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00e4 VALUE: 0x0087 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e6 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x0192 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0146 VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0148 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0148 VALUE: 0x0188 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0188 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x0188 VALUE: 0x0090 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0090 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00e6 VALUE: 0x0090 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e8 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x018c VALUE: 0x0206 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0206 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x0146 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0146 ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0144 VALUE: 0x0206 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0144 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x0208 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0144 VALUE: 0x0206 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0206 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x0206 VALUE: 0x0092 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0092 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00e8 VALUE: 0x0092 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ea ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x020a VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0146 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0148 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x014a VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x009c ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x009c ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0150 VALUE: 0x0164 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0164 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x0164 VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00ea VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ec ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x0168 VALUE: 0x01e2 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01e2 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014e VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014e ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x014c VALUE: 0x01e2 ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01e4 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x014c VALUE: 0x01e2 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01e2 ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01e2 VALUE: 0x0094 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0094 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00ec VALUE: 0x0094 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ee ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01e6 VALUE: 0x01ee ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01ee ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    0011 0111 1110 1000 jal .Traverse
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    1001 1101 1111 1110 stu r7, r5, -2
ARCH:    STORE: ADDR: 0x014a VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x014a ***DIFF***
VERILOG: 
INST:    1001 1101 1001 1110 stu r4, r5, -2
ARCH:    STORE: ADDR: 0x0148 VALUE: 0x01ee ***DIFF***
VERILOG: 
ARCH:    REG: 5 VALUE: 0x0148 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0010 ld r4, r4, 2
ARCH:    LOAD: ADDR: 0x01f0 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipLeft
INST:    1000 1101 1000 0000 ld r4, r5, 0
ARCH:    LOAD: ADDR: 0x0148 VALUE: 0x01ee ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x01ee ***DIFF***
VERILOG: 
INST:    1000 1100 0010 0000 ld r1, r4, 0
ARCH:    LOAD: ADDR: 0x01ee VALUE: 0x0099 ***DIFF***
VERILOG: 
ARCH:    REG: 1 VALUE: 0x0099 ***DIFF***
VERILOG: 
INST:    1000 0000 0010 0000 st r1, r0, 0
ARCH:    STORE: ADDR: 0x00ee VALUE: 0x0099 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00f0 ***DIFF***
VERILOG: 
INST:    1000 1100 1000 0100 ld r4, r4, 4
ARCH:    LOAD: ADDR: 0x01f2 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0100 0000 0010 beqz r4, .skipRight
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x014a VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x014c ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x014e VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0150 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0152 VALUE: 0x00aa ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x00aa ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0154 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1000 1101 1110 0010 ld r7, r5, 2
ARCH:    LOAD: ADDR: 0x0156 VALUE: 0x0050 ***DIFF***
VERILOG: 
ARCH:    REG: 7 VALUE: 0x0050 ***DIFF***
VERILOG: 
INST:    0100 0101 1010 0100 addi r5, r5, 4
ARCH:    REG: 5 VALUE: 0x0158 ***DIFF***
VERILOG: 
INST:    0010 1111 0000 0000 jr r7, 0
INST:    1100 0000 0000 0000 lbi r0, U.Numbers
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1001 0000 1011 0000 slbi r0, L.Numbers
ARCH:    REG: 0 VALUE: 0x00b0 ***DIFF***
VERILOG: 
INST:    1100 0001 0000 0000 lbi r1, U.EndNumbers
ARCH:    REG: 1 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1001 0001 1111 0000 slbi r1, L.EndNumbers
ARCH:    REG: 1 VALUE: 0x00f0 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00b0 VALUE: 0x0001 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b2 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00b2 VALUE: 0x0002 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b4 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00b4 VALUE: 0x0006 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b6 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00b6 VALUE: 0x0008 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00b8 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00b8 VALUE: 0x0010 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ba ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ba VALUE: 0x0012 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0012 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00bc ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00bc VALUE: 0x0018 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0018 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00be ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00be VALUE: 0x0020 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c0 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00c0 VALUE: 0x0022 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c2 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00c2 VALUE: 0x0024 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0024 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c4 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00c4 VALUE: 0x0032 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0032 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c6 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00c6 VALUE: 0x0036 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0036 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00c8 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00c8 VALUE: 0x0038 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0038 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ca ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ca VALUE: 0x0038 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0038 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00cc ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00cc VALUE: 0x0044 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ce ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ce VALUE: 0x0045 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0045 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d0 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00d0 VALUE: 0x0047 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0047 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d2 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00d2 VALUE: 0x0050 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0050 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d4 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00d4 VALUE: 0x0051 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0051 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d6 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00d6 VALUE: 0x0056 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0056 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00d8 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00d8 VALUE: 0x0061 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0061 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00da ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00da VALUE: 0x0063 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0063 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00dc ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00dc VALUE: 0x0065 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0065 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00de ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00de VALUE: 0x0084 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0084 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e0 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00e0 VALUE: 0x0084 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0084 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e2 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00e2 VALUE: 0x0086 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0086 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e4 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00e4 VALUE: 0x0087 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0087 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e6 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00e6 VALUE: 0x0090 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0090 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00e8 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00e8 VALUE: 0x0092 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0092 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ea ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ea VALUE: 0x0093 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0093 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ec ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ec VALUE: 0x0094 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0094 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00ee ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x00ee VALUE: 0x0099 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x0099 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x00f0 ***DIFF***
VERILOG: 
INST:    1110 0000 0010 1100 seq r3, r0, r1
ARCH:    REG: 3 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 0011 1111 1000 beqz r3, .readLoop
INST:    0000 0000 0000 0000 halt
FAIL: 2573 differences
