`ifndef DEFINES_RDL
`define DEFINES_RDL

// DDRC Defines
`define DDRC_INITCTRL_0x08_REG
`define DDRC_CTRL_REG
`define DDRC_EMRS01_0X14_REG
`define DDRC_EMRS23_0x18_REG
`define DDRC_CONFIG0_0x1C_REG
`define DDRC_CONFIG1_0x20_REG
`define DDRC_CMDCFG_0x24_REG
`define DDRC_CMDEXE_0x28_REG
`define DDRC_RNKCFG_0x2C_REG
`define DDRC_TIMING0_0x50_REG
`define DDRC_TIMING1_0x54_REG
`define DDRC_TIMING2_0x58_REG
`define DDRC_TIMING3_0x5C_REG
`define DDRC_TIMING4_0x60_REG
`define DDRC_DTRADDR_REG
`define DDRC_DTRDATA0_REG
`define DDRC_DTRDATA1_REG
`define DDRC_DTRCTRL_0xAC_REG
`define DDRC_DTRPRD_0xB0_REG
`define DDRC_TRAIN_START_POS_FIELD
`define DDRC_TRAIN_RANK_FIELD
`define DDRC_RENSEL_FIELD
`define DDRC_TRAIN_MODE_FIELD
`define DDRC_BASEADDR_0x40_REG
`define DDRC_DT_LIMIT_FIELD
`define DDRC_DTRGATE_0xB4_REG
`define DDRC_DTRLAT_0xC4_REG
`define DDRC_DTRSTATUS_0xD4_REG
`define DDRT_AXISTATUS_0xF0_REG
`define DDRT_ODTCFG_0xF4_REG
`define DDRC_QOSCFG0_0x100_REG
`define DDRC_TEST0_0x240_REG
`define DDRC_TEST1_0x244_REG
`define DDRC_TEST2_0x248_REG
`define DDRC_TEST3_0x24C_REG
`define DDRC_TEST4_0x250_REG
`define DDRC_TEST7_0x260_REG
`define DDRC_TEST8_0x264_REG
`define DDRC_TEST9_0x268_REG
`define DDRC_TEST10_0x26C_REG
`define DDRC_TEST12_0x280_REG
`define DDRC_TEST13_0x284_REG
`define DDRC_TEST14_0x288_REG
`define DDRC_TEST15_0x28C_REG
`define DDRC_PUB_PIR_REG
`define DDRC_PUB_PGCR_REG
`define DDRC_PUB_PGSR_REG
`define DDRC_PUB_DLLGCR_REG
`define DDRC_PUB_ACDLLCR_REG
`define DDRC_PUB_PTR0_REG
`define DDRC_PUB_PTR1_REG
`define DDRC_PUB_PTR2_REG
`define DDRC_PUB_ACIOCR_REG
`define DDRC_PUB_DXCCR_REG
`define DDRC_PUB_DSGCR_REG
`define DDRC_PUB_DCR_REG
`define DDRC_PUB_DTPR0_REG
`define DDRC_PUB_DTPR1_REG
`define DDRC_PUB_DTPR2_REG
`define DDRC_PUB_MR0_REG
`define DDRC_PUB_MR1_REG
`define DDRC_PUB_MR2_REG
`define DDRC_PUB_MR3_REG
`define DDRC_PUB_ODTCR_REG
`define DDRC_PUB_DTAR_REG
`define DDRC_PUB_DTDR0_REG
`define DDRC_PUB_DTDR1_REG
`define DDRC_PUB_ZQ_CTRL0_REG
`define DDRC_PUB_ZQ_CTRL1_REG
`define DDRC_PUB_ZQ_STATUS0_REG
`define DDRC_PUB_ZQ_STATUS1_REG
`define DDRC_PUB_DXNGCR_REG
`define DDRC_PUB_DXNGSR0_REG
`define DDRC_PUB_DXNGSR1_REG
`define DDRC_PUB_DXNDLLCR_REG
`define DDRC_PUB_DXNDQTR_REG
`define DDRC_PUB_DXNDQSTR_REG

// SYS_CTRL defines
`define SYS_CTRL_timeren5ov_27_FIELD
`define SYS_CTRL_timeren4ov_25_FIELD
`define SYS_CTRL_timeren3ov_22_FIELD
`define SYS_CTRL_timeren2ov_20_FIELD
`define SYS_CTRL_timeren1ov_18_FIELD
`define SYS_CTRL_timeren0ov_16_FIELD
`define SYS_CTRL_SOFT_INT_REG
`define SYS_CTRL_SYSSTAT_REG
`define SYS_CTRL_SYSID0_REG
`define SYS_CTRL_SYSID1_REG
`define SYS_CTRL_SYSID2_REG
`define SYS_CTRL_SYSID3_REG

`endif
