// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="QuantumMonteCarloU50_QuantumMonteCarloU50,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.433090,HLS_SYN_LAT=19560433,HLS_SYN_TPT=none,HLS_SYN_MEM=152,HLS_SYN_DSP=0,HLS_SYN_FF=933591,HLS_SYN_LUT=559471,HLS_VERSION=2021_1}" *)

module QuantumMonteCarloU50 (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 101'd1;
parameter    ap_ST_fsm_state2 = 101'd2;
parameter    ap_ST_fsm_state3 = 101'd4;
parameter    ap_ST_fsm_state4 = 101'd8;
parameter    ap_ST_fsm_state5 = 101'd16;
parameter    ap_ST_fsm_state6 = 101'd32;
parameter    ap_ST_fsm_state7 = 101'd64;
parameter    ap_ST_fsm_state8 = 101'd128;
parameter    ap_ST_fsm_state9 = 101'd256;
parameter    ap_ST_fsm_state10 = 101'd512;
parameter    ap_ST_fsm_state11 = 101'd1024;
parameter    ap_ST_fsm_state12 = 101'd2048;
parameter    ap_ST_fsm_state13 = 101'd4096;
parameter    ap_ST_fsm_state14 = 101'd8192;
parameter    ap_ST_fsm_state15 = 101'd16384;
parameter    ap_ST_fsm_state16 = 101'd32768;
parameter    ap_ST_fsm_state17 = 101'd65536;
parameter    ap_ST_fsm_state18 = 101'd131072;
parameter    ap_ST_fsm_state19 = 101'd262144;
parameter    ap_ST_fsm_state20 = 101'd524288;
parameter    ap_ST_fsm_state21 = 101'd1048576;
parameter    ap_ST_fsm_state22 = 101'd2097152;
parameter    ap_ST_fsm_state23 = 101'd4194304;
parameter    ap_ST_fsm_state24 = 101'd8388608;
parameter    ap_ST_fsm_state25 = 101'd16777216;
parameter    ap_ST_fsm_state26 = 101'd33554432;
parameter    ap_ST_fsm_state27 = 101'd67108864;
parameter    ap_ST_fsm_state28 = 101'd134217728;
parameter    ap_ST_fsm_state29 = 101'd268435456;
parameter    ap_ST_fsm_state30 = 101'd536870912;
parameter    ap_ST_fsm_state31 = 101'd1073741824;
parameter    ap_ST_fsm_state32 = 101'd2147483648;
parameter    ap_ST_fsm_state33 = 101'd4294967296;
parameter    ap_ST_fsm_state34 = 101'd8589934592;
parameter    ap_ST_fsm_state35 = 101'd17179869184;
parameter    ap_ST_fsm_state36 = 101'd34359738368;
parameter    ap_ST_fsm_state37 = 101'd68719476736;
parameter    ap_ST_fsm_state38 = 101'd137438953472;
parameter    ap_ST_fsm_state39 = 101'd274877906944;
parameter    ap_ST_fsm_state40 = 101'd549755813888;
parameter    ap_ST_fsm_state41 = 101'd1099511627776;
parameter    ap_ST_fsm_state42 = 101'd2199023255552;
parameter    ap_ST_fsm_state43 = 101'd4398046511104;
parameter    ap_ST_fsm_state44 = 101'd8796093022208;
parameter    ap_ST_fsm_state45 = 101'd17592186044416;
parameter    ap_ST_fsm_state46 = 101'd35184372088832;
parameter    ap_ST_fsm_state47 = 101'd70368744177664;
parameter    ap_ST_fsm_state48 = 101'd140737488355328;
parameter    ap_ST_fsm_state49 = 101'd281474976710656;
parameter    ap_ST_fsm_state50 = 101'd562949953421312;
parameter    ap_ST_fsm_state51 = 101'd1125899906842624;
parameter    ap_ST_fsm_state52 = 101'd2251799813685248;
parameter    ap_ST_fsm_state53 = 101'd4503599627370496;
parameter    ap_ST_fsm_state54 = 101'd9007199254740992;
parameter    ap_ST_fsm_state55 = 101'd18014398509481984;
parameter    ap_ST_fsm_state56 = 101'd36028797018963968;
parameter    ap_ST_fsm_state57 = 101'd72057594037927936;
parameter    ap_ST_fsm_state58 = 101'd144115188075855872;
parameter    ap_ST_fsm_state59 = 101'd288230376151711744;
parameter    ap_ST_fsm_state60 = 101'd576460752303423488;
parameter    ap_ST_fsm_state61 = 101'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 101'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 101'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 101'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 101'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 101'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 101'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 101'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 101'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 101'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 101'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 101'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 101'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 101'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 101'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 101'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 101'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 101'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 101'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 101'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 101'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 101'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 101'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 101'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 101'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 101'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 101'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 101'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 101'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 101'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 101'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 101'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 101'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 101'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 101'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 101'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 101'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 101'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 101'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 101'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 101'd1267650600228229401496703205376;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (512 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [100:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] trotters;
wire   [63:0] Jcoup;
wire   [63:0] h;
wire   [31:0] Jperp;
wire   [31:0] Beta;
wire   [63:0] logRand;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state7;
reg    gmem0_blk_n_R;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state84;
reg    gmem2_blk_n_AR;
reg    gmem2_blk_n_R;
reg    gmem3_blk_n_AR;
reg    gmem3_blk_n_R;
wire    ap_CS_fsm_state5;
wire   [31:0] grp_fu_558_p2;
reg   [31:0] dHTunnel_reg_1677;
wire   [63:0] empty_fu_568_p2;
reg   [63:0] empty_reg_1682;
wire   [63:0] empty_1650_fu_574_p2;
reg   [63:0] empty_1650_reg_1690;
wire   [63:0] empty_1651_fu_580_p2;
reg   [63:0] empty_1651_reg_1698;
wire   [5:0] trunc_ln225_fu_586_p1;
reg   [5:0] trunc_ln225_reg_1706;
wire   [5:0] trunc_ln226_fu_590_p1;
reg   [5:0] trunc_ln226_reg_1714;
reg   [12:0] stage_1_reg_1722;
wire    ap_CS_fsm_state6;
wire   [12:0] add_ln205_fu_603_p2;
reg   [12:0] add_ln205_reg_1731;
wire   [11:0] Ofst_fu_609_p1;
reg   [11:0] Ofst_reg_1736;
wire   [0:0] icmp_ln205_fu_597_p2;
wire   [2:0] trunc_ln_fu_613_p4;
reg   [2:0] trunc_ln_reg_1743;
reg   [57:0] trunc_ln2_reg_1748;
reg   [57:0] trunc_ln819_1_reg_1753;
reg   [57:0] trunc_ln225_6_reg_1758;
reg   [57:0] trunc_ln226_4_reg_1763;
reg   [2:0] trunc_ln215_1_reg_1786;
wire   [3:0] trunc_ln225_3_fu_764_p1;
reg   [3:0] trunc_ln225_3_reg_1792;
reg   [57:0] trunc_ln225_8_reg_1797;
reg   [57:0] trunc_ln4_reg_1802;
reg   [57:0] trunc_ln819_2_reg_1813;
reg   [57:0] trunc_ln819_3_reg_1818;
reg   [2:0] trunc_ln215_2_reg_1835;
wire   [3:0] trunc_ln225_7_fu_910_p1;
reg   [3:0] trunc_ln225_7_reg_1841;
reg   [57:0] trunc_ln225_s_reg_1846;
reg   [57:0] trunc_ln226_6_reg_1851;
reg   [2:0] trunc_ln215_3_reg_1856;
wire   [3:0] trunc_ln225_13_fu_985_p1;
reg   [3:0] trunc_ln225_13_reg_1862;
reg   [57:0] trunc_ln225_11_reg_1867;
reg   [57:0] trunc_ln226_8_reg_1872;
reg   [57:0] trunc_ln819_4_reg_1901;
reg   [57:0] trunc_ln819_5_reg_1906;
reg   [57:0] trunc_ln819_6_reg_1935;
reg   [57:0] trunc_ln819_7_reg_1940;
wire   [8:0] spinOfst_4_fu_1219_p1;
reg   [8:0] spinOfst_4_reg_1957;
wire   [31:0] zext_ln216_fu_1222_p1;
reg   [31:0] zext_ln216_reg_1965;
wire   [0:0] p_Result_s_fu_1226_p3;
reg   [0:0] p_Result_s_reg_1970;
reg   [511:0] gmem2_addr_read_reg_1975;
reg   [511:0] gmem3_addr_read_reg_1980;
wire   [0:0] p_Result_2_fu_1234_p3;
reg   [0:0] p_Result_2_reg_1985;
wire   [31:0] trunc_ln225_2_fu_1274_p1;
reg   [31:0] trunc_ln225_2_reg_1990;
wire   [31:0] trunc_ln226_1_fu_1300_p1;
reg   [31:0] trunc_ln226_1_reg_1995;
reg   [511:0] gmem2_addr_1_read_reg_2000;
reg   [511:0] gmem3_addr_1_read_reg_2005;
wire   [8:0] spinOfst_fu_1304_p2;
reg   [8:0] spinOfst_reg_2010;
wire   [31:0] zext_ln216_1_fu_1309_p1;
reg   [31:0] zext_ln216_1_reg_2015;
wire   [0:0] p_Result_3_fu_1313_p3;
reg   [0:0] p_Result_3_reg_2020;
wire   [31:0] trunc_ln225_5_fu_1350_p1;
reg   [31:0] trunc_ln225_5_reg_2025;
wire   [31:0] trunc_ln226_2_fu_1376_p1;
reg   [31:0] trunc_ln226_2_reg_2030;
reg   [511:0] gmem2_addr_2_read_reg_2035;
reg   [511:0] gmem3_addr_2_read_reg_2040;
wire   [0:0] p_Result_4_fu_1380_p3;
reg   [0:0] p_Result_4_reg_2045;
wire   [31:0] trunc_ln225_12_fu_1416_p1;
reg   [31:0] trunc_ln225_12_reg_2050;
wire   [31:0] trunc_ln226_3_fu_1442_p1;
reg   [31:0] trunc_ln226_3_reg_2055;
reg   [511:0] gmem2_addr_3_read_reg_2060;
wire   [5:0] add_ln225_7_fu_1453_p2;
reg   [5:0] add_ln225_7_reg_2065;
reg   [511:0] gmem3_addr_3_read_reg_2070;
wire   [5:0] add_ln226_7_fu_1458_p2;
reg   [5:0] add_ln226_7_reg_2075;
wire   [8:0] spinOfst_2_fu_1463_p2;
reg   [8:0] spinOfst_2_reg_2080;
wire   [31:0] zext_ln216_2_fu_1468_p1;
reg   [31:0] zext_ln216_2_reg_2085;
wire   [0:0] p_Result_5_fu_1472_p3;
reg   [0:0] p_Result_5_reg_2090;
wire   [31:0] trunc_ln225_14_fu_1496_p1;
reg   [31:0] trunc_ln225_14_reg_2095;
wire   [31:0] trunc_ln226_5_fu_1516_p1;
reg   [31:0] trunc_ln226_5_reg_2100;
wire   [0:0] p_Result_6_fu_1520_p3;
reg   [0:0] p_Result_6_reg_2105;
wire   [8:0] spinOfst_3_fu_1527_p2;
reg   [8:0] spinOfst_3_reg_2110;
wire   [31:0] zext_ln216_3_fu_1532_p1;
reg   [31:0] zext_ln216_3_reg_2115;
wire   [0:0] p_Result_7_fu_1536_p3;
reg   [0:0] p_Result_7_reg_2120;
wire   [63:0] add_ln214_fu_1555_p2;
reg   [63:0] add_ln214_reg_2125;
wire   [31:0] dH_0_fu_1561_p1;
reg   [31:0] dH_0_reg_2130;
wire   [31:0] bitcast_ln226_fu_1564_p1;
reg   [31:0] bitcast_ln226_reg_2135;
wire   [31:0] dH_1_fu_1567_p1;
reg   [31:0] dH_1_reg_2140;
wire   [31:0] bitcast_ln226_1_fu_1570_p1;
reg   [31:0] bitcast_ln226_1_reg_2145;
wire   [31:0] dH_2_fu_1573_p1;
reg   [31:0] dH_2_reg_2150;
wire   [31:0] bitcast_ln226_2_fu_1576_p1;
reg   [31:0] bitcast_ln226_2_reg_2155;
wire   [0:0] p_Result_8_fu_1579_p3;
reg   [0:0] p_Result_8_reg_2160;
wire   [31:0] dH_3_fu_1586_p1;
reg   [31:0] dH_3_reg_2165;
wire   [31:0] bitcast_ln226_3_fu_1589_p1;
reg   [31:0] bitcast_ln226_3_reg_2170;
wire   [0:0] tmp_fu_1592_p3;
reg   [0:0] tmp_reg_2175;
reg   [57:0] trunc_ln5_reg_2179;
wire   [2:0] trunc_ln251_fu_1610_p1;
reg   [2:0] trunc_ln251_reg_2184;
wire    ap_CS_fsm_state86;
wire   [3:0] packOfst_fu_1621_p2;
reg   [3:0] packOfst_reg_2192;
wire   [31:0] grp_TrotterUnit_fu_500_ap_return;
reg   [31:0] dH_0_1_reg_2197;
wire    ap_CS_fsm_state87;
reg   [31:0] dH_1_1_reg_2202;
wire    ap_CS_fsm_state89;
reg   [31:0] dH_2_1_reg_2207;
wire    ap_CS_fsm_state91;
wire    ap_CS_fsm_state93;
reg   [2:0] JcoupLocal_0_address0;
reg    JcoupLocal_0_ce0;
wire   [16383:0] JcoupLocal_0_q0;
reg    JcoupLocal_0_ce1;
reg    JcoupLocal_0_we1;
reg   [2:0] JcoupLocal_1_address0;
reg    JcoupLocal_1_ce0;
wire   [16383:0] JcoupLocal_1_q0;
reg    JcoupLocal_1_ce1;
reg    JcoupLocal_1_we1;
reg   [2:0] JcoupLocal_2_address0;
reg    JcoupLocal_2_ce0;
wire   [16383:0] JcoupLocal_2_q0;
reg    JcoupLocal_2_ce1;
reg    JcoupLocal_2_we1;
reg    JcoupLocal_3_ce0;
wire   [16383:0] JcoupLocal_3_q0;
reg    JcoupLocal_3_ce1;
reg    JcoupLocal_3_we1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_start;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_done;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_idle;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_ready;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWVALID;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWADDR;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWID;
wire   [31:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWLEN;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWBURST;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWPROT;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWQOS;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWREGION;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WVALID;
wire   [511:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WDATA;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WSTRB;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WLAST;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WID;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARVALID;
wire   [63:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARADDR;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARID;
wire   [31:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARLEN;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARBURST;
wire   [1:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARPROT;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARQOS;
wire   [3:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARREGION;
wire   [0:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARUSER;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_RREADY;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_BREADY;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_ce0;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_we1;
wire   [16383:0] grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_d1;
wire    grp_TrotterUnit_fu_500_ap_start;
wire    grp_TrotterUnit_fu_500_ap_done;
wire    grp_TrotterUnit_fu_500_ap_idle;
wire    grp_TrotterUnit_fu_500_ap_ready;
reg   [1:0] grp_TrotterUnit_fu_500_t_offset;
wire    grp_TrotterUnit_fu_500_m_axi_gmem0_AWVALID;
wire   [63:0] grp_TrotterUnit_fu_500_m_axi_gmem0_AWADDR;
wire   [0:0] grp_TrotterUnit_fu_500_m_axi_gmem0_AWID;
wire   [31:0] grp_TrotterUnit_fu_500_m_axi_gmem0_AWLEN;
wire   [2:0] grp_TrotterUnit_fu_500_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_TrotterUnit_fu_500_m_axi_gmem0_AWBURST;
wire   [1:0] grp_TrotterUnit_fu_500_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_TrotterUnit_fu_500_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_TrotterUnit_fu_500_m_axi_gmem0_AWPROT;
wire   [3:0] grp_TrotterUnit_fu_500_m_axi_gmem0_AWQOS;
wire   [3:0] grp_TrotterUnit_fu_500_m_axi_gmem0_AWREGION;
wire   [0:0] grp_TrotterUnit_fu_500_m_axi_gmem0_AWUSER;
wire    grp_TrotterUnit_fu_500_m_axi_gmem0_WVALID;
wire   [511:0] grp_TrotterUnit_fu_500_m_axi_gmem0_WDATA;
wire   [63:0] grp_TrotterUnit_fu_500_m_axi_gmem0_WSTRB;
wire    grp_TrotterUnit_fu_500_m_axi_gmem0_WLAST;
wire   [0:0] grp_TrotterUnit_fu_500_m_axi_gmem0_WID;
wire   [0:0] grp_TrotterUnit_fu_500_m_axi_gmem0_WUSER;
wire    grp_TrotterUnit_fu_500_m_axi_gmem0_ARVALID;
wire   [63:0] grp_TrotterUnit_fu_500_m_axi_gmem0_ARADDR;
wire   [0:0] grp_TrotterUnit_fu_500_m_axi_gmem0_ARID;
wire   [31:0] grp_TrotterUnit_fu_500_m_axi_gmem0_ARLEN;
wire   [2:0] grp_TrotterUnit_fu_500_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_TrotterUnit_fu_500_m_axi_gmem0_ARBURST;
wire   [1:0] grp_TrotterUnit_fu_500_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_TrotterUnit_fu_500_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_TrotterUnit_fu_500_m_axi_gmem0_ARPROT;
wire   [3:0] grp_TrotterUnit_fu_500_m_axi_gmem0_ARQOS;
wire   [3:0] grp_TrotterUnit_fu_500_m_axi_gmem0_ARREGION;
wire   [0:0] grp_TrotterUnit_fu_500_m_axi_gmem0_ARUSER;
wire    grp_TrotterUnit_fu_500_m_axi_gmem0_RREADY;
wire    grp_TrotterUnit_fu_500_m_axi_gmem0_BREADY;
reg   [63:0] grp_TrotterUnit_fu_500_trotters;
reg   [31:0] grp_TrotterUnit_fu_500_p_read;
reg   [31:0] grp_TrotterUnit_fu_500_dH_read;
wire   [2:0] grp_TrotterUnit_fu_500_JcoupLocal_address0;
wire    grp_TrotterUnit_fu_500_JcoupLocal_ce0;
reg   [16383:0] grp_TrotterUnit_fu_500_JcoupLocal_q0;
wire    grp_TrotterUnitFinal_fu_525_ap_start;
wire    grp_TrotterUnitFinal_fu_525_ap_done;
wire    grp_TrotterUnitFinal_fu_525_ap_idle;
wire    grp_TrotterUnitFinal_fu_525_ap_ready;
reg   [1:0] grp_TrotterUnitFinal_fu_525_t;
reg   [2:0] grp_TrotterUnitFinal_fu_525_iPack;
reg   [8:0] grp_TrotterUnitFinal_fu_525_iSpin;
wire    grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWVALID;
wire   [63:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWADDR;
wire   [0:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWID;
wire   [31:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWLEN;
wire   [2:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWBURST;
wire   [1:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWPROT;
wire   [3:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWQOS;
wire   [3:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWREGION;
wire   [0:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWUSER;
wire    grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WVALID;
wire   [511:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WDATA;
wire   [63:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WSTRB;
wire    grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WLAST;
wire   [0:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WID;
wire   [0:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WUSER;
wire    grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARVALID;
wire   [63:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARADDR;
wire   [0:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARID;
wire   [31:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARLEN;
wire   [2:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARBURST;
wire   [1:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARPROT;
wire   [3:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARQOS;
wire   [3:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARREGION;
wire   [0:0] grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARUSER;
wire    grp_TrotterUnitFinal_fu_525_m_axi_gmem0_RREADY;
wire    grp_TrotterUnitFinal_fu_525_m_axi_gmem0_BREADY;
reg   [63:0] grp_TrotterUnitFinal_fu_525_trotters;
reg   [31:0] grp_TrotterUnitFinal_fu_525_dH;
reg   [0:0] grp_TrotterUnitFinal_fu_525_upSpin;
reg   [0:0] grp_TrotterUnitFinal_fu_525_downSpin;
reg   [31:0] grp_TrotterUnitFinal_fu_525_logRandNumber;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_start;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_done;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_idle;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_ready;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_ce0;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_we1;
wire   [16383:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_d1;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_we1;
wire   [16383:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_d1;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_ce0;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_address1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_ce1;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_we1;
wire   [16383:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_d1;
wire   [2:0] grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_0_address0;
wire    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_0_ce0;
reg    gmem0_AWVALID;
wire    gmem0_AWREADY;
reg    gmem0_WVALID;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [0:0] gmem0_ARID;
reg   [31:0] gmem0_ARLEN;
reg   [2:0] gmem0_ARSIZE;
reg   [1:0] gmem0_ARBURST;
reg   [1:0] gmem0_ARLOCK;
reg   [3:0] gmem0_ARCACHE;
reg   [2:0] gmem0_ARPROT;
reg   [3:0] gmem0_ARQOS;
reg   [3:0] gmem0_ARREGION;
reg   [0:0] gmem0_ARUSER;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [511:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
reg    gmem0_BREADY;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [511:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
reg    gmem2_ARVALID;
wire    gmem2_ARREADY;
reg   [63:0] gmem2_ARADDR;
wire    gmem2_RVALID;
reg    gmem2_RREADY;
wire   [511:0] gmem2_RDATA;
wire    gmem2_RLAST;
wire   [0:0] gmem2_RID;
wire   [0:0] gmem2_RUSER;
wire   [1:0] gmem2_RRESP;
wire    gmem2_BVALID;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
wire    gmem3_AWREADY;
wire    gmem3_WREADY;
reg    gmem3_ARVALID;
wire    gmem3_ARREADY;
reg   [63:0] gmem3_ARADDR;
wire    gmem3_RVALID;
reg    gmem3_RREADY;
wire   [511:0] gmem3_RDATA;
wire    gmem3_RLAST;
wire   [0:0] gmem3_RID;
wire   [0:0] gmem3_RUSER;
wire   [1:0] gmem3_RRESP;
wire    gmem3_BVALID;
wire   [1:0] gmem3_BRESP;
wire   [0:0] gmem3_BID;
wire   [0:0] gmem3_BUSER;
reg   [31:0] dH_1_0_reg_440;
wire    ap_CS_fsm_state85;
reg    ap_block_state85_on_subcall_done;
reg   [31:0] dH_0_0_reg_450;
reg   [31:0] dH_2_0_reg_460;
reg   [31:0] dH_3_0_reg_470;
reg   [3:0] packOfst_1_reg_480;
reg    grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_start_reg;
reg    grp_TrotterUnit_fu_500_ap_start_reg;
wire   [0:0] icmp_ln251_fu_1615_p2;
wire    ap_CS_fsm_state88;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state92;
reg    grp_TrotterUnitFinal_fu_525_ap_start_reg;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state98;
wire    ap_CS_fsm_state100;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state97;
wire    ap_CS_fsm_state99;
wire    ap_CS_fsm_state101;
reg    grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_start_reg;
wire  signed [63:0] sext_ln819_fu_707_p1;
wire  signed [63:0] sext_ln225_fu_717_p1;
wire  signed [63:0] sext_ln226_fu_727_p1;
wire  signed [63:0] sext_ln819_1_fu_812_p1;
wire  signed [63:0] sext_ln225_1_fu_863_p1;
wire  signed [63:0] sext_ln226_1_fu_873_p1;
wire  signed [63:0] sext_ln819_2_fu_1037_p1;
wire  signed [63:0] sext_ln225_2_fu_1047_p1;
wire  signed [63:0] sext_ln226_2_fu_1057_p1;
wire  signed [63:0] sext_ln819_3_fu_1067_p1;
wire  signed [63:0] sext_ln225_3_fu_1118_p1;
wire  signed [63:0] sext_ln226_3_fu_1128_p1;
wire  signed [63:0] sext_ln819_4_fu_1138_p1;
wire  signed [63:0] sext_ln819_5_fu_1148_p1;
wire  signed [63:0] sext_ln819_6_fu_1199_p1;
wire  signed [63:0] sext_ln819_7_fu_1209_p1;
reg    ap_block_state7_io;
reg    ap_block_state8_io;
reg    ap_block_state9_io;
reg    ap_block_state10_io;
reg    ap_block_state77;
reg    ap_block_state78;
reg    ap_block_state79;
reg    ap_block_state80;
reg   [12:0] stage_fu_192;
reg    ap_block_state1;
wire    ap_CS_fsm_state2;
wire   [8:0] shl_ln1_fu_623_p3;
wire   [63:0] zext_ln819_fu_631_p1;
wire   [63:0] add_ln819_fu_635_p2;
wire   [63:0] add_ln819_1_fu_650_p2;
wire   [13:0] shl_ln2_fu_665_p3;
wire   [63:0] zext_ln225_fu_673_p1;
wire   [63:0] add_ln225_fu_677_p2;
wire   [63:0] add_ln226_fu_692_p2;
wire   [11:0] Ofst_1_fu_737_p2;
wire   [13:0] shl_ln225_2_fu_752_p3;
wire   [63:0] zext_ln225_2_fu_760_p1;
wire   [63:0] add_ln225_1_fu_768_p2;
wire   [14:0] or_ln_fu_783_p4;
wire   [63:0] zext_ln226_1_fu_793_p1;
wire   [63:0] add_ln226_2_fu_797_p2;
wire   [8:0] shl_ln819_1_fu_822_p3;
wire   [63:0] zext_ln819_1_fu_829_p1;
wire   [63:0] add_ln819_2_fu_833_p2;
wire   [63:0] add_ln819_3_fu_848_p2;
wire   [11:0] Ofst_2_fu_883_p2;
wire   [13:0] shl_ln225_4_fu_898_p3;
wire   [63:0] zext_ln225_4_fu_906_p1;
wire   [63:0] add_ln225_2_fu_914_p2;
wire   [15:0] or_ln226_1_fu_929_p4;
wire   [63:0] zext_ln226_3_fu_939_p1;
wire   [63:0] add_ln226_4_fu_943_p2;
wire   [11:0] Ofst_3_fu_958_p2;
wire   [13:0] shl_ln225_6_fu_973_p3;
wire   [63:0] zext_ln225_6_fu_981_p1;
wire   [63:0] add_ln225_3_fu_989_p2;
wire   [14:0] or_ln226_2_fu_1004_p4;
wire  signed [15:0] sext_ln226_4_fu_1014_p1;
wire   [63:0] zext_ln226_5_fu_1018_p1;
wire   [63:0] add_ln226_6_fu_1022_p2;
wire   [8:0] shl_ln819_2_fu_1077_p3;
wire   [63:0] zext_ln819_2_fu_1084_p1;
wire   [63:0] add_ln819_4_fu_1088_p2;
wire   [63:0] add_ln819_5_fu_1103_p2;
wire   [8:0] shl_ln819_3_fu_1158_p3;
wire   [63:0] zext_ln819_3_fu_1165_p1;
wire   [63:0] add_ln819_6_fu_1169_p2;
wire   [63:0] add_ln819_7_fu_1184_p2;
wire   [3:0] trunc_ln225_1_fu_1241_p1;
wire   [5:0] trunc_ln225_4_fu_1244_p3;
wire   [5:0] add_ln225_4_fu_1252_p2;
wire   [8:0] shl_ln225_1_fu_1257_p3;
wire   [511:0] zext_ln225_1_fu_1265_p1;
wire   [511:0] lshr_ln225_fu_1269_p2;
wire   [5:0] add_ln226_1_fu_1278_p2;
wire   [8:0] shl_ln3_fu_1283_p3;
wire   [511:0] zext_ln226_fu_1291_p1;
wire   [511:0] lshr_ln226_fu_1295_p2;
wire   [5:0] trunc_ln3_fu_1321_p3;
wire   [5:0] add_ln225_5_fu_1328_p2;
wire   [8:0] shl_ln225_3_fu_1333_p3;
wire   [511:0] zext_ln225_3_fu_1341_p1;
wire   [511:0] lshr_ln225_1_fu_1345_p2;
wire   [5:0] add_ln226_3_fu_1354_p2;
wire   [8:0] shl_ln226_1_fu_1359_p3;
wire   [511:0] zext_ln226_2_fu_1367_p1;
wire   [511:0] lshr_ln226_1_fu_1371_p2;
wire   [5:0] trunc_ln225_9_fu_1387_p3;
wire   [5:0] add_ln225_6_fu_1394_p2;
wire   [8:0] shl_ln225_5_fu_1399_p3;
wire   [511:0] zext_ln225_5_fu_1407_p1;
wire   [511:0] lshr_ln225_2_fu_1411_p2;
wire   [5:0] add_ln226_5_fu_1420_p2;
wire   [8:0] shl_ln226_2_fu_1425_p3;
wire   [511:0] zext_ln226_4_fu_1433_p1;
wire   [511:0] lshr_ln226_2_fu_1437_p2;
wire   [5:0] trunc_ln225_10_fu_1446_p3;
wire   [8:0] shl_ln225_7_fu_1480_p3;
wire   [511:0] zext_ln225_7_fu_1487_p1;
wire   [511:0] lshr_ln225_3_fu_1491_p2;
wire   [8:0] shl_ln226_3_fu_1500_p3;
wire   [511:0] zext_ln226_6_fu_1507_p1;
wire   [511:0] lshr_ln226_3_fu_1511_p2;
wire   [26:0] shl_ln_fu_1544_p3;
wire   [63:0] zext_ln214_fu_1551_p1;
reg   [100:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
reg    ap_ST_fsm_state81_blk;
reg    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
reg    ap_ST_fsm_state84_blk;
reg    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
reg    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
reg    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
reg    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
reg    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
reg    ap_block_state95_on_subcall_done;
reg    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
reg    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
reg    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
reg    ap_ST_fsm_state101_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 101'd1;
#0 grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_start_reg = 1'b0;
#0 grp_TrotterUnit_fu_500_ap_start_reg = 1'b0;
#0 grp_TrotterUnitFinal_fu_525_ap_start_reg = 1'b0;
#0 grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_start_reg = 1'b0;
end

QuantumMonteCarloU50_JcoupLocal_0 #(
    .DataWidth( 16384 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
JcoupLocal_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(JcoupLocal_0_address0),
    .ce0(JcoupLocal_0_ce0),
    .q0(JcoupLocal_0_q0),
    .address1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_address1),
    .ce1(JcoupLocal_0_ce1),
    .we1(JcoupLocal_0_we1),
    .d1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_d1)
);

QuantumMonteCarloU50_JcoupLocal_0 #(
    .DataWidth( 16384 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
JcoupLocal_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(JcoupLocal_1_address0),
    .ce0(JcoupLocal_1_ce0),
    .q0(JcoupLocal_1_q0),
    .address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_address1),
    .ce1(JcoupLocal_1_ce1),
    .we1(JcoupLocal_1_we1),
    .d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_d1)
);

QuantumMonteCarloU50_JcoupLocal_0 #(
    .DataWidth( 16384 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
JcoupLocal_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(JcoupLocal_2_address0),
    .ce0(JcoupLocal_2_ce0),
    .q0(JcoupLocal_2_q0),
    .address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_address1),
    .ce1(JcoupLocal_2_ce1),
    .we1(JcoupLocal_2_we1),
    .d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_d1)
);

QuantumMonteCarloU50_JcoupLocal_0 #(
    .DataWidth( 16384 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
JcoupLocal_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_TrotterUnit_fu_500_JcoupLocal_address0),
    .ce0(JcoupLocal_3_ce0),
    .q0(JcoupLocal_3_q0),
    .address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_address1),
    .ce1(JcoupLocal_3_ce1),
    .we1(JcoupLocal_3_we1),
    .d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_d1)
);

QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1 grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_start),
    .ap_done(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_done),
    .ap_idle(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_idle),
    .ap_ready(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_ready),
    .add_ln214(add_ln214_reg_2125),
    .sext_ln232(trunc_ln5_reg_2179),
    .m_axi_gmem1_AWVALID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .JcoupLocal_0_address0(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_address0),
    .JcoupLocal_0_ce0(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_ce0),
    .JcoupLocal_0_q0(JcoupLocal_0_q0),
    .JcoupLocal_0_address1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_address1),
    .JcoupLocal_0_ce1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_ce1),
    .JcoupLocal_0_we1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_we1),
    .JcoupLocal_0_d1(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_d1)
);

QuantumMonteCarloU50_TrotterUnit grp_TrotterUnit_fu_500(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TrotterUnit_fu_500_ap_start),
    .ap_done(grp_TrotterUnit_fu_500_ap_done),
    .ap_idle(grp_TrotterUnit_fu_500_ap_idle),
    .ap_ready(grp_TrotterUnit_fu_500_ap_ready),
    .t_offset(grp_TrotterUnit_fu_500_t_offset),
    .stage(stage_1_reg_1722),
    .packOfst(trunc_ln251_reg_2184),
    .m_axi_gmem0_AWVALID(grp_TrotterUnit_fu_500_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_TrotterUnit_fu_500_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_TrotterUnit_fu_500_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_TrotterUnit_fu_500_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_TrotterUnit_fu_500_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_TrotterUnit_fu_500_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_TrotterUnit_fu_500_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_TrotterUnit_fu_500_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_TrotterUnit_fu_500_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_TrotterUnit_fu_500_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_TrotterUnit_fu_500_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_TrotterUnit_fu_500_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_TrotterUnit_fu_500_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_TrotterUnit_fu_500_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_TrotterUnit_fu_500_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_TrotterUnit_fu_500_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_TrotterUnit_fu_500_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_TrotterUnit_fu_500_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_TrotterUnit_fu_500_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_TrotterUnit_fu_500_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_TrotterUnit_fu_500_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_TrotterUnit_fu_500_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_TrotterUnit_fu_500_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_TrotterUnit_fu_500_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_TrotterUnit_fu_500_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_TrotterUnit_fu_500_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_TrotterUnit_fu_500_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_TrotterUnit_fu_500_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_TrotterUnit_fu_500_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_TrotterUnit_fu_500_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_TrotterUnit_fu_500_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_TrotterUnit_fu_500_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .trotters(grp_TrotterUnit_fu_500_trotters),
    .p_read(grp_TrotterUnit_fu_500_p_read),
    .dH_read(grp_TrotterUnit_fu_500_dH_read),
    .JcoupLocal_address0(grp_TrotterUnit_fu_500_JcoupLocal_address0),
    .JcoupLocal_ce0(grp_TrotterUnit_fu_500_JcoupLocal_ce0),
    .JcoupLocal_q0(grp_TrotterUnit_fu_500_JcoupLocal_q0),
    .ap_return(grp_TrotterUnit_fu_500_ap_return)
);

QuantumMonteCarloU50_TrotterUnitFinal grp_TrotterUnitFinal_fu_525(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TrotterUnitFinal_fu_525_ap_start),
    .ap_done(grp_TrotterUnitFinal_fu_525_ap_done),
    .ap_idle(grp_TrotterUnitFinal_fu_525_ap_idle),
    .ap_ready(grp_TrotterUnitFinal_fu_525_ap_ready),
    .t(grp_TrotterUnitFinal_fu_525_t),
    .stage(stage_1_reg_1722),
    .iPack(grp_TrotterUnitFinal_fu_525_iPack),
    .iSpin(grp_TrotterUnitFinal_fu_525_iSpin),
    .m_axi_gmem0_AWVALID(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(gmem0_BRESP),
    .m_axi_gmem0_BID(gmem0_BID),
    .m_axi_gmem0_BUSER(gmem0_BUSER),
    .trotters(grp_TrotterUnitFinal_fu_525_trotters),
    .dH(grp_TrotterUnitFinal_fu_525_dH),
    .upSpin(grp_TrotterUnitFinal_fu_525_upSpin),
    .downSpin(grp_TrotterUnitFinal_fu_525_downSpin),
    .Beta(Beta),
    .dHTunnel(dHTunnel_reg_1677),
    .logRandNumber(grp_TrotterUnitFinal_fu_525_logRandNumber)
);

QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_start),
    .ap_done(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_done),
    .ap_idle(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_idle),
    .ap_ready(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_ready),
    .JcoupLocal_2_address0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_address0),
    .JcoupLocal_2_ce0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_ce0),
    .JcoupLocal_2_q0(JcoupLocal_2_q0),
    .JcoupLocal_2_address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_address1),
    .JcoupLocal_2_ce1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_ce1),
    .JcoupLocal_2_we1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_we1),
    .JcoupLocal_2_d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_d1),
    .JcoupLocal_3_address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_address1),
    .JcoupLocal_3_ce1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_ce1),
    .JcoupLocal_3_we1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_we1),
    .JcoupLocal_3_d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_d1),
    .JcoupLocal_1_address0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_address0),
    .JcoupLocal_1_ce0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_ce0),
    .JcoupLocal_1_q0(JcoupLocal_1_q0),
    .JcoupLocal_1_address1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_address1),
    .JcoupLocal_1_ce1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_ce1),
    .JcoupLocal_1_we1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_we1),
    .JcoupLocal_1_d1(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_d1),
    .JcoupLocal_0_address0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_0_address0),
    .JcoupLocal_0_ce0(grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_0_ce0),
    .JcoupLocal_0_q0(JcoupLocal_0_q0)
);

QuantumMonteCarloU50_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .trotters(trotters),
    .Jcoup(Jcoup),
    .h(h),
    .Jperp(Jperp),
    .Beta(Beta),
    .logRand(logRand),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

QuantumMonteCarloU50_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARID(gmem0_ARID),
    .I_ARLEN(gmem0_ARLEN),
    .I_ARSIZE(gmem0_ARSIZE),
    .I_ARLOCK(gmem0_ARLOCK),
    .I_ARCACHE(gmem0_ARCACHE),
    .I_ARQOS(gmem0_ARQOS),
    .I_ARPROT(gmem0_ARPROT),
    .I_ARUSER(gmem0_ARUSER),
    .I_ARBURST(gmem0_ARBURST),
    .I_ARREGION(gmem0_ARREGION),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(gmem0_AWVALID),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWADDR),
    .I_AWID(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWID),
    .I_AWLEN(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWLEN),
    .I_AWSIZE(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWSIZE),
    .I_AWLOCK(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWLOCK),
    .I_AWCACHE(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWCACHE),
    .I_AWQOS(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWQOS),
    .I_AWPROT(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWPROT),
    .I_AWUSER(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWUSER),
    .I_AWBURST(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWBURST),
    .I_AWREGION(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWREGION),
    .I_WVALID(gmem0_WVALID),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WDATA),
    .I_WID(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WID),
    .I_WUSER(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WUSER),
    .I_WLAST(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WLAST),
    .I_WSTRB(grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WSTRB),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(gmem0_BREADY),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

QuantumMonteCarloU50_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARADDR),
    .I_ARID(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARID),
    .I_ARLEN(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARLEN),
    .I_ARSIZE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARSIZE),
    .I_ARLOCK(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARLOCK),
    .I_ARCACHE(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARCACHE),
    .I_ARQOS(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARQOS),
    .I_ARPROT(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARPROT),
    .I_ARUSER(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARUSER),
    .I_ARBURST(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARBURST),
    .I_ARREGION(grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARREGION),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

QuantumMonteCarloU50_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem2_ARVALID),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(gmem2_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(gmem2_RREADY),
    .I_RDATA(gmem2_RDATA),
    .I_RID(gmem2_RID),
    .I_RUSER(gmem2_RUSER),
    .I_RRESP(gmem2_RRESP),
    .I_RLAST(gmem2_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem2_BRESP),
    .I_BID(gmem2_BID),
    .I_BUSER(gmem2_BUSER)
);

QuantumMonteCarloU50_gmem3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem3_ARVALID),
    .I_ARREADY(gmem3_ARREADY),
    .I_ARADDR(gmem3_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem3_RVALID),
    .I_RREADY(gmem3_RREADY),
    .I_RDATA(gmem3_RDATA),
    .I_RID(gmem3_RID),
    .I_RUSER(gmem3_RUSER),
    .I_RRESP(gmem3_RRESP),
    .I_RLAST(gmem3_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem3_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem3_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem3_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem3_BRESP),
    .I_BID(gmem3_BID),
    .I_BUSER(gmem3_BUSER)
);

QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U104(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(Jperp),
    .din1(32'd1090519040),
    .ce(1'b1),
    .dout(grp_fu_558_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln205_fu_597_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_fu_1592_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state84) & (gmem0_RVALID == 1'b1))) begin
            grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_start_reg <= 1'b1;
        end else if ((grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_ready == 1'b1)) begin
            grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state94)) begin
            grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_start_reg <= 1'b1;
        end else if ((grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_ready == 1'b1)) begin
            grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TrotterUnitFinal_fu_525_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
            grp_TrotterUnitFinal_fu_525_ap_start_reg <= 1'b1;
        end else if ((grp_TrotterUnitFinal_fu_525_ap_ready == 1'b1)) begin
            grp_TrotterUnitFinal_fu_525_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TrotterUnit_fu_500_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
            grp_TrotterUnit_fu_500_ap_start_reg <= 1'b1;
        end else if ((grp_TrotterUnit_fu_500_ap_ready == 1'b1)) begin
            grp_TrotterUnit_fu_500_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if (((grp_TrotterUnit_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
        dH_0_0_reg_450 <= dH_0_1_reg_2197;
    end else if (((1'b1 == ap_CS_fsm_state85) & (1'b0 == ap_block_state85_on_subcall_done))) begin
        dH_0_0_reg_450 <= dH_0_reg_2130;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_TrotterUnit_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
        dH_1_0_reg_440 <= dH_1_1_reg_2202;
    end else if (((1'b1 == ap_CS_fsm_state85) & (1'b0 == ap_block_state85_on_subcall_done))) begin
        dH_1_0_reg_440 <= dH_1_reg_2140;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_TrotterUnit_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
        dH_2_0_reg_460 <= dH_2_1_reg_2207;
    end else if (((1'b1 == ap_CS_fsm_state85) & (1'b0 == ap_block_state85_on_subcall_done))) begin
        dH_2_0_reg_460 <= dH_2_reg_2150;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_TrotterUnit_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
        dH_3_0_reg_470 <= grp_TrotterUnit_fu_500_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state85) & (1'b0 == ap_block_state85_on_subcall_done))) begin
        dH_3_0_reg_470 <= dH_3_reg_2165;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_TrotterUnit_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
        packOfst_1_reg_480 <= packOfst_reg_2192;
    end else if (((1'b1 == ap_CS_fsm_state85) & (1'b0 == ap_block_state85_on_subcall_done))) begin
        packOfst_1_reg_480 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stage_fu_192 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd1))) begin
        stage_fu_192 <= add_ln205_reg_1731;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln205_fu_597_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        Ofst_reg_1736 <= Ofst_fu_609_p1;
        trunc_ln225_6_reg_1758 <= {{add_ln225_fu_677_p2[63:6]}};
        trunc_ln226_4_reg_1763 <= {{add_ln226_fu_692_p2[63:6]}};
        trunc_ln2_reg_1748 <= {{add_ln819_fu_635_p2[63:6]}};
        trunc_ln819_1_reg_1753 <= {{add_ln819_1_fu_650_p2[63:6]}};
        trunc_ln_reg_1743 <= {{stage_fu_192[11:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln205_reg_1731 <= add_ln205_fu_603_p2;
        stage_1_reg_1722 <= stage_fu_192;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        add_ln214_reg_2125 <= add_ln214_fu_1555_p2;
        bitcast_ln226_1_reg_2145 <= bitcast_ln226_1_fu_1570_p1;
        bitcast_ln226_2_reg_2155 <= bitcast_ln226_2_fu_1576_p1;
        bitcast_ln226_3_reg_2170 <= bitcast_ln226_3_fu_1589_p1;
        bitcast_ln226_reg_2135 <= bitcast_ln226_fu_1564_p1;
        dH_0_reg_2130 <= dH_0_fu_1561_p1;
        dH_1_reg_2140 <= dH_1_fu_1567_p1;
        dH_2_reg_2150 <= dH_2_fu_1573_p1;
        dH_3_reg_2165 <= dH_3_fu_1586_p1;
        p_Result_8_reg_2160 <= p_Result_8_fu_1579_p3;
        tmp_reg_2175 <= stage_fu_192[32'd12];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        add_ln225_7_reg_2065 <= add_ln225_7_fu_1453_p2;
        add_ln226_7_reg_2075 <= add_ln226_7_fu_1458_p2;
        gmem2_addr_3_read_reg_2060 <= gmem2_RDATA;
        gmem3_addr_3_read_reg_2070 <= gmem3_RDATA;
        p_Result_4_reg_2045 <= p_Result_4_fu_1380_p3;
        trunc_ln225_12_reg_2050 <= trunc_ln225_12_fu_1416_p1;
        trunc_ln226_3_reg_2055 <= trunc_ln226_3_fu_1442_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dHTunnel_reg_1677 <= grp_fu_558_p2;
        empty_1650_reg_1690 <= empty_1650_fu_574_p2;
        empty_1651_reg_1698 <= empty_1651_fu_580_p2;
        empty_reg_1682 <= empty_fu_568_p2;
        trunc_ln225_reg_1706 <= trunc_ln225_fu_586_p1;
        trunc_ln226_reg_1714 <= trunc_ln226_fu_590_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        dH_0_1_reg_2197 <= grp_TrotterUnit_fu_500_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        dH_1_1_reg_2202 <= grp_TrotterUnit_fu_500_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        dH_2_1_reg_2207 <= grp_TrotterUnit_fu_500_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        gmem2_addr_1_read_reg_2000 <= gmem2_RDATA;
        gmem3_addr_1_read_reg_2005 <= gmem3_RDATA;
        p_Result_2_reg_1985 <= p_Result_2_fu_1234_p3;
        trunc_ln225_2_reg_1990 <= trunc_ln225_2_fu_1274_p1;
        trunc_ln226_1_reg_1995 <= trunc_ln226_1_fu_1300_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        gmem2_addr_2_read_reg_2035 <= gmem2_RDATA;
        gmem3_addr_2_read_reg_2040 <= gmem3_RDATA;
        p_Result_3_reg_2020 <= p_Result_3_fu_1313_p3;
        spinOfst_reg_2010 <= spinOfst_fu_1304_p2;
        trunc_ln225_5_reg_2025 <= trunc_ln225_5_fu_1350_p1;
        trunc_ln226_2_reg_2030 <= trunc_ln226_2_fu_1376_p1;
        zext_ln216_1_reg_2015[8 : 0] <= zext_ln216_1_fu_1309_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        gmem2_addr_read_reg_1975 <= gmem2_RDATA;
        gmem3_addr_read_reg_1980 <= gmem3_RDATA;
        p_Result_s_reg_1970 <= p_Result_s_fu_1226_p3;
        spinOfst_4_reg_1957 <= spinOfst_4_fu_1219_p1;
        zext_ln216_reg_1965[8 : 0] <= zext_ln216_fu_1222_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        p_Result_5_reg_2090 <= p_Result_5_fu_1472_p3;
        spinOfst_2_reg_2080 <= spinOfst_2_fu_1463_p2;
        trunc_ln225_14_reg_2095 <= trunc_ln225_14_fu_1496_p1;
        trunc_ln226_5_reg_2100 <= trunc_ln226_5_fu_1516_p1;
        zext_ln216_2_reg_2085[8 : 0] <= zext_ln216_2_fu_1468_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        p_Result_6_reg_2105 <= p_Result_6_fu_1520_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        p_Result_7_reg_2120 <= p_Result_7_fu_1536_p3;
        spinOfst_3_reg_2110 <= spinOfst_3_fu_1527_p2;
        zext_ln216_3_reg_2115[8 : 0] <= zext_ln216_3_fu_1532_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        packOfst_reg_2192 <= packOfst_fu_1621_p2;
        trunc_ln251_reg_2184 <= trunc_ln251_fu_1610_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln215_1_reg_1786 <= {{Ofst_1_fu_737_p2[11:9]}};
        trunc_ln225_3_reg_1792 <= trunc_ln225_3_fu_764_p1;
        trunc_ln225_8_reg_1797 <= {{add_ln225_1_fu_768_p2[63:6]}};
        trunc_ln4_reg_1802 <= {{add_ln226_2_fu_797_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln215_2_reg_1835 <= {{Ofst_2_fu_883_p2[11:9]}};
        trunc_ln215_3_reg_1856 <= {{Ofst_3_fu_958_p2[11:9]}};
        trunc_ln225_11_reg_1867 <= {{add_ln225_3_fu_989_p2[63:6]}};
        trunc_ln225_13_reg_1862 <= trunc_ln225_13_fu_985_p1;
        trunc_ln225_7_reg_1841 <= trunc_ln225_7_fu_910_p1;
        trunc_ln225_s_reg_1846 <= {{add_ln225_2_fu_914_p2[63:6]}};
        trunc_ln226_6_reg_1851 <= {{add_ln226_4_fu_943_p2[63:6]}};
        trunc_ln226_8_reg_1872 <= {{add_ln226_6_fu_1022_p2[63:6]}};
        trunc_ln819_2_reg_1813 <= {{add_ln819_2_fu_833_p2[63:6]}};
        trunc_ln819_3_reg_1818 <= {{add_ln819_3_fu_848_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1592_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state84))) begin
        trunc_ln5_reg_2179 <= {{add_ln214_fu_1555_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        trunc_ln819_4_reg_1901 <= {{add_ln819_4_fu_1088_p2[63:6]}};
        trunc_ln819_5_reg_1906 <= {{add_ln819_5_fu_1103_p2[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln819_6_reg_1935 <= {{add_ln819_6_fu_1169_p2[63:6]}};
        trunc_ln819_7_reg_1940 <= {{add_ln819_7_fu_1184_p2[63:6]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_0_address0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        JcoupLocal_0_address0 = grp_TrotterUnit_fu_500_JcoupLocal_address0;
    end else if (((tmp_reg_2175 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        JcoupLocal_0_address0 = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_address0;
    end else begin
        JcoupLocal_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_0_ce0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        JcoupLocal_0_ce0 = grp_TrotterUnit_fu_500_JcoupLocal_ce0;
    end else if (((tmp_reg_2175 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        JcoupLocal_0_ce0 = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_ce0;
    end else begin
        JcoupLocal_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2175 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        JcoupLocal_0_ce1 = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_ce1;
    end else begin
        JcoupLocal_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_2175 == 1'd0) & (1'b1 == ap_CS_fsm_state85))) begin
        JcoupLocal_0_we1 = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_JcoupLocal_0_we1;
    end else begin
        JcoupLocal_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_1_address0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        JcoupLocal_1_address0 = grp_TrotterUnit_fu_500_JcoupLocal_address0;
    end else begin
        JcoupLocal_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_1_ce0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        JcoupLocal_1_ce0 = grp_TrotterUnit_fu_500_JcoupLocal_ce0;
    end else begin
        JcoupLocal_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_1_ce1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_ce1;
    end else begin
        JcoupLocal_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_1_we1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_1_we1;
    end else begin
        JcoupLocal_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_2_address0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        JcoupLocal_2_address0 = grp_TrotterUnit_fu_500_JcoupLocal_address0;
    end else begin
        JcoupLocal_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_2_ce0 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        JcoupLocal_2_ce0 = grp_TrotterUnit_fu_500_JcoupLocal_ce0;
    end else begin
        JcoupLocal_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_2_ce1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_ce1;
    end else begin
        JcoupLocal_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_2_we1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_2_we1;
    end else begin
        JcoupLocal_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        JcoupLocal_3_ce0 = grp_TrotterUnit_fu_500_JcoupLocal_ce0;
    end else begin
        JcoupLocal_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_3_ce1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_ce1;
    end else begin
        JcoupLocal_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        JcoupLocal_3_we1 = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_JcoupLocal_3_we1;
    end else begin
        JcoupLocal_3_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

always @ (*) begin
    if ((grp_TrotterUnitFinal_fu_525_ap_done == 1'b0)) begin
        ap_ST_fsm_state101_blk = 1'b1;
    end else begin
        ap_ST_fsm_state101_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_io)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

always @ (*) begin
    if (((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0))) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0))) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0))) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state7_io)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0))) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_RVALID == 1'b0)) begin
        ap_ST_fsm_state81_blk = 1'b1;
    end else begin
        ap_ST_fsm_state81_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_RVALID == 1'b0)) begin
        ap_ST_fsm_state82_blk = 1'b1;
    end else begin
        ap_ST_fsm_state82_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_RVALID == 1'b0)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_RVALID == 1'b0)) begin
        ap_ST_fsm_state84_blk = 1'b1;
    end else begin
        ap_ST_fsm_state84_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state85_on_subcall_done)) begin
        ap_ST_fsm_state85_blk = 1'b1;
    end else begin
        ap_ST_fsm_state85_blk = 1'b0;
    end
end

assign ap_ST_fsm_state86_blk = 1'b0;

always @ (*) begin
    if ((grp_TrotterUnit_fu_500_ap_done == 1'b0)) begin
        ap_ST_fsm_state87_blk = 1'b1;
    end else begin
        ap_ST_fsm_state87_blk = 1'b0;
    end
end

assign ap_ST_fsm_state88_blk = 1'b0;

always @ (*) begin
    if ((grp_TrotterUnit_fu_500_ap_done == 1'b0)) begin
        ap_ST_fsm_state89_blk = 1'b1;
    end else begin
        ap_ST_fsm_state89_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8_io)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state90_blk = 1'b0;

always @ (*) begin
    if ((grp_TrotterUnit_fu_500_ap_done == 1'b0)) begin
        ap_ST_fsm_state91_blk = 1'b1;
    end else begin
        ap_ST_fsm_state91_blk = 1'b0;
    end
end

assign ap_ST_fsm_state92_blk = 1'b0;

always @ (*) begin
    if ((grp_TrotterUnit_fu_500_ap_done == 1'b0)) begin
        ap_ST_fsm_state93_blk = 1'b1;
    end else begin
        ap_ST_fsm_state93_blk = 1'b0;
    end
end

assign ap_ST_fsm_state94_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state95_on_subcall_done)) begin
        ap_ST_fsm_state95_blk = 1'b1;
    end else begin
        ap_ST_fsm_state95_blk = 1'b0;
    end
end

assign ap_ST_fsm_state96_blk = 1'b0;

always @ (*) begin
    if ((grp_TrotterUnitFinal_fu_525_ap_done == 1'b0)) begin
        ap_ST_fsm_state97_blk = 1'b1;
    end else begin
        ap_ST_fsm_state97_blk = 1'b0;
    end
end

assign ap_ST_fsm_state98_blk = 1'b0;

always @ (*) begin
    if ((grp_TrotterUnitFinal_fu_525_ap_done == 1'b0)) begin
        ap_ST_fsm_state99_blk = 1'b1;
    end else begin
        ap_ST_fsm_state99_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state9_io)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln205_fu_597_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln205_fu_597_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = sext_ln819_7_fu_1209_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = sext_ln819_6_fu_1199_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = sext_ln819_5_fu_1148_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = sext_ln819_4_fu_1138_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io))) begin
        gmem0_ARADDR = sext_ln819_3_fu_1067_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io))) begin
        gmem0_ARADDR = sext_ln819_2_fu_1037_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
        gmem0_ARADDR = sext_ln819_1_fu_812_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io))) begin
        gmem0_ARADDR = sext_ln819_fu_707_p1;
    end else if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARADDR = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARADDR = grp_TrotterUnit_fu_500_m_axi_gmem0_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARBURST = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARBURST = grp_TrotterUnit_fu_500_m_axi_gmem0_ARBURST;
    end else begin
        gmem0_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARCACHE = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARCACHE = grp_TrotterUnit_fu_500_m_axi_gmem0_ARCACHE;
    end else begin
        gmem0_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARID = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARID;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARID = grp_TrotterUnit_fu_500_m_axi_gmem0_ARID;
    end else begin
        gmem0_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state13) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state12) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io)) | ((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io)))) begin
        gmem0_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARLEN = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARLEN = grp_TrotterUnit_fu_500_m_axi_gmem0_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARLOCK = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARLOCK = grp_TrotterUnit_fu_500_m_axi_gmem0_ARLOCK;
    end else begin
        gmem0_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARPROT = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARPROT = grp_TrotterUnit_fu_500_m_axi_gmem0_ARPROT;
    end else begin
        gmem0_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARQOS = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARQOS = grp_TrotterUnit_fu_500_m_axi_gmem0_ARQOS;
    end else begin
        gmem0_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARREGION = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARREGION = grp_TrotterUnit_fu_500_m_axi_gmem0_ARREGION;
    end else begin
        gmem0_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARSIZE = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARSIZE = grp_TrotterUnit_fu_500_m_axi_gmem0_ARSIZE;
    end else begin
        gmem0_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARUSER = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARUSER = grp_TrotterUnit_fu_500_m_axi_gmem0_ARUSER;
    end else begin
        gmem0_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state13) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state12) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (gmem0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io)) | ((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io)))) begin
        gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_ARVALID = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_ARVALID = grp_TrotterUnit_fu_500_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_AWVALID = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_AWVALID;
    end else begin
        gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_BREADY = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_BREADY;
    end else begin
        gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state84) & (gmem0_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state83) & (gmem0_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state82) & (gmem0_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state81) & (gmem0_RVALID == 1'b1)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state79)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state78)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state77)))) begin
        gmem0_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_RREADY = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state88) | ((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd0)))) begin
        gmem0_RREADY = grp_TrotterUnit_fu_500_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state94))) begin
        gmem0_WVALID = grp_TrotterUnitFinal_fu_525_m_axi_gmem0_WVALID;
    end else begin
        gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem0_blk_n_R = m_axi_gmem0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((tmp_fu_1592_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state84)) | ((tmp_reg_2175 == 1'd0) & (1'b1 == ap_CS_fsm_state85)))) begin
        gmem1_ARVALID = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_ARVALID;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_fu_1592_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state84)) | ((tmp_reg_2175 == 1'd0) & (1'b1 == ap_CS_fsm_state85)))) begin
        gmem1_RREADY = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_m_axi_gmem1_RREADY;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io))) begin
        gmem2_ARADDR = sext_ln225_3_fu_1118_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io))) begin
        gmem2_ARADDR = sext_ln225_2_fu_1047_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
        gmem2_ARADDR = sext_ln225_1_fu_863_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io))) begin
        gmem2_ARADDR = sext_ln225_fu_717_p1;
    end else begin
        gmem2_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io)) | ((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io)))) begin
        gmem2_ARVALID = 1'b1;
    end else begin
        gmem2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state79)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state78)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state77)))) begin
        gmem2_RREADY = 1'b1;
    end else begin
        gmem2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem2_blk_n_AR = m_axi_gmem2_ARREADY;
    end else begin
        gmem2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem2_blk_n_R = m_axi_gmem2_RVALID;
    end else begin
        gmem2_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io))) begin
        gmem3_ARADDR = sext_ln226_3_fu_1128_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io))) begin
        gmem3_ARADDR = sext_ln226_2_fu_1057_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
        gmem3_ARADDR = sext_ln226_1_fu_873_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io))) begin
        gmem3_ARADDR = sext_ln226_fu_727_p1;
    end else begin
        gmem3_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io)) | ((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io)))) begin
        gmem3_ARVALID = 1'b1;
    end else begin
        gmem3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state79)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state78)) | (~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state77)))) begin
        gmem3_RREADY = 1'b1;
    end else begin
        gmem3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        gmem3_blk_n_AR = m_axi_gmem3_ARREADY;
    end else begin
        gmem3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77))) begin
        gmem3_blk_n_R = m_axi_gmem3_RVALID;
    end else begin
        gmem3_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_TrotterUnitFinal_fu_525_dH = dH_3_0_reg_470;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_TrotterUnitFinal_fu_525_dH = dH_2_0_reg_460;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        grp_TrotterUnitFinal_fu_525_dH = dH_1_0_reg_440;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        grp_TrotterUnitFinal_fu_525_dH = dH_0_0_reg_450;
    end else begin
        grp_TrotterUnitFinal_fu_525_dH = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_TrotterUnitFinal_fu_525_downSpin = p_Result_8_reg_2160;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_TrotterUnitFinal_fu_525_downSpin = p_Result_6_reg_2105;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        grp_TrotterUnitFinal_fu_525_downSpin = p_Result_4_reg_2045;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        grp_TrotterUnitFinal_fu_525_downSpin = p_Result_2_reg_1985;
    end else begin
        grp_TrotterUnitFinal_fu_525_downSpin = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_TrotterUnitFinal_fu_525_iPack = trunc_ln215_3_reg_1856;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_TrotterUnitFinal_fu_525_iPack = trunc_ln215_2_reg_1835;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        grp_TrotterUnitFinal_fu_525_iPack = trunc_ln215_1_reg_1786;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        grp_TrotterUnitFinal_fu_525_iPack = trunc_ln_reg_1743;
    end else begin
        grp_TrotterUnitFinal_fu_525_iPack = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_TrotterUnitFinal_fu_525_iSpin = spinOfst_3_reg_2110;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_TrotterUnitFinal_fu_525_iSpin = spinOfst_2_reg_2080;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        grp_TrotterUnitFinal_fu_525_iSpin = spinOfst_reg_2010;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        grp_TrotterUnitFinal_fu_525_iSpin = spinOfst_4_reg_1957;
    end else begin
        grp_TrotterUnitFinal_fu_525_iSpin = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_TrotterUnitFinal_fu_525_logRandNumber = bitcast_ln226_3_reg_2170;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_TrotterUnitFinal_fu_525_logRandNumber = bitcast_ln226_2_reg_2155;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        grp_TrotterUnitFinal_fu_525_logRandNumber = bitcast_ln226_1_reg_2145;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        grp_TrotterUnitFinal_fu_525_logRandNumber = bitcast_ln226_reg_2135;
    end else begin
        grp_TrotterUnitFinal_fu_525_logRandNumber = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_TrotterUnitFinal_fu_525_t = 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_TrotterUnitFinal_fu_525_t = 2'd2;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        grp_TrotterUnitFinal_fu_525_t = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        grp_TrotterUnitFinal_fu_525_t = 2'd0;
    end else begin
        grp_TrotterUnitFinal_fu_525_t = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_TrotterUnitFinal_fu_525_trotters = empty_1651_reg_1698;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_TrotterUnitFinal_fu_525_trotters = empty_1650_reg_1690;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        grp_TrotterUnitFinal_fu_525_trotters = empty_reg_1682;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        grp_TrotterUnitFinal_fu_525_trotters = trotters;
    end else begin
        grp_TrotterUnitFinal_fu_525_trotters = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_TrotterUnitFinal_fu_525_upSpin = p_Result_7_reg_2120;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grp_TrotterUnitFinal_fu_525_upSpin = p_Result_5_reg_2090;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        grp_TrotterUnitFinal_fu_525_upSpin = p_Result_3_reg_2020;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        grp_TrotterUnitFinal_fu_525_upSpin = p_Result_s_reg_1970;
    end else begin
        grp_TrotterUnitFinal_fu_525_upSpin = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_TrotterUnit_fu_500_JcoupLocal_q0 = JcoupLocal_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        grp_TrotterUnit_fu_500_JcoupLocal_q0 = JcoupLocal_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        grp_TrotterUnit_fu_500_JcoupLocal_q0 = JcoupLocal_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_TrotterUnit_fu_500_JcoupLocal_q0 = JcoupLocal_0_q0;
    end else begin
        grp_TrotterUnit_fu_500_JcoupLocal_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_TrotterUnit_fu_500_dH_read = dH_3_0_reg_470;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        grp_TrotterUnit_fu_500_dH_read = dH_2_0_reg_460;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        grp_TrotterUnit_fu_500_dH_read = dH_1_0_reg_440;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_TrotterUnit_fu_500_dH_read = dH_0_0_reg_450;
    end else begin
        grp_TrotterUnit_fu_500_dH_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_TrotterUnit_fu_500_p_read = dH_3_0_reg_470;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        grp_TrotterUnit_fu_500_p_read = dH_2_0_reg_460;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        grp_TrotterUnit_fu_500_p_read = dH_1_0_reg_440;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_TrotterUnit_fu_500_p_read = dH_0_0_reg_450;
    end else begin
        grp_TrotterUnit_fu_500_p_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_TrotterUnit_fu_500_t_offset = 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        grp_TrotterUnit_fu_500_t_offset = 2'd2;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        grp_TrotterUnit_fu_500_t_offset = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_TrotterUnit_fu_500_t_offset = 2'd0;
    end else begin
        grp_TrotterUnit_fu_500_t_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        grp_TrotterUnit_fu_500_trotters = empty_1651_reg_1698;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        grp_TrotterUnit_fu_500_trotters = empty_1650_reg_1690;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        grp_TrotterUnit_fu_500_trotters = empty_reg_1682;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_TrotterUnit_fu_500_trotters = trotters;
    end else begin
        grp_TrotterUnit_fu_500_trotters = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln205_fu_597_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_io))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            if ((~((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            if (((1'b1 == ap_CS_fsm_state81) & (gmem0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state82 : begin
            if (((1'b1 == ap_CS_fsm_state82) & (gmem0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state83 : begin
            if (((1'b1 == ap_CS_fsm_state83) & (gmem0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state84 : begin
            if (((1'b1 == ap_CS_fsm_state84) & (gmem0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
        end
        ap_ST_fsm_state85 : begin
            if (((1'b1 == ap_CS_fsm_state85) & (1'b0 == ap_block_state85_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state86 : begin
            if (((1'b1 == ap_CS_fsm_state86) & (icmp_ln251_fu_1615_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state87 : begin
            if (((grp_TrotterUnit_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            if (((grp_TrotterUnit_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            if (((grp_TrotterUnit_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state91))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            if (((grp_TrotterUnit_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state93))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            if (((1'b1 == ap_CS_fsm_state95) & (1'b0 == ap_block_state95_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            if (((grp_TrotterUnitFinal_fu_525_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state97))) begin
                ap_NS_fsm = ap_ST_fsm_state98;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            if (((grp_TrotterUnitFinal_fu_525_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state99))) begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            if (((grp_TrotterUnitFinal_fu_525_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ofst_1_fu_737_p2 = ($signed(Ofst_reg_1736) + $signed(12'd4095));

assign Ofst_2_fu_883_p2 = ($signed(Ofst_reg_1736) + $signed(12'd4094));

assign Ofst_3_fu_958_p2 = ($signed(Ofst_reg_1736) + $signed(12'd4093));

assign Ofst_fu_609_p1 = stage_fu_192[11:0];

assign add_ln205_fu_603_p2 = (stage_fu_192 + 13'd1);

assign add_ln214_fu_1555_p2 = (zext_ln214_fu_1551_p1 + Jcoup);

assign add_ln225_1_fu_768_p2 = (zext_ln225_2_fu_760_p1 + h);

assign add_ln225_2_fu_914_p2 = (zext_ln225_4_fu_906_p1 + h);

assign add_ln225_3_fu_989_p2 = (zext_ln225_6_fu_981_p1 + h);

assign add_ln225_4_fu_1252_p2 = (trunc_ln225_4_fu_1244_p3 + trunc_ln225_reg_1706);

assign add_ln225_5_fu_1328_p2 = (trunc_ln3_fu_1321_p3 + trunc_ln225_reg_1706);

assign add_ln225_6_fu_1394_p2 = (trunc_ln225_9_fu_1387_p3 + trunc_ln225_reg_1706);

assign add_ln225_7_fu_1453_p2 = (trunc_ln225_10_fu_1446_p3 + trunc_ln225_reg_1706);

assign add_ln225_fu_677_p2 = (zext_ln225_fu_673_p1 + h);

assign add_ln226_1_fu_1278_p2 = (trunc_ln225_4_fu_1244_p3 + trunc_ln226_reg_1714);

assign add_ln226_2_fu_797_p2 = (zext_ln226_1_fu_793_p1 + logRand);

assign add_ln226_3_fu_1354_p2 = (trunc_ln226_reg_1714 + trunc_ln3_fu_1321_p3);

assign add_ln226_4_fu_943_p2 = (zext_ln226_3_fu_939_p1 + logRand);

assign add_ln226_5_fu_1420_p2 = (trunc_ln226_reg_1714 + trunc_ln225_9_fu_1387_p3);

assign add_ln226_6_fu_1022_p2 = (zext_ln226_5_fu_1018_p1 + logRand);

assign add_ln226_7_fu_1458_p2 = (trunc_ln226_reg_1714 + trunc_ln225_10_fu_1446_p3);

assign add_ln226_fu_692_p2 = (zext_ln225_fu_673_p1 + logRand);

assign add_ln819_1_fu_650_p2 = (zext_ln819_fu_631_p1 + empty_reg_1682);

assign add_ln819_2_fu_833_p2 = (zext_ln819_1_fu_829_p1 + trotters);

assign add_ln819_3_fu_848_p2 = (zext_ln819_1_fu_829_p1 + empty_1650_reg_1690);

assign add_ln819_4_fu_1088_p2 = (zext_ln819_2_fu_1084_p1 + empty_reg_1682);

assign add_ln819_5_fu_1103_p2 = (zext_ln819_2_fu_1084_p1 + empty_1651_reg_1698);

assign add_ln819_6_fu_1169_p2 = (zext_ln819_3_fu_1165_p1 + empty_1650_reg_1690);

assign add_ln819_7_fu_1184_p2 = (zext_ln819_3_fu_1165_p1 + trotters);

assign add_ln819_fu_635_p2 = (zext_ln819_fu_631_p1 + empty_1651_reg_1698);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_io = ((gmem3_ARREADY == 1'b0) | (gmem2_ARREADY == 1'b0) | (gmem0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state77 = ((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state78 = ((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state79 = ((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state7_io = ((gmem3_ARREADY == 1'b0) | (gmem2_ARREADY == 1'b0) | (gmem0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state80 = ((gmem3_RVALID == 1'b0) | (gmem2_RVALID == 1'b0) | (gmem0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state85_on_subcall_done = ((grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_done == 1'b0) & (tmp_reg_2175 == 1'd0));
end

always @ (*) begin
    ap_block_state8_io = ((gmem3_ARREADY == 1'b0) | (gmem2_ARREADY == 1'b0) | (gmem0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state95_on_subcall_done = ((grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_done == 1'b0) | (grp_TrotterUnitFinal_fu_525_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state9_io = ((gmem3_ARREADY == 1'b0) | (gmem2_ARREADY == 1'b0) | (gmem0_ARREADY == 1'b0));
end

assign bitcast_ln226_1_fu_1570_p1 = trunc_ln226_2_reg_2030;

assign bitcast_ln226_2_fu_1576_p1 = trunc_ln226_3_reg_2055;

assign bitcast_ln226_3_fu_1589_p1 = trunc_ln226_5_reg_2100;

assign bitcast_ln226_fu_1564_p1 = trunc_ln226_1_reg_1995;

assign dH_0_fu_1561_p1 = trunc_ln225_2_reg_1990;

assign dH_1_fu_1567_p1 = trunc_ln225_5_reg_2025;

assign dH_2_fu_1573_p1 = trunc_ln225_12_reg_2050;

assign dH_3_fu_1586_p1 = trunc_ln225_14_reg_2095;

assign empty_1650_fu_574_p2 = (trotters + 64'd1024);

assign empty_1651_fu_580_p2 = (trotters + 64'd1536);

assign empty_fu_568_p2 = (trotters + 64'd512);

assign grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_start = grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_234_1_fu_491_ap_start_reg;

assign grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_start = grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_550_ap_start_reg;

assign grp_TrotterUnitFinal_fu_525_ap_start = grp_TrotterUnitFinal_fu_525_ap_start_reg;

assign grp_TrotterUnit_fu_500_ap_start = grp_TrotterUnit_fu_500_ap_start_reg;

assign icmp_ln205_fu_597_p2 = ((stage_fu_192 == 13'd4099) ? 1'b1 : 1'b0);

assign icmp_ln251_fu_1615_p2 = ((packOfst_1_reg_480 == 4'd8) ? 1'b1 : 1'b0);

assign lshr_ln225_1_fu_1345_p2 = gmem2_addr_1_read_reg_2000 >> zext_ln225_3_fu_1341_p1;

assign lshr_ln225_2_fu_1411_p2 = gmem2_addr_2_read_reg_2035 >> zext_ln225_5_fu_1407_p1;

assign lshr_ln225_3_fu_1491_p2 = gmem2_addr_3_read_reg_2060 >> zext_ln225_7_fu_1487_p1;

assign lshr_ln225_fu_1269_p2 = gmem2_addr_read_reg_1975 >> zext_ln225_1_fu_1265_p1;

assign lshr_ln226_1_fu_1371_p2 = gmem3_addr_1_read_reg_2005 >> zext_ln226_2_fu_1367_p1;

assign lshr_ln226_2_fu_1437_p2 = gmem3_addr_2_read_reg_2040 >> zext_ln226_4_fu_1433_p1;

assign lshr_ln226_3_fu_1511_p2 = gmem3_addr_3_read_reg_2070 >> zext_ln226_6_fu_1507_p1;

assign lshr_ln226_fu_1295_p2 = gmem3_addr_read_reg_1980 >> zext_ln226_fu_1291_p1;

assign or_ln226_1_fu_929_p4 = {{{{2'd2}, {Ofst_2_fu_883_p2}}}, {2'd0}};

assign or_ln226_2_fu_1004_p4 = {{{{1'd1}, {Ofst_3_fu_958_p2}}}, {2'd0}};

assign or_ln_fu_783_p4 = {{{{1'd1}, {Ofst_1_fu_737_p2}}}, {2'd0}};

assign p_Result_2_fu_1234_p3 = gmem0_RDATA[zext_ln216_reg_1965];

assign p_Result_3_fu_1313_p3 = gmem0_RDATA[zext_ln216_1_fu_1309_p1];

assign p_Result_4_fu_1380_p3 = gmem0_RDATA[zext_ln216_1_reg_2015];

assign p_Result_5_fu_1472_p3 = gmem0_RDATA[zext_ln216_2_fu_1468_p1];

assign p_Result_6_fu_1520_p3 = gmem0_RDATA[zext_ln216_2_reg_2085];

assign p_Result_7_fu_1536_p3 = gmem0_RDATA[zext_ln216_3_fu_1532_p1];

assign p_Result_8_fu_1579_p3 = gmem0_RDATA[zext_ln216_3_reg_2115];

assign p_Result_s_fu_1226_p3 = gmem0_RDATA[zext_ln216_fu_1222_p1];

assign packOfst_fu_1621_p2 = (packOfst_1_reg_480 + 4'd1);

assign sext_ln225_1_fu_863_p1 = $signed(trunc_ln225_8_reg_1797);

assign sext_ln225_2_fu_1047_p1 = $signed(trunc_ln225_s_reg_1846);

assign sext_ln225_3_fu_1118_p1 = $signed(trunc_ln225_11_reg_1867);

assign sext_ln225_fu_717_p1 = $signed(trunc_ln225_6_reg_1758);

assign sext_ln226_1_fu_873_p1 = $signed(trunc_ln4_reg_1802);

assign sext_ln226_2_fu_1057_p1 = $signed(trunc_ln226_6_reg_1851);

assign sext_ln226_3_fu_1128_p1 = $signed(trunc_ln226_8_reg_1872);

assign sext_ln226_4_fu_1014_p1 = $signed(or_ln226_2_fu_1004_p4);

assign sext_ln226_fu_727_p1 = $signed(trunc_ln226_4_reg_1763);

assign sext_ln819_1_fu_812_p1 = $signed(trunc_ln819_1_reg_1753);

assign sext_ln819_2_fu_1037_p1 = $signed(trunc_ln819_2_reg_1813);

assign sext_ln819_3_fu_1067_p1 = $signed(trunc_ln819_3_reg_1818);

assign sext_ln819_4_fu_1138_p1 = $signed(trunc_ln819_4_reg_1901);

assign sext_ln819_5_fu_1148_p1 = $signed(trunc_ln819_5_reg_1906);

assign sext_ln819_6_fu_1199_p1 = $signed(trunc_ln819_6_reg_1935);

assign sext_ln819_7_fu_1209_p1 = $signed(trunc_ln819_7_reg_1940);

assign sext_ln819_fu_707_p1 = $signed(trunc_ln2_reg_1748);

assign shl_ln1_fu_623_p3 = {{trunc_ln_fu_613_p4}, {6'd0}};

assign shl_ln225_1_fu_1257_p3 = {{add_ln225_4_fu_1252_p2}, {3'd0}};

assign shl_ln225_2_fu_752_p3 = {{Ofst_1_fu_737_p2}, {2'd0}};

assign shl_ln225_3_fu_1333_p3 = {{add_ln225_5_fu_1328_p2}, {3'd0}};

assign shl_ln225_4_fu_898_p3 = {{Ofst_2_fu_883_p2}, {2'd0}};

assign shl_ln225_5_fu_1399_p3 = {{add_ln225_6_fu_1394_p2}, {3'd0}};

assign shl_ln225_6_fu_973_p3 = {{Ofst_3_fu_958_p2}, {2'd0}};

assign shl_ln225_7_fu_1480_p3 = {{add_ln225_7_reg_2065}, {3'd0}};

assign shl_ln226_1_fu_1359_p3 = {{add_ln226_3_fu_1354_p2}, {3'd0}};

assign shl_ln226_2_fu_1425_p3 = {{add_ln226_5_fu_1420_p2}, {3'd0}};

assign shl_ln226_3_fu_1500_p3 = {{add_ln226_7_reg_2075}, {3'd0}};

assign shl_ln2_fu_665_p3 = {{Ofst_fu_609_p1}, {2'd0}};

assign shl_ln3_fu_1283_p3 = {{add_ln226_1_fu_1278_p2}, {3'd0}};

assign shl_ln819_1_fu_822_p3 = {{trunc_ln215_1_reg_1786}, {6'd0}};

assign shl_ln819_2_fu_1077_p3 = {{trunc_ln215_2_reg_1835}, {6'd0}};

assign shl_ln819_3_fu_1158_p3 = {{trunc_ln215_3_reg_1856}, {6'd0}};

assign shl_ln_fu_1544_p3 = {{stage_fu_192}, {14'd0}};

assign spinOfst_2_fu_1463_p2 = ($signed(spinOfst_4_reg_1957) + $signed(9'd510));

assign spinOfst_3_fu_1527_p2 = ($signed(spinOfst_4_reg_1957) + $signed(9'd509));

assign spinOfst_4_fu_1219_p1 = stage_fu_192[8:0];

assign spinOfst_fu_1304_p2 = ($signed(spinOfst_4_reg_1957) + $signed(9'd511));

assign tmp_fu_1592_p3 = stage_fu_192[32'd12];

assign trunc_ln225_10_fu_1446_p3 = {{trunc_ln225_13_reg_1862}, {2'd0}};

assign trunc_ln225_12_fu_1416_p1 = lshr_ln225_2_fu_1411_p2[31:0];

assign trunc_ln225_13_fu_985_p1 = Ofst_3_fu_958_p2[3:0];

assign trunc_ln225_14_fu_1496_p1 = lshr_ln225_3_fu_1491_p2[31:0];

assign trunc_ln225_1_fu_1241_p1 = stage_fu_192[3:0];

assign trunc_ln225_2_fu_1274_p1 = lshr_ln225_fu_1269_p2[31:0];

assign trunc_ln225_3_fu_764_p1 = Ofst_1_fu_737_p2[3:0];

assign trunc_ln225_4_fu_1244_p3 = {{trunc_ln225_1_fu_1241_p1}, {2'd0}};

assign trunc_ln225_5_fu_1350_p1 = lshr_ln225_1_fu_1345_p2[31:0];

assign trunc_ln225_7_fu_910_p1 = Ofst_2_fu_883_p2[3:0];

assign trunc_ln225_9_fu_1387_p3 = {{trunc_ln225_7_reg_1841}, {2'd0}};

assign trunc_ln225_fu_586_p1 = h[5:0];

assign trunc_ln226_1_fu_1300_p1 = lshr_ln226_fu_1295_p2[31:0];

assign trunc_ln226_2_fu_1376_p1 = lshr_ln226_1_fu_1371_p2[31:0];

assign trunc_ln226_3_fu_1442_p1 = lshr_ln226_2_fu_1437_p2[31:0];

assign trunc_ln226_5_fu_1516_p1 = lshr_ln226_3_fu_1511_p2[31:0];

assign trunc_ln226_fu_590_p1 = logRand[5:0];

assign trunc_ln251_fu_1610_p1 = packOfst_1_reg_480[2:0];

assign trunc_ln3_fu_1321_p3 = {{trunc_ln225_3_reg_1792}, {2'd0}};

assign trunc_ln_fu_613_p4 = {{stage_fu_192[11:9]}};

assign zext_ln214_fu_1551_p1 = shl_ln_fu_1544_p3;

assign zext_ln216_1_fu_1309_p1 = spinOfst_fu_1304_p2;

assign zext_ln216_2_fu_1468_p1 = spinOfst_2_fu_1463_p2;

assign zext_ln216_3_fu_1532_p1 = spinOfst_3_fu_1527_p2;

assign zext_ln216_fu_1222_p1 = spinOfst_4_fu_1219_p1;

assign zext_ln225_1_fu_1265_p1 = shl_ln225_1_fu_1257_p3;

assign zext_ln225_2_fu_760_p1 = shl_ln225_2_fu_752_p3;

assign zext_ln225_3_fu_1341_p1 = shl_ln225_3_fu_1333_p3;

assign zext_ln225_4_fu_906_p1 = shl_ln225_4_fu_898_p3;

assign zext_ln225_5_fu_1407_p1 = shl_ln225_5_fu_1399_p3;

assign zext_ln225_6_fu_981_p1 = shl_ln225_6_fu_973_p3;

assign zext_ln225_7_fu_1487_p1 = shl_ln225_7_fu_1480_p3;

assign zext_ln225_fu_673_p1 = shl_ln2_fu_665_p3;

assign zext_ln226_1_fu_793_p1 = or_ln_fu_783_p4;

assign zext_ln226_2_fu_1367_p1 = shl_ln226_1_fu_1359_p3;

assign zext_ln226_3_fu_939_p1 = or_ln226_1_fu_929_p4;

assign zext_ln226_4_fu_1433_p1 = shl_ln226_2_fu_1425_p3;

assign zext_ln226_5_fu_1018_p1 = $unsigned(sext_ln226_4_fu_1014_p1);

assign zext_ln226_6_fu_1507_p1 = shl_ln226_3_fu_1500_p3;

assign zext_ln226_fu_1291_p1 = shl_ln3_fu_1283_p3;

assign zext_ln819_1_fu_829_p1 = shl_ln819_1_fu_822_p3;

assign zext_ln819_2_fu_1084_p1 = shl_ln819_2_fu_1077_p3;

assign zext_ln819_3_fu_1165_p1 = shl_ln819_3_fu_1158_p3;

assign zext_ln819_fu_631_p1 = shl_ln1_fu_623_p3;

always @ (posedge ap_clk) begin
    zext_ln216_reg_1965[31:9] <= 23'b00000000000000000000000;
    zext_ln216_1_reg_2015[31:9] <= 23'b00000000000000000000000;
    zext_ln216_2_reg_2085[31:9] <= 23'b00000000000000000000000;
    zext_ln216_3_reg_2115[31:9] <= 23'b00000000000000000000000;
end

endmodule //QuantumMonteCarloU50
