<stg><name>convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_VITIS_LOOP_46_3</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %bitcast_ln53_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln53

]]></Node>
<StgValue><ssdm name="bitcast_ln53_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %or_ln49_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln49

]]></Node>
<StgValue><ssdm name="or_ln49_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %j_1 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln46 = icmp_eq  i5 %j_1, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln46 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln46 = br i1 %icmp_ln46, void, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
:0 %trunc_ln46_cast = zext i5 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln46_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %line_buffer_1_addr = getelementptr i64 %line_buffer_1, i64 0, i64 %trunc_ln46_cast

]]></Node>
<StgValue><ssdm name="line_buffer_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
:3 %line_buffer_1_load = load i5 %line_buffer_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %line_buffer_2_addr = getelementptr i64 %line_buffer_2, i64 0, i64 %trunc_ln46_cast

]]></Node>
<StgValue><ssdm name="line_buffer_2_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
:7 %line_buffer_2_load = load i5 %line_buffer_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9 %icmp_ln49 = icmp_eq  i5 %j_1, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10 %icmp_ln49_1 = icmp_eq  i5 %j_1, i5 29

]]></Node>
<StgValue><ssdm name="icmp_ln49_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11 %or_ln49_2 = or i1 %icmp_ln49, i1 %icmp_ln49_1

]]></Node>
<StgValue><ssdm name="or_ln49_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln49_1 = or i1 %or_ln49_2, i1 %or_ln49_read

]]></Node>
<StgValue><ssdm name="or_ln49_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %select_ln49 = select i1 %or_ln49_1, i64 0, i64 %bitcast_ln53_read

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
:14 %store_ln50 = store i64 %select_ln49, i5 %line_buffer_2_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
:15 %store_ln46 = store i5 %add_ln46, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
:3 %line_buffer_1_load = load i5 %line_buffer_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %line_buffer_0_addr = getelementptr i64 %line_buffer_0, i64 0, i64 %trunc_ln46_cast

]]></Node>
<StgValue><ssdm name="line_buffer_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:5 %store_ln47 = store i64 %line_buffer_1_load, i5 %line_buffer_0_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
:7 %line_buffer_2_load = load i5 %line_buffer_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_2_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
:8 %store_ln48 = store i64 %line_buffer_2_load, i5 %line_buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:16 %br_ln46 = br void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="or_ln49" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_ln49"/></StgValue>
</port>
<port id="46" name="bitcast_ln53" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bitcast_ln53"/></StgValue>
</port>
<port id="47" name="line_buffer_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buffer_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="line_buffer_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buffer_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="line_buffer_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buffer_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="51" from="StgValue_50" to="j" fromId="50" toId="5">
</dataflow>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.double" to="bitcast_ln53_read" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="bitcast_ln53" to="bitcast_ln53_read" fromId="46" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i1" to="or_ln49_read" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="or_ln49" to="or_ln49_read" fromId="45" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_58" to="store_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="j" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="61" from="j" to="j_1" fromId="5" toId="10">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="71" from="p_str" to="specpipeline_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="j_1" to="icmp_ln46" fromId="10" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln46" fromId="73" toId="12">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="75" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_77" to="empty" fromId="77" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_77" to="empty" fromId="77" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_77" to="empty" fromId="77" toId="13">
</dataflow>
<dataflow id="81" from="j_1" to="add_ln46" fromId="10" toId="14">
</dataflow>
<dataflow id="83" from="StgValue_82" to="add_ln46" fromId="82" toId="14">
</dataflow>
<dataflow id="84" from="icmp_ln46" to="br_ln46" fromId="12" toId="15">
</dataflow>
<dataflow id="85" from="j_1" to="trunc_ln46_cast" fromId="10" toId="16">
</dataflow>
<dataflow id="86" from="line_buffer_1" to="line_buffer_1_addr" fromId="47" toId="17">
</dataflow>
<dataflow id="88" from="StgValue_87" to="line_buffer_1_addr" fromId="87" toId="17">
</dataflow>
<dataflow id="89" from="trunc_ln46_cast" to="line_buffer_1_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="90" from="line_buffer_1_addr" to="line_buffer_1_load" fromId="17" toId="18">
</dataflow>
<dataflow id="91" from="line_buffer_2" to="line_buffer_2_addr" fromId="49" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_87" to="line_buffer_2_addr" fromId="87" toId="19">
</dataflow>
<dataflow id="93" from="trunc_ln46_cast" to="line_buffer_2_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="94" from="line_buffer_2_addr" to="line_buffer_2_load" fromId="19" toId="20">
</dataflow>
<dataflow id="95" from="j_1" to="icmp_ln49" fromId="10" toId="21">
</dataflow>
<dataflow id="96" from="StgValue_58" to="icmp_ln49" fromId="58" toId="21">
</dataflow>
<dataflow id="97" from="j_1" to="icmp_ln49_1" fromId="10" toId="22">
</dataflow>
<dataflow id="99" from="StgValue_98" to="icmp_ln49_1" fromId="98" toId="22">
</dataflow>
<dataflow id="100" from="icmp_ln49" to="or_ln49_2" fromId="21" toId="23">
</dataflow>
<dataflow id="101" from="icmp_ln49_1" to="or_ln49_2" fromId="22" toId="23">
</dataflow>
<dataflow id="102" from="or_ln49_2" to="or_ln49_1" fromId="23" toId="24">
</dataflow>
<dataflow id="103" from="or_ln49_read" to="or_ln49_1" fromId="7" toId="24">
</dataflow>
<dataflow id="104" from="or_ln49_1" to="select_ln49" fromId="24" toId="25">
</dataflow>
<dataflow id="106" from="StgValue_105" to="select_ln49" fromId="105" toId="25">
</dataflow>
<dataflow id="107" from="bitcast_ln53_read" to="select_ln49" fromId="6" toId="25">
</dataflow>
<dataflow id="108" from="select_ln49" to="store_ln50" fromId="25" toId="26">
</dataflow>
<dataflow id="109" from="line_buffer_2_addr" to="store_ln50" fromId="19" toId="26">
</dataflow>
<dataflow id="110" from="add_ln46" to="store_ln46" fromId="14" toId="27">
</dataflow>
<dataflow id="111" from="j" to="store_ln46" fromId="5" toId="27">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopName" to="specloopname_ln47" fromId="112" toId="28">
</dataflow>
<dataflow id="115" from="empty_1" to="specloopname_ln47" fromId="114" toId="28">
</dataflow>
<dataflow id="116" from="line_buffer_1_addr" to="line_buffer_1_load" fromId="17" toId="29">
</dataflow>
<dataflow id="117" from="line_buffer_0" to="line_buffer_0_addr" fromId="48" toId="30">
</dataflow>
<dataflow id="118" from="StgValue_87" to="line_buffer_0_addr" fromId="87" toId="30">
</dataflow>
<dataflow id="119" from="trunc_ln46_cast" to="line_buffer_0_addr" fromId="16" toId="30">
</dataflow>
<dataflow id="120" from="line_buffer_1_load" to="store_ln47" fromId="29" toId="31">
</dataflow>
<dataflow id="121" from="line_buffer_0_addr" to="store_ln47" fromId="30" toId="31">
</dataflow>
<dataflow id="122" from="line_buffer_2_addr" to="line_buffer_2_load" fromId="19" toId="32">
</dataflow>
<dataflow id="123" from="line_buffer_2_load" to="store_ln48" fromId="32" toId="33">
</dataflow>
<dataflow id="124" from="line_buffer_1_addr" to="store_ln48" fromId="17" toId="33">
</dataflow>
<dataflow id="125" from="icmp_ln46" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
