

================================================================
== Vivado HLS Report for 'resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_s'
================================================================
* Date:           Sun May 25 15:18:34 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098| 20.490 us | 20.490 us |  4098|  4098|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ImageHeight  |     4096|     4096|       129|        128|          1|    32|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 128, depth = 129


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 131
* Pipeline : 1
  Pipeline-0 : II = 128, D = 129, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 131 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 2 
131 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %resized_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %resized_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %resized_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %resized_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %image_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %image_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %image_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %image_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%h_0 = phi i6 [ 0, %0 ], [ %h, %ImageHeight ]"   --->   Operation 141 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.42ns)   --->   "%icmp_ln16 = icmp eq i6 %h_0, -32" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 142 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 143 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.82ns)   --->   "%h = add i6 %h_0, 1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 144 'add' 'h' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %ImageHeight" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 146 [1/1] (2.18ns)   --->   "%empty_70 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 146 'read' 'empty_70' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i4, i4, i4, i4 } %empty_70, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 147 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i4, i4, i4, i4 } %empty_70, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 148 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i4, i4, i4, i4 } %empty_70, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 149 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i4, i4, i4, i4 } %empty_70, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 150 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 151 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 152 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 152 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 153 [1/1] (2.18ns)   --->   "%empty_71 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 153 'read' 'empty_71' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1 = extractvalue { i4, i4, i4, i4 } %empty_71, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 154 'extractvalue' 'tmp_data_0_V_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_data_1_V_1 = extractvalue { i4, i4, i4, i4 } %empty_71, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 155 'extractvalue' 'tmp_data_1_V_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_data_2_V_1 = extractvalue { i4, i4, i4, i4 } %empty_71, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 156 'extractvalue' 'tmp_data_2_V_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_data_3_V_1 = extractvalue { i4, i4, i4, i4 } %empty_71, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 157 'extractvalue' 'tmp_data_3_V_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_1, i4 %tmp_data_1_V_1, i4 %tmp_data_2_V_1, i4 %tmp_data_3_V_1)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 158 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 159 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_1, i4 %tmp_data_1_V_1, i4 %tmp_data_2_V_1, i4 %tmp_data_3_V_1)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 159 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 160 [1/1] (2.18ns)   --->   "%empty_72 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 160 'read' 'empty_72' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_data_0_V_2 = extractvalue { i4, i4, i4, i4 } %empty_72, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 161 'extractvalue' 'tmp_data_0_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_data_1_V_2 = extractvalue { i4, i4, i4, i4 } %empty_72, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 162 'extractvalue' 'tmp_data_1_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_data_2_V_2 = extractvalue { i4, i4, i4, i4 } %empty_72, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 163 'extractvalue' 'tmp_data_2_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_data_3_V_2 = extractvalue { i4, i4, i4, i4 } %empty_72, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 164 'extractvalue' 'tmp_data_3_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_2, i4 %tmp_data_1_V_2, i4 %tmp_data_2_V_2, i4 %tmp_data_3_V_2)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 165 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 166 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_2, i4 %tmp_data_1_V_2, i4 %tmp_data_2_V_2, i4 %tmp_data_3_V_2)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 166 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 167 [1/1] (2.18ns)   --->   "%empty_73 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 167 'read' 'empty_73' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_data_0_V_3 = extractvalue { i4, i4, i4, i4 } %empty_73, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 168 'extractvalue' 'tmp_data_0_V_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_data_1_V_3 = extractvalue { i4, i4, i4, i4 } %empty_73, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 169 'extractvalue' 'tmp_data_1_V_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_data_2_V_3 = extractvalue { i4, i4, i4, i4 } %empty_73, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 170 'extractvalue' 'tmp_data_2_V_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_data_3_V_3 = extractvalue { i4, i4, i4, i4 } %empty_73, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 171 'extractvalue' 'tmp_data_3_V_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_3, i4 %tmp_data_1_V_3, i4 %tmp_data_2_V_3, i4 %tmp_data_3_V_3)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 172 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 173 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_3, i4 %tmp_data_1_V_3, i4 %tmp_data_2_V_3, i4 %tmp_data_3_V_3)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 173 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 174 [1/1] (2.18ns)   --->   "%empty_74 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 174 'read' 'empty_74' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_data_0_V_4 = extractvalue { i4, i4, i4, i4 } %empty_74, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 175 'extractvalue' 'tmp_data_0_V_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_data_1_V_4 = extractvalue { i4, i4, i4, i4 } %empty_74, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 176 'extractvalue' 'tmp_data_1_V_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_data_2_V_4 = extractvalue { i4, i4, i4, i4 } %empty_74, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 177 'extractvalue' 'tmp_data_2_V_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_data_3_V_4 = extractvalue { i4, i4, i4, i4 } %empty_74, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 178 'extractvalue' 'tmp_data_3_V_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_4, i4 %tmp_data_1_V_4, i4 %tmp_data_2_V_4, i4 %tmp_data_3_V_4)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 179 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 180 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_4, i4 %tmp_data_1_V_4, i4 %tmp_data_2_V_4, i4 %tmp_data_3_V_4)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 180 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 181 [1/1] (2.18ns)   --->   "%empty_75 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 181 'read' 'empty_75' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_data_0_V_5 = extractvalue { i4, i4, i4, i4 } %empty_75, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 182 'extractvalue' 'tmp_data_0_V_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_data_1_V_5 = extractvalue { i4, i4, i4, i4 } %empty_75, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 183 'extractvalue' 'tmp_data_1_V_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_data_2_V_5 = extractvalue { i4, i4, i4, i4 } %empty_75, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 184 'extractvalue' 'tmp_data_2_V_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_data_3_V_5 = extractvalue { i4, i4, i4, i4 } %empty_75, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 185 'extractvalue' 'tmp_data_3_V_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_5, i4 %tmp_data_1_V_5, i4 %tmp_data_2_V_5, i4 %tmp_data_3_V_5)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 186 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 187 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_5, i4 %tmp_data_1_V_5, i4 %tmp_data_2_V_5, i4 %tmp_data_3_V_5)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 187 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 4.37>
ST_15 : Operation 188 [1/1] (2.18ns)   --->   "%empty_76 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 188 'read' 'empty_76' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_data_0_V_6 = extractvalue { i4, i4, i4, i4 } %empty_76, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 189 'extractvalue' 'tmp_data_0_V_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_data_1_V_6 = extractvalue { i4, i4, i4, i4 } %empty_76, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 190 'extractvalue' 'tmp_data_1_V_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_data_2_V_6 = extractvalue { i4, i4, i4, i4 } %empty_76, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 191 'extractvalue' 'tmp_data_2_V_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_data_3_V_6 = extractvalue { i4, i4, i4, i4 } %empty_76, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 192 'extractvalue' 'tmp_data_3_V_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_6, i4 %tmp_data_1_V_6, i4 %tmp_data_2_V_6, i4 %tmp_data_3_V_6)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 193 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 194 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_6, i4 %tmp_data_1_V_6, i4 %tmp_data_2_V_6, i4 %tmp_data_3_V_6)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 194 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 4.37>
ST_17 : Operation 195 [1/1] (2.18ns)   --->   "%empty_77 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 195 'read' 'empty_77' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_data_0_V_7 = extractvalue { i4, i4, i4, i4 } %empty_77, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 196 'extractvalue' 'tmp_data_0_V_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_data_1_V_7 = extractvalue { i4, i4, i4, i4 } %empty_77, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 197 'extractvalue' 'tmp_data_1_V_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_data_2_V_7 = extractvalue { i4, i4, i4, i4 } %empty_77, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 198 'extractvalue' 'tmp_data_2_V_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_data_3_V_7 = extractvalue { i4, i4, i4, i4 } %empty_77, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 199 'extractvalue' 'tmp_data_3_V_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_7, i4 %tmp_data_1_V_7, i4 %tmp_data_2_V_7, i4 %tmp_data_3_V_7)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 200 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 201 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_7, i4 %tmp_data_1_V_7, i4 %tmp_data_2_V_7, i4 %tmp_data_3_V_7)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 201 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 19 <SV = 18> <Delay = 4.37>
ST_19 : Operation 202 [1/1] (2.18ns)   --->   "%empty_78 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 202 'read' 'empty_78' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_data_0_V_8 = extractvalue { i4, i4, i4, i4 } %empty_78, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 203 'extractvalue' 'tmp_data_0_V_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_data_1_V_8 = extractvalue { i4, i4, i4, i4 } %empty_78, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 204 'extractvalue' 'tmp_data_1_V_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_data_2_V_8 = extractvalue { i4, i4, i4, i4 } %empty_78, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 205 'extractvalue' 'tmp_data_2_V_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_data_3_V_8 = extractvalue { i4, i4, i4, i4 } %empty_78, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 206 'extractvalue' 'tmp_data_3_V_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_8, i4 %tmp_data_1_V_8, i4 %tmp_data_2_V_8, i4 %tmp_data_3_V_8)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 207 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 208 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_8, i4 %tmp_data_1_V_8, i4 %tmp_data_2_V_8, i4 %tmp_data_3_V_8)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 208 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 21 <SV = 20> <Delay = 4.37>
ST_21 : Operation 209 [1/1] (2.18ns)   --->   "%empty_79 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 209 'read' 'empty_79' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_data_0_V_9 = extractvalue { i4, i4, i4, i4 } %empty_79, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 210 'extractvalue' 'tmp_data_0_V_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_data_1_V_9 = extractvalue { i4, i4, i4, i4 } %empty_79, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 211 'extractvalue' 'tmp_data_1_V_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_data_2_V_9 = extractvalue { i4, i4, i4, i4 } %empty_79, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 212 'extractvalue' 'tmp_data_2_V_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_data_3_V_9 = extractvalue { i4, i4, i4, i4 } %empty_79, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 213 'extractvalue' 'tmp_data_3_V_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_9, i4 %tmp_data_1_V_9, i4 %tmp_data_2_V_9, i4 %tmp_data_3_V_9)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 214 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 22 <SV = 21> <Delay = 2.18>
ST_22 : Operation 215 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_9, i4 %tmp_data_1_V_9, i4 %tmp_data_2_V_9, i4 %tmp_data_3_V_9)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 215 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 23 <SV = 22> <Delay = 4.37>
ST_23 : Operation 216 [1/1] (2.18ns)   --->   "%empty_80 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 216 'read' 'empty_80' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_data_0_V_10 = extractvalue { i4, i4, i4, i4 } %empty_80, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 217 'extractvalue' 'tmp_data_0_V_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_data_1_V_10 = extractvalue { i4, i4, i4, i4 } %empty_80, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 218 'extractvalue' 'tmp_data_1_V_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_data_2_V_10 = extractvalue { i4, i4, i4, i4 } %empty_80, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 219 'extractvalue' 'tmp_data_2_V_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_data_3_V_10 = extractvalue { i4, i4, i4, i4 } %empty_80, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 220 'extractvalue' 'tmp_data_3_V_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_10, i4 %tmp_data_1_V_10, i4 %tmp_data_2_V_10, i4 %tmp_data_3_V_10)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 221 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 24 <SV = 23> <Delay = 2.18>
ST_24 : Operation 222 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_10, i4 %tmp_data_1_V_10, i4 %tmp_data_2_V_10, i4 %tmp_data_3_V_10)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 222 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 25 <SV = 24> <Delay = 4.37>
ST_25 : Operation 223 [1/1] (2.18ns)   --->   "%empty_81 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 223 'read' 'empty_81' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_data_0_V_11 = extractvalue { i4, i4, i4, i4 } %empty_81, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 224 'extractvalue' 'tmp_data_0_V_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_data_1_V_11 = extractvalue { i4, i4, i4, i4 } %empty_81, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 225 'extractvalue' 'tmp_data_1_V_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_data_2_V_11 = extractvalue { i4, i4, i4, i4 } %empty_81, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 226 'extractvalue' 'tmp_data_2_V_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_data_3_V_11 = extractvalue { i4, i4, i4, i4 } %empty_81, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 227 'extractvalue' 'tmp_data_3_V_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_11, i4 %tmp_data_1_V_11, i4 %tmp_data_2_V_11, i4 %tmp_data_3_V_11)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 228 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 229 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_11, i4 %tmp_data_1_V_11, i4 %tmp_data_2_V_11, i4 %tmp_data_3_V_11)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 229 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 27 <SV = 26> <Delay = 4.37>
ST_27 : Operation 230 [1/1] (2.18ns)   --->   "%empty_82 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 230 'read' 'empty_82' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_data_0_V_12 = extractvalue { i4, i4, i4, i4 } %empty_82, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 231 'extractvalue' 'tmp_data_0_V_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_data_1_V_12 = extractvalue { i4, i4, i4, i4 } %empty_82, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 232 'extractvalue' 'tmp_data_1_V_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_data_2_V_12 = extractvalue { i4, i4, i4, i4 } %empty_82, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 233 'extractvalue' 'tmp_data_2_V_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_27 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_data_3_V_12 = extractvalue { i4, i4, i4, i4 } %empty_82, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 234 'extractvalue' 'tmp_data_3_V_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_27 : Operation 235 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_12, i4 %tmp_data_1_V_12, i4 %tmp_data_2_V_12, i4 %tmp_data_3_V_12)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 235 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 236 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_12, i4 %tmp_data_1_V_12, i4 %tmp_data_2_V_12, i4 %tmp_data_3_V_12)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 236 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 29 <SV = 28> <Delay = 4.37>
ST_29 : Operation 237 [1/1] (2.18ns)   --->   "%empty_83 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 237 'read' 'empty_83' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_29 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_data_0_V_13 = extractvalue { i4, i4, i4, i4 } %empty_83, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 238 'extractvalue' 'tmp_data_0_V_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_data_1_V_13 = extractvalue { i4, i4, i4, i4 } %empty_83, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 239 'extractvalue' 'tmp_data_1_V_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_data_2_V_13 = extractvalue { i4, i4, i4, i4 } %empty_83, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 240 'extractvalue' 'tmp_data_2_V_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_data_3_V_13 = extractvalue { i4, i4, i4, i4 } %empty_83, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 241 'extractvalue' 'tmp_data_3_V_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_29 : Operation 242 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_13, i4 %tmp_data_1_V_13, i4 %tmp_data_2_V_13, i4 %tmp_data_3_V_13)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 242 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 30 <SV = 29> <Delay = 2.18>
ST_30 : Operation 243 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_13, i4 %tmp_data_1_V_13, i4 %tmp_data_2_V_13, i4 %tmp_data_3_V_13)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 243 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 31 <SV = 30> <Delay = 4.37>
ST_31 : Operation 244 [1/1] (2.18ns)   --->   "%empty_84 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 244 'read' 'empty_84' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_data_0_V_14 = extractvalue { i4, i4, i4, i4 } %empty_84, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 245 'extractvalue' 'tmp_data_0_V_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_31 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_data_1_V_14 = extractvalue { i4, i4, i4, i4 } %empty_84, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 246 'extractvalue' 'tmp_data_1_V_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_data_2_V_14 = extractvalue { i4, i4, i4, i4 } %empty_84, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 247 'extractvalue' 'tmp_data_2_V_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_31 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_data_3_V_14 = extractvalue { i4, i4, i4, i4 } %empty_84, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 248 'extractvalue' 'tmp_data_3_V_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_31 : Operation 249 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_14, i4 %tmp_data_1_V_14, i4 %tmp_data_2_V_14, i4 %tmp_data_3_V_14)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 249 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 32 <SV = 31> <Delay = 2.18>
ST_32 : Operation 250 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_14, i4 %tmp_data_1_V_14, i4 %tmp_data_2_V_14, i4 %tmp_data_3_V_14)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 250 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 33 <SV = 32> <Delay = 4.37>
ST_33 : Operation 251 [1/1] (2.18ns)   --->   "%empty_85 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 251 'read' 'empty_85' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_33 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_data_0_V_15 = extractvalue { i4, i4, i4, i4 } %empty_85, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 252 'extractvalue' 'tmp_data_0_V_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_33 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_data_1_V_15 = extractvalue { i4, i4, i4, i4 } %empty_85, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 253 'extractvalue' 'tmp_data_1_V_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_33 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_data_2_V_15 = extractvalue { i4, i4, i4, i4 } %empty_85, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 254 'extractvalue' 'tmp_data_2_V_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_33 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_data_3_V_15 = extractvalue { i4, i4, i4, i4 } %empty_85, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 255 'extractvalue' 'tmp_data_3_V_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_33 : Operation 256 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_15, i4 %tmp_data_1_V_15, i4 %tmp_data_2_V_15, i4 %tmp_data_3_V_15)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 256 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 34 <SV = 33> <Delay = 2.18>
ST_34 : Operation 257 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_15, i4 %tmp_data_1_V_15, i4 %tmp_data_2_V_15, i4 %tmp_data_3_V_15)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 257 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 35 <SV = 34> <Delay = 4.37>
ST_35 : Operation 258 [1/1] (2.18ns)   --->   "%empty_86 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 258 'read' 'empty_86' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_35 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_data_0_V_16 = extractvalue { i4, i4, i4, i4 } %empty_86, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 259 'extractvalue' 'tmp_data_0_V_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_35 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_data_1_V_16 = extractvalue { i4, i4, i4, i4 } %empty_86, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 260 'extractvalue' 'tmp_data_1_V_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_35 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_data_2_V_16 = extractvalue { i4, i4, i4, i4 } %empty_86, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 261 'extractvalue' 'tmp_data_2_V_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_35 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_data_3_V_16 = extractvalue { i4, i4, i4, i4 } %empty_86, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 262 'extractvalue' 'tmp_data_3_V_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_35 : Operation 263 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_16, i4 %tmp_data_1_V_16, i4 %tmp_data_2_V_16, i4 %tmp_data_3_V_16)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 263 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 36 <SV = 35> <Delay = 2.18>
ST_36 : Operation 264 [1/1] (2.18ns)   --->   "%empty_87 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 264 'read' 'empty_87' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_36 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_data_0_V_17 = extractvalue { i4, i4, i4, i4 } %empty_87, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 265 'extractvalue' 'tmp_data_0_V_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_data_1_V_17 = extractvalue { i4, i4, i4, i4 } %empty_87, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 266 'extractvalue' 'tmp_data_1_V_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_36 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_data_2_V_17 = extractvalue { i4, i4, i4, i4 } %empty_87, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 267 'extractvalue' 'tmp_data_2_V_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_36 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_data_3_V_17 = extractvalue { i4, i4, i4, i4 } %empty_87, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 268 'extractvalue' 'tmp_data_3_V_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_36 : Operation 269 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_16, i4 %tmp_data_1_V_16, i4 %tmp_data_2_V_16, i4 %tmp_data_3_V_16)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 269 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 37 <SV = 36> <Delay = 2.18>
ST_37 : Operation 270 [1/1] (2.18ns)   --->   "%empty_88 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 270 'read' 'empty_88' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_37 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_data_0_V_18 = extractvalue { i4, i4, i4, i4 } %empty_88, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 271 'extractvalue' 'tmp_data_0_V_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_37 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_data_1_V_18 = extractvalue { i4, i4, i4, i4 } %empty_88, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 272 'extractvalue' 'tmp_data_1_V_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_37 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_data_2_V_18 = extractvalue { i4, i4, i4, i4 } %empty_88, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 273 'extractvalue' 'tmp_data_2_V_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_37 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_data_3_V_18 = extractvalue { i4, i4, i4, i4 } %empty_88, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 274 'extractvalue' 'tmp_data_3_V_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_37 : Operation 275 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_17, i4 %tmp_data_1_V_17, i4 %tmp_data_2_V_17, i4 %tmp_data_3_V_17)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 275 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 38 <SV = 37> <Delay = 2.18>
ST_38 : Operation 276 [1/1] (2.18ns)   --->   "%empty_89 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 276 'read' 'empty_89' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_38 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_data_0_V_19 = extractvalue { i4, i4, i4, i4 } %empty_89, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 277 'extractvalue' 'tmp_data_0_V_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_38 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_data_1_V_19 = extractvalue { i4, i4, i4, i4 } %empty_89, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 278 'extractvalue' 'tmp_data_1_V_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_38 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_data_2_V_19 = extractvalue { i4, i4, i4, i4 } %empty_89, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 279 'extractvalue' 'tmp_data_2_V_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_38 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_data_3_V_19 = extractvalue { i4, i4, i4, i4 } %empty_89, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 280 'extractvalue' 'tmp_data_3_V_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_38 : Operation 281 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_17, i4 %tmp_data_1_V_17, i4 %tmp_data_2_V_17, i4 %tmp_data_3_V_17)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 281 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 39 <SV = 38> <Delay = 2.18>
ST_39 : Operation 282 [1/1] (2.18ns)   --->   "%empty_90 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 282 'read' 'empty_90' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_39 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_data_0_V_20 = extractvalue { i4, i4, i4, i4 } %empty_90, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 283 'extractvalue' 'tmp_data_0_V_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_39 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_data_1_V_20 = extractvalue { i4, i4, i4, i4 } %empty_90, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 284 'extractvalue' 'tmp_data_1_V_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_data_2_V_20 = extractvalue { i4, i4, i4, i4 } %empty_90, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 285 'extractvalue' 'tmp_data_2_V_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_39 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_data_3_V_20 = extractvalue { i4, i4, i4, i4 } %empty_90, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 286 'extractvalue' 'tmp_data_3_V_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_39 : Operation 287 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_18, i4 %tmp_data_1_V_18, i4 %tmp_data_2_V_18, i4 %tmp_data_3_V_18)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 287 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 40 <SV = 39> <Delay = 2.18>
ST_40 : Operation 288 [1/1] (2.18ns)   --->   "%empty_91 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 288 'read' 'empty_91' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_40 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_data_0_V_21 = extractvalue { i4, i4, i4, i4 } %empty_91, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 289 'extractvalue' 'tmp_data_0_V_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_40 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_data_1_V_21 = extractvalue { i4, i4, i4, i4 } %empty_91, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 290 'extractvalue' 'tmp_data_1_V_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_40 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_data_2_V_21 = extractvalue { i4, i4, i4, i4 } %empty_91, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 291 'extractvalue' 'tmp_data_2_V_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_40 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_data_3_V_21 = extractvalue { i4, i4, i4, i4 } %empty_91, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 292 'extractvalue' 'tmp_data_3_V_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_40 : Operation 293 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_18, i4 %tmp_data_1_V_18, i4 %tmp_data_2_V_18, i4 %tmp_data_3_V_18)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 293 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 41 <SV = 40> <Delay = 2.18>
ST_41 : Operation 294 [1/1] (2.18ns)   --->   "%empty_92 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 294 'read' 'empty_92' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_41 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_data_0_V_22 = extractvalue { i4, i4, i4, i4 } %empty_92, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 295 'extractvalue' 'tmp_data_0_V_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_41 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_data_1_V_22 = extractvalue { i4, i4, i4, i4 } %empty_92, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 296 'extractvalue' 'tmp_data_1_V_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_41 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_data_2_V_22 = extractvalue { i4, i4, i4, i4 } %empty_92, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 297 'extractvalue' 'tmp_data_2_V_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_41 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_data_3_V_22 = extractvalue { i4, i4, i4, i4 } %empty_92, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 298 'extractvalue' 'tmp_data_3_V_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_41 : Operation 299 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_19, i4 %tmp_data_1_V_19, i4 %tmp_data_2_V_19, i4 %tmp_data_3_V_19)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 299 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 42 <SV = 41> <Delay = 2.18>
ST_42 : Operation 300 [1/1] (2.18ns)   --->   "%empty_93 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 300 'read' 'empty_93' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_42 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_data_0_V_23 = extractvalue { i4, i4, i4, i4 } %empty_93, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 301 'extractvalue' 'tmp_data_0_V_23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_42 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_data_1_V_23 = extractvalue { i4, i4, i4, i4 } %empty_93, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 302 'extractvalue' 'tmp_data_1_V_23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_42 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_data_2_V_23 = extractvalue { i4, i4, i4, i4 } %empty_93, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 303 'extractvalue' 'tmp_data_2_V_23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_42 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_data_3_V_23 = extractvalue { i4, i4, i4, i4 } %empty_93, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 304 'extractvalue' 'tmp_data_3_V_23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_42 : Operation 305 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_19, i4 %tmp_data_1_V_19, i4 %tmp_data_2_V_19, i4 %tmp_data_3_V_19)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 305 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 43 <SV = 42> <Delay = 2.18>
ST_43 : Operation 306 [1/1] (2.18ns)   --->   "%empty_94 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 306 'read' 'empty_94' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_43 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_data_0_V_24 = extractvalue { i4, i4, i4, i4 } %empty_94, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 307 'extractvalue' 'tmp_data_0_V_24' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_43 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_data_1_V_24 = extractvalue { i4, i4, i4, i4 } %empty_94, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 308 'extractvalue' 'tmp_data_1_V_24' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_43 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_data_2_V_24 = extractvalue { i4, i4, i4, i4 } %empty_94, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 309 'extractvalue' 'tmp_data_2_V_24' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_43 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_data_3_V_24 = extractvalue { i4, i4, i4, i4 } %empty_94, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 310 'extractvalue' 'tmp_data_3_V_24' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_43 : Operation 311 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_20, i4 %tmp_data_1_V_20, i4 %tmp_data_2_V_20, i4 %tmp_data_3_V_20)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 311 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 44 <SV = 43> <Delay = 2.18>
ST_44 : Operation 312 [1/1] (2.18ns)   --->   "%empty_95 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 312 'read' 'empty_95' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_44 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_data_0_V_25 = extractvalue { i4, i4, i4, i4 } %empty_95, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 313 'extractvalue' 'tmp_data_0_V_25' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_44 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_data_1_V_25 = extractvalue { i4, i4, i4, i4 } %empty_95, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 314 'extractvalue' 'tmp_data_1_V_25' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_44 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_data_2_V_25 = extractvalue { i4, i4, i4, i4 } %empty_95, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 315 'extractvalue' 'tmp_data_2_V_25' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_44 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_data_3_V_25 = extractvalue { i4, i4, i4, i4 } %empty_95, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 316 'extractvalue' 'tmp_data_3_V_25' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_44 : Operation 317 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_20, i4 %tmp_data_1_V_20, i4 %tmp_data_2_V_20, i4 %tmp_data_3_V_20)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 317 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 45 <SV = 44> <Delay = 2.18>
ST_45 : Operation 318 [1/1] (2.18ns)   --->   "%empty_96 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 318 'read' 'empty_96' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_45 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_data_0_V_26 = extractvalue { i4, i4, i4, i4 } %empty_96, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 319 'extractvalue' 'tmp_data_0_V_26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_45 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_data_1_V_26 = extractvalue { i4, i4, i4, i4 } %empty_96, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 320 'extractvalue' 'tmp_data_1_V_26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_45 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_data_2_V_26 = extractvalue { i4, i4, i4, i4 } %empty_96, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 321 'extractvalue' 'tmp_data_2_V_26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_45 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_data_3_V_26 = extractvalue { i4, i4, i4, i4 } %empty_96, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 322 'extractvalue' 'tmp_data_3_V_26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_45 : Operation 323 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_21, i4 %tmp_data_1_V_21, i4 %tmp_data_2_V_21, i4 %tmp_data_3_V_21)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 323 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 46 <SV = 45> <Delay = 2.18>
ST_46 : Operation 324 [1/1] (2.18ns)   --->   "%empty_97 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 324 'read' 'empty_97' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_46 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_data_0_V_27 = extractvalue { i4, i4, i4, i4 } %empty_97, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 325 'extractvalue' 'tmp_data_0_V_27' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_46 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_data_1_V_27 = extractvalue { i4, i4, i4, i4 } %empty_97, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 326 'extractvalue' 'tmp_data_1_V_27' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_46 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_data_2_V_27 = extractvalue { i4, i4, i4, i4 } %empty_97, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 327 'extractvalue' 'tmp_data_2_V_27' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_46 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_data_3_V_27 = extractvalue { i4, i4, i4, i4 } %empty_97, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 328 'extractvalue' 'tmp_data_3_V_27' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_46 : Operation 329 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_21, i4 %tmp_data_1_V_21, i4 %tmp_data_2_V_21, i4 %tmp_data_3_V_21)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 329 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 47 <SV = 46> <Delay = 2.18>
ST_47 : Operation 330 [1/1] (2.18ns)   --->   "%empty_98 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 330 'read' 'empty_98' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_47 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_data_0_V_28 = extractvalue { i4, i4, i4, i4 } %empty_98, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 331 'extractvalue' 'tmp_data_0_V_28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_47 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_data_1_V_28 = extractvalue { i4, i4, i4, i4 } %empty_98, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 332 'extractvalue' 'tmp_data_1_V_28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_47 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_data_2_V_28 = extractvalue { i4, i4, i4, i4 } %empty_98, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 333 'extractvalue' 'tmp_data_2_V_28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_47 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_data_3_V_28 = extractvalue { i4, i4, i4, i4 } %empty_98, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 334 'extractvalue' 'tmp_data_3_V_28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_47 : Operation 335 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_22, i4 %tmp_data_1_V_22, i4 %tmp_data_2_V_22, i4 %tmp_data_3_V_22)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 335 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 48 <SV = 47> <Delay = 2.18>
ST_48 : Operation 336 [1/1] (2.18ns)   --->   "%empty_99 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 336 'read' 'empty_99' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_48 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_data_0_V_29 = extractvalue { i4, i4, i4, i4 } %empty_99, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 337 'extractvalue' 'tmp_data_0_V_29' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_48 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_data_1_V_29 = extractvalue { i4, i4, i4, i4 } %empty_99, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 338 'extractvalue' 'tmp_data_1_V_29' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_48 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_data_2_V_29 = extractvalue { i4, i4, i4, i4 } %empty_99, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 339 'extractvalue' 'tmp_data_2_V_29' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_48 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_data_3_V_29 = extractvalue { i4, i4, i4, i4 } %empty_99, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 340 'extractvalue' 'tmp_data_3_V_29' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_48 : Operation 341 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_22, i4 %tmp_data_1_V_22, i4 %tmp_data_2_V_22, i4 %tmp_data_3_V_22)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 341 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 49 <SV = 48> <Delay = 2.18>
ST_49 : Operation 342 [1/1] (2.18ns)   --->   "%empty_100 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 342 'read' 'empty_100' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_49 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_data_0_V_30 = extractvalue { i4, i4, i4, i4 } %empty_100, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 343 'extractvalue' 'tmp_data_0_V_30' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_49 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_data_1_V_30 = extractvalue { i4, i4, i4, i4 } %empty_100, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 344 'extractvalue' 'tmp_data_1_V_30' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_49 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_data_2_V_30 = extractvalue { i4, i4, i4, i4 } %empty_100, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 345 'extractvalue' 'tmp_data_2_V_30' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_49 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_data_3_V_30 = extractvalue { i4, i4, i4, i4 } %empty_100, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 346 'extractvalue' 'tmp_data_3_V_30' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_49 : Operation 347 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_23, i4 %tmp_data_1_V_23, i4 %tmp_data_2_V_23, i4 %tmp_data_3_V_23)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 347 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 50 <SV = 49> <Delay = 2.18>
ST_50 : Operation 348 [1/1] (2.18ns)   --->   "%empty_101 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %image_V_data_0_V, i4* %image_V_data_1_V, i4* %image_V_data_2_V, i4* %image_V_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 348 'read' 'empty_101' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_50 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_data_0_V_31 = extractvalue { i4, i4, i4, i4 } %empty_101, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 349 'extractvalue' 'tmp_data_0_V_31' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_50 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_data_1_V_31 = extractvalue { i4, i4, i4, i4 } %empty_101, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 350 'extractvalue' 'tmp_data_1_V_31' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_50 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_data_2_V_31 = extractvalue { i4, i4, i4, i4 } %empty_101, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 351 'extractvalue' 'tmp_data_2_V_31' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_50 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_data_3_V_31 = extractvalue { i4, i4, i4, i4 } %empty_101, 3" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 352 'extractvalue' 'tmp_data_3_V_31' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_50 : Operation 353 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_23, i4 %tmp_data_1_V_23, i4 %tmp_data_2_V_23, i4 %tmp_data_3_V_23)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 353 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 51 <SV = 50> <Delay = 2.18>
ST_51 : Operation 354 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_24, i4 %tmp_data_1_V_24, i4 %tmp_data_2_V_24, i4 %tmp_data_3_V_24)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 354 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 52 <SV = 51> <Delay = 2.18>
ST_52 : Operation 355 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_24, i4 %tmp_data_1_V_24, i4 %tmp_data_2_V_24, i4 %tmp_data_3_V_24)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 355 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 53 <SV = 52> <Delay = 2.18>
ST_53 : Operation 356 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_25, i4 %tmp_data_1_V_25, i4 %tmp_data_2_V_25, i4 %tmp_data_3_V_25)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 356 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 54 <SV = 53> <Delay = 2.18>
ST_54 : Operation 357 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_25, i4 %tmp_data_1_V_25, i4 %tmp_data_2_V_25, i4 %tmp_data_3_V_25)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 357 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 55 <SV = 54> <Delay = 2.18>
ST_55 : Operation 358 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_26, i4 %tmp_data_1_V_26, i4 %tmp_data_2_V_26, i4 %tmp_data_3_V_26)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 358 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 56 <SV = 55> <Delay = 2.18>
ST_56 : Operation 359 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_26, i4 %tmp_data_1_V_26, i4 %tmp_data_2_V_26, i4 %tmp_data_3_V_26)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 359 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 57 <SV = 56> <Delay = 2.18>
ST_57 : Operation 360 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_27, i4 %tmp_data_1_V_27, i4 %tmp_data_2_V_27, i4 %tmp_data_3_V_27)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 360 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 58 <SV = 57> <Delay = 2.18>
ST_58 : Operation 361 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_27, i4 %tmp_data_1_V_27, i4 %tmp_data_2_V_27, i4 %tmp_data_3_V_27)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 361 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 59 <SV = 58> <Delay = 2.18>
ST_59 : Operation 362 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_28, i4 %tmp_data_1_V_28, i4 %tmp_data_2_V_28, i4 %tmp_data_3_V_28)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 362 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 60 <SV = 59> <Delay = 2.18>
ST_60 : Operation 363 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_28, i4 %tmp_data_1_V_28, i4 %tmp_data_2_V_28, i4 %tmp_data_3_V_28)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 363 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 61 <SV = 60> <Delay = 2.18>
ST_61 : Operation 364 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_29, i4 %tmp_data_1_V_29, i4 %tmp_data_2_V_29, i4 %tmp_data_3_V_29)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 364 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 62 <SV = 61> <Delay = 2.18>
ST_62 : Operation 365 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_29, i4 %tmp_data_1_V_29, i4 %tmp_data_2_V_29, i4 %tmp_data_3_V_29)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 365 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 63 <SV = 62> <Delay = 2.18>
ST_63 : Operation 366 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_30, i4 %tmp_data_1_V_30, i4 %tmp_data_2_V_30, i4 %tmp_data_3_V_30)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 366 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 64 <SV = 63> <Delay = 2.18>
ST_64 : Operation 367 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_30, i4 %tmp_data_1_V_30, i4 %tmp_data_2_V_30, i4 %tmp_data_3_V_30)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 367 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 65 <SV = 64> <Delay = 2.18>
ST_65 : Operation 368 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_31, i4 %tmp_data_1_V_31, i4 %tmp_data_2_V_31, i4 %tmp_data_3_V_31)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 368 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 66 <SV = 65> <Delay = 2.18>
ST_66 : Operation 369 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_31, i4 %tmp_data_1_V_31, i4 %tmp_data_2_V_31, i4 %tmp_data_3_V_31)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 369 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 67 <SV = 66> <Delay = 2.18>
ST_67 : Operation 370 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 370 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 68 <SV = 67> <Delay = 2.18>
ST_68 : Operation 371 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 371 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 69 <SV = 68> <Delay = 2.18>
ST_69 : Operation 372 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_1, i4 %tmp_data_1_V_1, i4 %tmp_data_2_V_1, i4 %tmp_data_3_V_1)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 372 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 70 <SV = 69> <Delay = 2.18>
ST_70 : Operation 373 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_1, i4 %tmp_data_1_V_1, i4 %tmp_data_2_V_1, i4 %tmp_data_3_V_1)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 373 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 71 <SV = 70> <Delay = 2.18>
ST_71 : Operation 374 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_2, i4 %tmp_data_1_V_2, i4 %tmp_data_2_V_2, i4 %tmp_data_3_V_2)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 374 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 72 <SV = 71> <Delay = 2.18>
ST_72 : Operation 375 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_2, i4 %tmp_data_1_V_2, i4 %tmp_data_2_V_2, i4 %tmp_data_3_V_2)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 375 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 73 <SV = 72> <Delay = 2.18>
ST_73 : Operation 376 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_3, i4 %tmp_data_1_V_3, i4 %tmp_data_2_V_3, i4 %tmp_data_3_V_3)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 376 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 74 <SV = 73> <Delay = 2.18>
ST_74 : Operation 377 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_3, i4 %tmp_data_1_V_3, i4 %tmp_data_2_V_3, i4 %tmp_data_3_V_3)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 377 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 75 <SV = 74> <Delay = 2.18>
ST_75 : Operation 378 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_4, i4 %tmp_data_1_V_4, i4 %tmp_data_2_V_4, i4 %tmp_data_3_V_4)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 378 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 76 <SV = 75> <Delay = 2.18>
ST_76 : Operation 379 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_4, i4 %tmp_data_1_V_4, i4 %tmp_data_2_V_4, i4 %tmp_data_3_V_4)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 379 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 77 <SV = 76> <Delay = 2.18>
ST_77 : Operation 380 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_5, i4 %tmp_data_1_V_5, i4 %tmp_data_2_V_5, i4 %tmp_data_3_V_5)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 380 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 78 <SV = 77> <Delay = 2.18>
ST_78 : Operation 381 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_5, i4 %tmp_data_1_V_5, i4 %tmp_data_2_V_5, i4 %tmp_data_3_V_5)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 381 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 79 <SV = 78> <Delay = 2.18>
ST_79 : Operation 382 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_6, i4 %tmp_data_1_V_6, i4 %tmp_data_2_V_6, i4 %tmp_data_3_V_6)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 382 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 80 <SV = 79> <Delay = 2.18>
ST_80 : Operation 383 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_6, i4 %tmp_data_1_V_6, i4 %tmp_data_2_V_6, i4 %tmp_data_3_V_6)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 383 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 81 <SV = 80> <Delay = 2.18>
ST_81 : Operation 384 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_7, i4 %tmp_data_1_V_7, i4 %tmp_data_2_V_7, i4 %tmp_data_3_V_7)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 384 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 82 <SV = 81> <Delay = 2.18>
ST_82 : Operation 385 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_7, i4 %tmp_data_1_V_7, i4 %tmp_data_2_V_7, i4 %tmp_data_3_V_7)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 385 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 83 <SV = 82> <Delay = 2.18>
ST_83 : Operation 386 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_8, i4 %tmp_data_1_V_8, i4 %tmp_data_2_V_8, i4 %tmp_data_3_V_8)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 386 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 84 <SV = 83> <Delay = 2.18>
ST_84 : Operation 387 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_8, i4 %tmp_data_1_V_8, i4 %tmp_data_2_V_8, i4 %tmp_data_3_V_8)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 387 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 85 <SV = 84> <Delay = 2.18>
ST_85 : Operation 388 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_9, i4 %tmp_data_1_V_9, i4 %tmp_data_2_V_9, i4 %tmp_data_3_V_9)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 388 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 86 <SV = 85> <Delay = 2.18>
ST_86 : Operation 389 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_9, i4 %tmp_data_1_V_9, i4 %tmp_data_2_V_9, i4 %tmp_data_3_V_9)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 389 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 87 <SV = 86> <Delay = 2.18>
ST_87 : Operation 390 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_10, i4 %tmp_data_1_V_10, i4 %tmp_data_2_V_10, i4 %tmp_data_3_V_10)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 390 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 88 <SV = 87> <Delay = 2.18>
ST_88 : Operation 391 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_10, i4 %tmp_data_1_V_10, i4 %tmp_data_2_V_10, i4 %tmp_data_3_V_10)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 391 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 89 <SV = 88> <Delay = 2.18>
ST_89 : Operation 392 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_11, i4 %tmp_data_1_V_11, i4 %tmp_data_2_V_11, i4 %tmp_data_3_V_11)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 392 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 90 <SV = 89> <Delay = 2.18>
ST_90 : Operation 393 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_11, i4 %tmp_data_1_V_11, i4 %tmp_data_2_V_11, i4 %tmp_data_3_V_11)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 393 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 91 <SV = 90> <Delay = 2.18>
ST_91 : Operation 394 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_12, i4 %tmp_data_1_V_12, i4 %tmp_data_2_V_12, i4 %tmp_data_3_V_12)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 394 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 92 <SV = 91> <Delay = 2.18>
ST_92 : Operation 395 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_12, i4 %tmp_data_1_V_12, i4 %tmp_data_2_V_12, i4 %tmp_data_3_V_12)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 395 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 93 <SV = 92> <Delay = 2.18>
ST_93 : Operation 396 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_13, i4 %tmp_data_1_V_13, i4 %tmp_data_2_V_13, i4 %tmp_data_3_V_13)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 396 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 94 <SV = 93> <Delay = 2.18>
ST_94 : Operation 397 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_13, i4 %tmp_data_1_V_13, i4 %tmp_data_2_V_13, i4 %tmp_data_3_V_13)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 397 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 95 <SV = 94> <Delay = 2.18>
ST_95 : Operation 398 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_14, i4 %tmp_data_1_V_14, i4 %tmp_data_2_V_14, i4 %tmp_data_3_V_14)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 398 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 96 <SV = 95> <Delay = 2.18>
ST_96 : Operation 399 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_14, i4 %tmp_data_1_V_14, i4 %tmp_data_2_V_14, i4 %tmp_data_3_V_14)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 399 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 97 <SV = 96> <Delay = 2.18>
ST_97 : Operation 400 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_15, i4 %tmp_data_1_V_15, i4 %tmp_data_2_V_15, i4 %tmp_data_3_V_15)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 400 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 98 <SV = 97> <Delay = 2.18>
ST_98 : Operation 401 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_15, i4 %tmp_data_1_V_15, i4 %tmp_data_2_V_15, i4 %tmp_data_3_V_15)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 401 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 99 <SV = 98> <Delay = 2.18>
ST_99 : Operation 402 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_16, i4 %tmp_data_1_V_16, i4 %tmp_data_2_V_16, i4 %tmp_data_3_V_16)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 402 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 100 <SV = 99> <Delay = 2.18>
ST_100 : Operation 403 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_16, i4 %tmp_data_1_V_16, i4 %tmp_data_2_V_16, i4 %tmp_data_3_V_16)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 403 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 101 <SV = 100> <Delay = 2.18>
ST_101 : Operation 404 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_17, i4 %tmp_data_1_V_17, i4 %tmp_data_2_V_17, i4 %tmp_data_3_V_17)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 404 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 102 <SV = 101> <Delay = 2.18>
ST_102 : Operation 405 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_17, i4 %tmp_data_1_V_17, i4 %tmp_data_2_V_17, i4 %tmp_data_3_V_17)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 405 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 103 <SV = 102> <Delay = 2.18>
ST_103 : Operation 406 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_18, i4 %tmp_data_1_V_18, i4 %tmp_data_2_V_18, i4 %tmp_data_3_V_18)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 406 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 104 <SV = 103> <Delay = 2.18>
ST_104 : Operation 407 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_18, i4 %tmp_data_1_V_18, i4 %tmp_data_2_V_18, i4 %tmp_data_3_V_18)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 407 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 105 <SV = 104> <Delay = 2.18>
ST_105 : Operation 408 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_19, i4 %tmp_data_1_V_19, i4 %tmp_data_2_V_19, i4 %tmp_data_3_V_19)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 408 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 106 <SV = 105> <Delay = 2.18>
ST_106 : Operation 409 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_19, i4 %tmp_data_1_V_19, i4 %tmp_data_2_V_19, i4 %tmp_data_3_V_19)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 409 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 107 <SV = 106> <Delay = 2.18>
ST_107 : Operation 410 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_20, i4 %tmp_data_1_V_20, i4 %tmp_data_2_V_20, i4 %tmp_data_3_V_20)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 410 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 108 <SV = 107> <Delay = 2.18>
ST_108 : Operation 411 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_20, i4 %tmp_data_1_V_20, i4 %tmp_data_2_V_20, i4 %tmp_data_3_V_20)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 411 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 109 <SV = 108> <Delay = 2.18>
ST_109 : Operation 412 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_21, i4 %tmp_data_1_V_21, i4 %tmp_data_2_V_21, i4 %tmp_data_3_V_21)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 412 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 110 <SV = 109> <Delay = 2.18>
ST_110 : Operation 413 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_21, i4 %tmp_data_1_V_21, i4 %tmp_data_2_V_21, i4 %tmp_data_3_V_21)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 413 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 111 <SV = 110> <Delay = 2.18>
ST_111 : Operation 414 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_22, i4 %tmp_data_1_V_22, i4 %tmp_data_2_V_22, i4 %tmp_data_3_V_22)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 414 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 112 <SV = 111> <Delay = 2.18>
ST_112 : Operation 415 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_22, i4 %tmp_data_1_V_22, i4 %tmp_data_2_V_22, i4 %tmp_data_3_V_22)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 415 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 113 <SV = 112> <Delay = 2.18>
ST_113 : Operation 416 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_23, i4 %tmp_data_1_V_23, i4 %tmp_data_2_V_23, i4 %tmp_data_3_V_23)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 416 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 114 <SV = 113> <Delay = 2.18>
ST_114 : Operation 417 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_23, i4 %tmp_data_1_V_23, i4 %tmp_data_2_V_23, i4 %tmp_data_3_V_23)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 417 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 115 <SV = 114> <Delay = 2.18>
ST_115 : Operation 418 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_24, i4 %tmp_data_1_V_24, i4 %tmp_data_2_V_24, i4 %tmp_data_3_V_24)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 418 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 116 <SV = 115> <Delay = 2.18>
ST_116 : Operation 419 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_24, i4 %tmp_data_1_V_24, i4 %tmp_data_2_V_24, i4 %tmp_data_3_V_24)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 419 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 117 <SV = 116> <Delay = 2.18>
ST_117 : Operation 420 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_25, i4 %tmp_data_1_V_25, i4 %tmp_data_2_V_25, i4 %tmp_data_3_V_25)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 420 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 118 <SV = 117> <Delay = 2.18>
ST_118 : Operation 421 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_25, i4 %tmp_data_1_V_25, i4 %tmp_data_2_V_25, i4 %tmp_data_3_V_25)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 421 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 119 <SV = 118> <Delay = 2.18>
ST_119 : Operation 422 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_26, i4 %tmp_data_1_V_26, i4 %tmp_data_2_V_26, i4 %tmp_data_3_V_26)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 422 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 120 <SV = 119> <Delay = 2.18>
ST_120 : Operation 423 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_26, i4 %tmp_data_1_V_26, i4 %tmp_data_2_V_26, i4 %tmp_data_3_V_26)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 423 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 121 <SV = 120> <Delay = 2.18>
ST_121 : Operation 424 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_27, i4 %tmp_data_1_V_27, i4 %tmp_data_2_V_27, i4 %tmp_data_3_V_27)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 424 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 122 <SV = 121> <Delay = 2.18>
ST_122 : Operation 425 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_27, i4 %tmp_data_1_V_27, i4 %tmp_data_2_V_27, i4 %tmp_data_3_V_27)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 425 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 123 <SV = 122> <Delay = 2.18>
ST_123 : Operation 426 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_28, i4 %tmp_data_1_V_28, i4 %tmp_data_2_V_28, i4 %tmp_data_3_V_28)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 426 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 124 <SV = 123> <Delay = 2.18>
ST_124 : Operation 427 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_28, i4 %tmp_data_1_V_28, i4 %tmp_data_2_V_28, i4 %tmp_data_3_V_28)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 427 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 125 <SV = 124> <Delay = 2.18>
ST_125 : Operation 428 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_29, i4 %tmp_data_1_V_29, i4 %tmp_data_2_V_29, i4 %tmp_data_3_V_29)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 428 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 126 <SV = 125> <Delay = 2.18>
ST_126 : Operation 429 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_29, i4 %tmp_data_1_V_29, i4 %tmp_data_2_V_29, i4 %tmp_data_3_V_29)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 429 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 127 <SV = 126> <Delay = 2.18>
ST_127 : Operation 430 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_30, i4 %tmp_data_1_V_30, i4 %tmp_data_2_V_30, i4 %tmp_data_3_V_30)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 430 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 128 <SV = 127> <Delay = 2.18>
ST_128 : Operation 431 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_30, i4 %tmp_data_1_V_30, i4 %tmp_data_2_V_30, i4 %tmp_data_3_V_30)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 431 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 129 <SV = 128> <Delay = 2.18>
ST_129 : Operation 432 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_31, i4 %tmp_data_1_V_31, i4 %tmp_data_2_V_31, i4 %tmp_data_3_V_31)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 432 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 130 <SV = 129> <Delay = 2.18>
ST_130 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str105) nounwind" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 433 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_130 : Operation 434 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str105)" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 434 'specregionbegin' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_130 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_image_stream.h:17]   --->   Operation 435 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_130 : Operation 436 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %resized_V_data_0_V, i4* %resized_V_data_1_V, i4* %resized_V_data_2_V, i4* %resized_V_data_3_V, i4 %tmp_data_0_V_31, i4 %tmp_data_1_V_31, i4 %tmp_data_2_V_31, i4 %tmp_data_3_V_31)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 436 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_130 : Operation 437 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str105, i32 %tmp)" [firmware/nnet_utils/nnet_image_stream.h:61]   --->   Operation 437 'specregionend' 'empty_102' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_130 : Operation 438 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 438 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 131 <SV = 2> <Delay = 0.00>
ST_131 : Operation 439 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_image_stream.h:62]   --->   Operation 439 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', firmware/nnet_utils/nnet_image_stream.h:16) [19]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', firmware/nnet_utils/nnet_image_stream.h:16) [19]  (0 ns)
	'add' operation ('h', firmware/nnet_utils/nnet_image_stream.h:16) [22]  (1.83 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [28]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [188]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [189]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [33]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [190]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [191]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [38]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [192]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [193]  (2.19 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [43]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [194]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [195]  (2.19 ns)

 <State 11>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [48]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [196]  (2.19 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [197]  (2.19 ns)

 <State 13>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [53]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [198]  (2.19 ns)

 <State 14>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [199]  (2.19 ns)

 <State 15>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [58]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [200]  (2.19 ns)

 <State 16>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [201]  (2.19 ns)

 <State 17>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [63]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [202]  (2.19 ns)

 <State 18>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [203]  (2.19 ns)

 <State 19>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [68]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [204]  (2.19 ns)

 <State 20>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [205]  (2.19 ns)

 <State 21>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [73]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [206]  (2.19 ns)

 <State 22>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [207]  (2.19 ns)

 <State 23>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [78]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [208]  (2.19 ns)

 <State 24>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [209]  (2.19 ns)

 <State 25>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [83]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [210]  (2.19 ns)

 <State 26>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [211]  (2.19 ns)

 <State 27>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [88]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [212]  (2.19 ns)

 <State 28>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [213]  (2.19 ns)

 <State 29>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [93]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [214]  (2.19 ns)

 <State 30>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [215]  (2.19 ns)

 <State 31>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [98]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [216]  (2.19 ns)

 <State 32>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [217]  (2.19 ns)

 <State 33>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [103]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [218]  (2.19 ns)

 <State 34>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [219]  (2.19 ns)

 <State 35>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [108]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [220]  (2.19 ns)

 <State 36>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [113]  (2.19 ns)

 <State 37>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [118]  (2.19 ns)

 <State 38>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [123]  (2.19 ns)

 <State 39>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [128]  (2.19 ns)

 <State 40>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [133]  (2.19 ns)

 <State 41>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [138]  (2.19 ns)

 <State 42>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [143]  (2.19 ns)

 <State 43>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [148]  (2.19 ns)

 <State 44>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [153]  (2.19 ns)

 <State 45>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [158]  (2.19 ns)

 <State 46>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [163]  (2.19 ns)

 <State 47>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [168]  (2.19 ns)

 <State 48>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [173]  (2.19 ns)

 <State 49>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [178]  (2.19 ns)

 <State 50>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:25) [183]  (2.19 ns)

 <State 51>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [236]  (2.19 ns)

 <State 52>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [237]  (2.19 ns)

 <State 53>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [238]  (2.19 ns)

 <State 54>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [239]  (2.19 ns)

 <State 55>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [240]  (2.19 ns)

 <State 56>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [241]  (2.19 ns)

 <State 57>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [242]  (2.19 ns)

 <State 58>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [243]  (2.19 ns)

 <State 59>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [244]  (2.19 ns)

 <State 60>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [245]  (2.19 ns)

 <State 61>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [246]  (2.19 ns)

 <State 62>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [247]  (2.19 ns)

 <State 63>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [248]  (2.19 ns)

 <State 64>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [249]  (2.19 ns)

 <State 65>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [250]  (2.19 ns)

 <State 66>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [251]  (2.19 ns)

 <State 67>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [252]  (2.19 ns)

 <State 68>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [253]  (2.19 ns)

 <State 69>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [254]  (2.19 ns)

 <State 70>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [255]  (2.19 ns)

 <State 71>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [256]  (2.19 ns)

 <State 72>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [257]  (2.19 ns)

 <State 73>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [258]  (2.19 ns)

 <State 74>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [259]  (2.19 ns)

 <State 75>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [260]  (2.19 ns)

 <State 76>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [261]  (2.19 ns)

 <State 77>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [262]  (2.19 ns)

 <State 78>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [263]  (2.19 ns)

 <State 79>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [264]  (2.19 ns)

 <State 80>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [265]  (2.19 ns)

 <State 81>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [266]  (2.19 ns)

 <State 82>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [267]  (2.19 ns)

 <State 83>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [268]  (2.19 ns)

 <State 84>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [269]  (2.19 ns)

 <State 85>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [270]  (2.19 ns)

 <State 86>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [271]  (2.19 ns)

 <State 87>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [272]  (2.19 ns)

 <State 88>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [273]  (2.19 ns)

 <State 89>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [274]  (2.19 ns)

 <State 90>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [275]  (2.19 ns)

 <State 91>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [276]  (2.19 ns)

 <State 92>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [277]  (2.19 ns)

 <State 93>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [278]  (2.19 ns)

 <State 94>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [279]  (2.19 ns)

 <State 95>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [280]  (2.19 ns)

 <State 96>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [281]  (2.19 ns)

 <State 97>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [282]  (2.19 ns)

 <State 98>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [283]  (2.19 ns)

 <State 99>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [284]  (2.19 ns)

 <State 100>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [285]  (2.19 ns)

 <State 101>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [286]  (2.19 ns)

 <State 102>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [287]  (2.19 ns)

 <State 103>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [288]  (2.19 ns)

 <State 104>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [289]  (2.19 ns)

 <State 105>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [290]  (2.19 ns)

 <State 106>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [291]  (2.19 ns)

 <State 107>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [292]  (2.19 ns)

 <State 108>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [293]  (2.19 ns)

 <State 109>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [294]  (2.19 ns)

 <State 110>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [295]  (2.19 ns)

 <State 111>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [296]  (2.19 ns)

 <State 112>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [297]  (2.19 ns)

 <State 113>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [298]  (2.19 ns)

 <State 114>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [299]  (2.19 ns)

 <State 115>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [300]  (2.19 ns)

 <State 116>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [301]  (2.19 ns)

 <State 117>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [302]  (2.19 ns)

 <State 118>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [303]  (2.19 ns)

 <State 119>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [304]  (2.19 ns)

 <State 120>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [305]  (2.19 ns)

 <State 121>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [306]  (2.19 ns)

 <State 122>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [307]  (2.19 ns)

 <State 123>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [308]  (2.19 ns)

 <State 124>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [309]  (2.19 ns)

 <State 125>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [310]  (2.19 ns)

 <State 126>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [311]  (2.19 ns)

 <State 127>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [312]  (2.19 ns)

 <State 128>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [313]  (2.19 ns)

 <State 129>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [314]  (2.19 ns)

 <State 130>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:57) [315]  (2.19 ns)

 <State 131>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
