#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 14 21:55:13 2018
# Process ID: 16264
# Current directory: E:/B. Tech II Year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.runs/synth_1
# Command line: vivado.exe -log swap.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source swap.tcl
# Log file: E:/B. Tech II Year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.runs/synth_1/swap.vds
# Journal file: E:/B. Tech II Year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source swap.tcl -notrace
Command: synth_design -top swap -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 297.168 ; gain = 86.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'swap' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
INFO: [Synth 8-256] done synthesizing module 'swap' (1#1) [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 334.344 ; gain = 123.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 334.344 ; gain = 123.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/constrs_1/new/swapping.xdc]
Finished Parsing XDC File [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/constrs_1/new/swapping.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/constrs_1/new/swapping.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/swap_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/swap_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 581.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module swap 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[7] with 1st driver pin 'B_IBUF[7]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[7] with 2nd driver pin 'b_reg[7]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[7] with 1st driver pin 'A_IBUF[7]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[7] with 2nd driver pin 'a_reg[7]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[6] with 1st driver pin 'B_IBUF[6]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[6] with 2nd driver pin 'b_reg[6]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[6] with 1st driver pin 'A_IBUF[6]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[6] with 2nd driver pin 'a_reg[6]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[5] with 1st driver pin 'B_IBUF[5]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[5] with 2nd driver pin 'b_reg[5]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[5] with 1st driver pin 'A_IBUF[5]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[5] with 2nd driver pin 'a_reg[5]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[4] with 1st driver pin 'B_IBUF[4]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[4] with 2nd driver pin 'b_reg[4]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[4] with 1st driver pin 'A_IBUF[4]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[4] with 2nd driver pin 'a_reg[4]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[3] with 1st driver pin 'B_IBUF[3]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[3] with 2nd driver pin 'b_reg[3]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[3] with 1st driver pin 'A_IBUF[3]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[3] with 2nd driver pin 'a_reg[3]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[2] with 1st driver pin 'B_IBUF[2]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[2] with 2nd driver pin 'b_reg[2]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[2] with 1st driver pin 'A_IBUF[2]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[2] with 2nd driver pin 'a_reg[2]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[1] with 1st driver pin 'B_IBUF[1]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[1] with 2nd driver pin 'b_reg[1]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[1] with 1st driver pin 'A_IBUF[1]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[1] with 2nd driver pin 'a_reg[1]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[0] with 1st driver pin 'B_IBUF[0]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net b_OBUF[0] with 2nd driver pin 'b_reg[0]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[0] with 1st driver pin 'A_IBUF[0]_inst/O' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net a_OBUF[0] with 2nd driver pin 'a_reg[0]/Q' [E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.srcs/sources_1/new/swap.v:34]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       16|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDRE |    16|
|3     |IBUF |    17|
|4     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    50|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 581.102 ; gain = 370.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 581.102 ; gain = 112.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 581.102 ; gain = 370.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 587.594 ; gain = 371.738
INFO: [Common 17-1381] The checkpoint 'E:/B. Tech II Year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Swapping/Swapping.runs/synth_1/swap.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 587.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 21:56:22 2018...
