#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x64f646879560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x64f6468796f0 .scope module, "router_controller_tb" "router_controller_tb" 3 3;
 .timescale -9 -12;
P_0x64f6468641b0 .param/l "ADDR_WIDTH" 0 3 8, +C4<00000000000000000000000000000110>;
P_0x64f6468641f0 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x64f646864230 .param/l "SA_BITS" 1 3 9, +C4<00000000000000000000000000000010>;
P_0x64f646864270 .param/l "SA_HEIGHT" 0 3 6, +C4<00000000000000000000000000000100>;
v0x64f646899ef0_0 .var "i_clk", 0 0;
v0x64f646899fb0_0 .var "i_compute_done", 0 0;
v0x64f64689a080_0 .var "i_en", 0 0;
v0x64f64689a180_0 .var "i_nrst", 0 0;
v0x64f64689a250_0 .var "i_o_size", 5 0;
v0x64f64689a2f0_0 .var "i_reg_clear", 0 0;
v0x64f64689a3c0_0 .var "i_start_addr", 5 0;
v0x64f64689a490_0 .net "o_done", 0 0, v0x64f646899560_0;  1 drivers
v0x64f64689a560_0 .net "o_o_x", 5 0, v0x64f646899620_0;  1 drivers
v0x64f64689a630_0 .net "o_o_y", 5 0, v0x64f646899700_0;  1 drivers
v0x64f64689a700_0 .net "o_row_number", 1 0, v0x64f6468997e0_0;  1 drivers
S_0x64f646865f80 .scope module, "dut" "router_controller" 3 31, 4 1 0, S_0x64f6468796f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 1 "i_reg_clear";
    .port_info 4 /INPUT 1 "i_compute_done";
    .port_info 5 /INPUT 6 "i_start_addr";
    .port_info 6 /INPUT 6 "i_o_size";
    .port_info 7 /OUTPUT 2 "o_row_number";
    .port_info 8 /OUTPUT 6 "o_o_x";
    .port_info 9 /OUTPUT 6 "o_o_y";
    .port_info 10 /OUTPUT 1 "o_done";
P_0x64f6468802b0 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000000110>;
P_0x64f6468802f0 .param/l "KERNEL_SIZE" 0 4 3, +C4<00000000000000000000000000000011>;
P_0x64f646880330 .param/l "SA_BITS" 1 4 12, +C4<00000000000000000000000000000010>;
P_0x64f646880370 .param/l "SA_HEIGHT" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x64f646861ff0 .functor NOT 1, v0x64f646899c70_0, C4<0>, C4<0>, C4<0>;
L_0x64f64689a830 .functor AND 1, v0x64f64689a080_0, L_0x64f646861ff0, C4<1>, C4<1>;
L_0x64f64689a920 .functor NOT 1, v0x64f646898e10_0, C4<0>, C4<0>, C4<0>;
L_0x64f64689a990 .functor AND 1, L_0x64f64689a830, L_0x64f64689a920, C4<1>, C4<1>;
v0x64f646879b10_0 .net *"_ivl_0", 0 0, L_0x64f646861ff0;  1 drivers
v0x64f646862100_0 .net *"_ivl_3", 0 0, L_0x64f64689a830;  1 drivers
v0x64f646862200_0 .net *"_ivl_4", 0 0, L_0x64f64689a920;  1 drivers
v0x64f646898e10_0 .var "done", 0 0;
v0x64f646898ed0_0 .net "i_clk", 0 0, v0x64f646899ef0_0;  1 drivers
v0x64f646898fe0_0 .net "i_compute_done", 0 0, v0x64f646899fb0_0;  1 drivers
v0x64f6468990a0_0 .net "i_en", 0 0, v0x64f64689a080_0;  1 drivers
v0x64f646899160_0 .net "i_nrst", 0 0, v0x64f64689a180_0;  1 drivers
v0x64f646899220_0 .net "i_o_size", 5 0, v0x64f64689a250_0;  1 drivers
v0x64f646899300_0 .net "i_reg_clear", 0 0, v0x64f64689a2f0_0;  1 drivers
v0x64f6468993c0_0 .net "i_start_addr", 5 0, v0x64f64689a3c0_0;  1 drivers
v0x64f6468994a0_0 .net "increment_en", 0 0, L_0x64f64689a990;  1 drivers
v0x64f646899560_0 .var "o_done", 0 0;
v0x64f646899620_0 .var "o_o_x", 5 0;
v0x64f646899700_0 .var "o_o_y", 5 0;
v0x64f6468997e0_0 .var "o_row_number", 1 0;
v0x64f6468998c0_0 .var "reg_o_x", 5 0;
v0x64f646899ab0_0 .var "reg_o_y", 5 0;
v0x64f646899b90_0 .var "row_counter", 1 0;
v0x64f646899c70_0 .var "stall", 0 0;
E_0x64f646870fb0 .event anyedge, v0x64f6468998c0_0, v0x64f646899ab0_0, v0x64f646898e10_0, v0x64f646899b90_0;
E_0x64f6468715c0/0 .event negedge, v0x64f646899160_0;
E_0x64f6468715c0/1 .event posedge, v0x64f646898ed0_0;
E_0x64f6468715c0 .event/or E_0x64f6468715c0/0, E_0x64f6468715c0/1;
    .scope S_0x64f646865f80;
T_0 ;
    %wait E_0x64f6468715c0;
    %load/vec4 v0x64f646899160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x64f6468998c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x64f646899ab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x64f646899b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64f646898e10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x64f646899300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x64f6468998c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x64f646899ab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x64f646899b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64f646898e10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x64f6468994a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x64f646899b90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x64f646899b90_0, 0;
    %load/vec4 v0x64f646899ab0_0;
    %pad/u 32;
    %load/vec4 v0x64f646899220_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x64f646899ab0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x64f646899ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64f646898e10_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x64f646899ab0_0, 0;
    %load/vec4 v0x64f6468998c0_0;
    %pad/u 32;
    %load/vec4 v0x64f646899220_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x64f6468998c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x64f6468998c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64f646898e10_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x64f6468998c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64f646898e10_0, 0;
T_0.9 ;
T_0.7 ;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x64f646865f80;
T_1 ;
    %wait E_0x64f6468715c0;
    %load/vec4 v0x64f646899160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x64f646899b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64f646899c70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x64f646899300_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.4, 8;
    %load/vec4 v0x64f646898fe0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.4;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x64f646899b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x64f646899c70_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x64f6468994a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0x64f646899b90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x64f646899c70_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x64f646899b90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x64f646899b90_0, 0;
T_1.8 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x64f646865f80;
T_2 ;
Ewait_0 .event/or E_0x64f646870fb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x64f6468998c0_0;
    %store/vec4 v0x64f646899620_0, 0, 6;
    %load/vec4 v0x64f646899ab0_0;
    %store/vec4 v0x64f646899700_0, 0, 6;
    %load/vec4 v0x64f646898e10_0;
    %store/vec4 v0x64f646899560_0, 0, 1;
    %load/vec4 v0x64f646899b90_0;
    %store/vec4 v0x64f6468997e0_0, 0, 2;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x64f6468796f0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x64f646899ef0_0;
    %inv;
    %store/vec4 v0x64f646899ef0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x64f6468796f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f646899ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f64689a180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f64689a080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f64689a2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f646899fb0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x64f64689a3c0_0, 0, 6;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x64f64689a250_0, 0, 6;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64f64689a180_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f64689a180_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64f64689a180_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64f64689a080_0, 0, 1;
    %pushi/vec4 64, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64f646899fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f646899fb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64f64689a2f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64f64689a2f0_0, 0, 1;
    %pushi/vec4 64, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 84 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x64f6468796f0;
T_5 ;
    %vpi_call/w 3 89 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_router_controller.sv";
    "router_controller.sv";
