
K
Command: %s
53*	vivadotcl2#
phys_opt_design2default:defaultZ4-113
›
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-347
‹
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-349
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
X

Starting %s Task
103*constraints2&
Physical Synthesis2default:defaultZ18-103
y

Phase %s%s
101*constraints2
1 2default:default25
!Physical Synthesis Initialization2default:defaultZ18-101
)
%s*constraints2
 2default:default
K
?Phase 1 Physical Synthesis Initialization | Checksum: 6ba8792d
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1748.707 ; gain = 33.8632default:default

I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:00.072default:default2
00:00:00.102default:default2
1748.7072default:default2
0.0002default:defaultZ17-268
²
(%s %s Timing Summary | WNS=%s | TNS=%s |333*physynth2
	Estimated2default:default2
 2default:default2
-7.8712default:default2
-416.6442default:defaultZ32-619
k

Phase %s%s
101*constraints2
2 2default:default2'
Fanout Optimization2default:defaultZ18-101
Ÿ
=Pass %s. Identified %s candidate %s for fanout optimization.
76*physynth2
12default:default2
132default:default2
nets2default:defaultZ32-76
Æ
'Processed net %s. Replicated %s times.
81*physynth2j
)io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1])io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]2default:default2
182default:default8Z32-81
Ô
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__10io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__12default:default2
102default:default8Z32-81
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__00io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__02default:default2
32default:default8Z32-81
³
'Processed net %s. Replicated %s times.
81*physynth2X
 io0/inst_ADC_TOP/isnt_filter/O18 io0/inst_ADC_TOP/isnt_filter/O182default:default2
32default:default8Z32-81
³
'Processed net %s. Replicated %s times.
81*physynth2X
 io0/inst_ADC_TOP/isnt_filter/O69 io0/inst_ADC_TOP/isnt_filter/O692default:default2
82default:default8Z32-81
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__00io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__02default:default2
82default:default8Z32-81
³
'Processed net %s. Replicated %s times.
81*physynth2X
 io0/inst_ADC_TOP/isnt_filter/O34 io0/inst_ADC_TOP/isnt_filter/O342default:default2
72default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4522io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4522default:default2
42default:default8Z32-81
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__10io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__12default:default2
42default:default8Z32-81
Î
'Processed net %s. Replicated %s times.
81*physynth2r
-io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep-io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep2default:default2
122default:default8Z32-81
±
'Processed net %s. Replicated %s times.
81*physynth2V
io0/inst_ADC_TOP/isnt_filter/O8io0/inst_ADC_TOP/isnt_filter/O82default:default2
42default:default8Z32-81
±
'Processed net %s. Replicated %s times.
81*physynth2V
io0/inst_ADC_TOP/isnt_filter/O9io0/inst_ADC_TOP/isnt_filter/O92default:default2
82default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4542io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4542default:default2
42default:default8Z32-81
Ë
2End Pass %s. Optimized %s %s. Created %s new %s.

29*physynth2
12default:default2
132default:default2
nets2default:default2
932default:default2
	instances2default:defaultZ32-29
ž
=Pass %s. Identified %s candidate %s for fanout optimization.
76*physynth2
22default:default2
22default:default2
nets2default:defaultZ32-76
Ù
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__00io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__02default:default8Z32-572
Å
'Processed net %s. Replicated %s times.
81*physynth2j
)io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[2])io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[2]2default:default2
52default:default8Z32-81
È
2End Pass %s. Optimized %s %s. Created %s new %s.

29*physynth2
22default:default2
12default:default2
net2default:default2
52default:default2
	instances2default:defaultZ32-29

=Pass %s. Identified %s candidate %s for fanout optimization.
76*physynth2
32default:default2
12default:default2
net2default:defaultZ32-76
Ù
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__00io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__02default:default8Z32-572
Ç
2End Pass %s. Optimized %s %s. Created %s new %s.

29*physynth2
32default:default2
02default:default2
net2default:default2
02default:default2
instance2default:defaultZ32-29
=
1Phase 2 Fanout Optimization | Checksum: dbd3ac6f
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:01:16 ; elapsed = 00:01:30 . Memory (MB): peak = 1774.668 ; gain = 59.8242default:default
t

Phase %s%s
101*constraints2
3 2default:default20
Placement Based Optimization2default:defaultZ18-101
‹
=Identified %s candidate %s for placement-based optimization.
334*physynth2
1002default:default2
nets2default:defaultZ32-660
•
(Processed net %s.  Re-placed instance %s337*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[8]"io0/inst_ADC_TOP/isnt_filter/O7[8]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_7	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_72default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[94][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[94][8]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1552io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1552default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_155	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1552default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4222io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4222default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_422	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4222default:default8Z32-663
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_40io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_42default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_4	,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_42default:default8Z32-663
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_70io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_72default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_7	,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_72default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[63]_i_20io0/inst_ADC_TOP/isnt_filter/n_0_y_array[63]_i_22default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[63]_i_2	,io0/inst_ADC_TOP/isnt_filter/y_array[63]_i_22default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[95]_95[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[95]_95[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[95][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[95][8]2default:default8Z32-663
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_60io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_62default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_6	,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_62default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[60]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[60]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[60]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[60]_i_12default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[92][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[92][8]2default:default8Z32-663
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_50io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_52default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_5	,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_52default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[61]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[61]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[61]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[61]_i_12default:default8Z32-662
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_40io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_42default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_4	,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_42default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[74]_74[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[74]_74[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[74][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[74][8]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1542io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1542default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_154	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1542default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4192io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4192default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_419	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4192default:default8Z32-663
•
(Processed net %s.  Re-placed instance %s337*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[7]"io0/inst_ADC_TOP/isnt_filter/O7[7]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_8	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_82default:default8Z32-663
Â
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_90[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_90[7]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[90][7]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[90][7]2default:default8Z32-662
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1632io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1632default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_163	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1632default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4572io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4572default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_457	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4572default:default8Z32-663
Â
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[7]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[91][7]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[91][7]2default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[70]_70[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[70]_70[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[70][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[70][8]2default:default8Z32-663
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4202io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4202default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_420	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4202default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[78]_78[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[78]_78[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[78][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[78][8]2default:default8Z32-663
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4182io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4182default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_418	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4182default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_58[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_58[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[58][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[58][8]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1612io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1612default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_161	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1612default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4472io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4472default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_447	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4472default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[62]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[62]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[62]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[62]_i_12default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[59]_59[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[59]_59[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[59][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[59][8]2default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[63][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[63][8]2default:default8Z32-663
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4462io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4462default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_446	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4462default:default8Z32-663
—
(Processed net %s.  Re-placed instance %s337*physynth2^
#io0/inst_ADC_TOP/isnt_filter/O7[13]#io0/inst_ADC_TOP/isnt_filter/O7[13]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_22default:default8Z32-663
¿
(Processed net %s.  Re-placed instance %s337*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_30[13]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_30[13]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[30][13]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[30][13]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1192io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1192default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_119	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1192default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2782io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_2782default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_278	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_2782default:default8Z32-663
¼
/Processed net %s.  Did not re-place instance %s336*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_111io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_112default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_11	-io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_112default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[7]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[79][7]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[79][7]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1622io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1622default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_162	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1622default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4502io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4502default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_450	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4502default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[78]_78[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[78]_78[7]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[78][7]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[78][7]2default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_60io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_62default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_6	,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_62default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[10]_10[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[10]_10[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[10][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[10][8]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1582io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1582default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_158	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1582default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4352io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4352default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_435	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4352default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[49]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[49]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[49]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[49]_i_12default:default8Z32-662
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[119]_119[7]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[119]_119[7]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[119][7]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[119][7]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1652io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1652default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_165	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1652default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4662io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4662default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_466	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4662default:default8Z32-663
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[118]_118[7]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[118]_118[7]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[118][7]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[118][7]2default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[58]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[58]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[58]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[58]_i_12default:default8Z32-662
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[110]_110[7]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[110]_110[7]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[110][7]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[110][7]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1642io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1642default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_164	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1642default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4602io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4602default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_460	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4602default:default8Z32-663
¼
/Processed net %s.  Did not re-place instance %s336*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_101io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_102default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_10	-io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_102default:default8Z32-662
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_60io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_62default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_6	,io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_62default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_80io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_82default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_8	,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_82default:default8Z32-662
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[51]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[51]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[51]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[51]_i_12default:default8Z32-662
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[57]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[57]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[57]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[57]_i_12default:default8Z32-662
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[55]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[55]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[55]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[55]_i_12default:default8Z32-662
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[122]_122[7]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[122]_122[7]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[122][7]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[122][7]2default:default8Z32-663
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4652io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4652default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_465	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4652default:default8Z32-663
¯
(Processed net %s.  Re-placed instance %s337*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN.io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN2default:default2r
-io0/inst_ADC_TOP/isnt_filter/i_reg[1]_replica	-io0/inst_ADC_TOP/isnt_filter/i_reg[1]_replica2default:default8Z32-663
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[123]_123[8]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[123]_123[8]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[123][8]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[123][8]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1572io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1572default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_157	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1572default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4312io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4312default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_431	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4312default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[7]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[75][7]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[75][7]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4512io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4512default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_451	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4512default:default8Z32-662
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[7]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[7]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[120][7]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[120][7]2default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[59]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[59]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[59]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[59]_i_12default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[26]_26[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[26]_26[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[26][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[26][8]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1592io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1592default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_159	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1592default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4392io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4392default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_439	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4392default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[53]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[53]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[53]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[53]_i_12default:default8Z32-662
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[111]_111[7]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[111]_111[7]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[111][7]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[111][7]2default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[79][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[79][8]2default:default8Z32-663
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[126]_126[7]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[126]_126[7]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[126][7]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[126][7]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4642io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4642default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_464	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4642default:default8Z32-662
±
(Processed net %s.  Re-placed instance %s337*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__00io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__02default:default2p
,io0/inst_ADC_TOP/isnt_filter/i_reg[1]_rep__0	,io0/inst_ADC_TOP/isnt_filter/i_reg[1]_rep__02default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[48]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[48]_i_12default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[48]_i_1	,io0/inst_ADC_TOP/isnt_filter/y_array[48]_i_12default:default8Z32-662
Â
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[88]_88[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[88]_88[7]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[88][7]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[88][7]2default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_30[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_30[7]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[30][7]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[30][7]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1672io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1672default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_167	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1672default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4722io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4722default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_472	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4722default:default8Z32-663
¼
/Processed net %s.  Did not re-place instance %s336*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_111io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_112default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_11	-io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_112default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[7]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[94][7]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[94][7]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4562io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4562default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_456	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4562default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[31]_31[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[31]_31[7]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[31][7]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[31][7]2default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[76]_76[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[76]_76[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[76][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[76][8]2default:default8Z32-663
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[62]_62[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[62]_62[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[62][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[62][8]2default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_80io0/inst_ADC_TOP/isnt_filter/n_0_y_array[23]_i_82default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_8	,io0/inst_ADC_TOP/isnt_filter/y_array[23]_i_82default:default8Z32-662
»
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[71]_71[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[71]_71[8]2default:default2v
/io0/inst_ADC_TOP/isnt_filter/x_array_reg[71][8]	/io0/inst_ADC_TOP/isnt_filter/x_array_reg[71][8]2default:default8Z32-663
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[110]_110[8]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[110]_110[8]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[110][8]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[110][8]2default:default8Z32-663
À
/Processed net %s.  Did not re-place instance %s336*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1562io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_1562default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_156	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1562default:default8Z32-662
¹
(Processed net %s.  Re-placed instance %s337*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4262io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4262default:default2t
.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_426	.io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_4262default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_70io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_72default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_7	,io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_72default:default8Z32-662
Â
(Processed net %s.  Re-placed instance %s337*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[111]_111[8]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[111]_111[8]2default:default2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[111][8]	0io0/inst_ADC_TOP/isnt_filter/x_array_reg[111][8]2default:default8Z32-663
¸
/Processed net %s.  Did not re-place instance %s336*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_70io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_72default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_7	,io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_72default:default8Z32-662
¼
/Processed net %s.  Did not re-place instance %s336*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_101io0/inst_ADC_TOP/isnt_filter/n_0_y_array[27]_i_102default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_10	-io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_102default:default8Z32-662
§
#Optimized %s %s.  Re-placed %s %s.
335*physynth2
602default:default2
nets2default:default2
602default:default2
	instances2default:defaultZ32-661
²
(%s %s Timing Summary | WNS=%s | TNS=%s |333*physynth2
	Estimated2default:default2
 2default:default2
-7.0192default:default2
-368.9132default:defaultZ32-619
G
;Phase 3 Placement Based Optimization | Checksum: 1b432cae9
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:02:14 ; elapsed = 00:02:42 . Memory (MB): peak = 1774.668 ; gain = 59.8242default:default
^

Phase %s%s
101*constraints2
4 2default:default2
Rewire2default:defaultZ18-101
X
Starting %s optimization...
227*physynth2
Signal Push2default:defaultZ32-246
j
.No nets found for rewiring (%s) optimization.
222*physynth2
Signal Push2default:defaultZ32-241
1
%Phase 4 Rewire | Checksum: 1b432cae9
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:02:15 ; elapsed = 00:02:43 . Memory (MB): peak = 1774.668 ; gain = 59.8242default:default
r

Phase %s%s
101*constraints2
5 2default:default2.
Critical Cell Optimization2default:defaultZ18-101
†
;Identified %s candidate %s for critical-cell optimization.
46*physynth2
882default:default2
nets2default:defaultZ32-46
š
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[9]"io0/inst_ADC_TOP/isnt_filter/O7[9]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_6	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_62default:default8Z32-601
š
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[6]"io0/inst_ADC_TOP/isnt_filter/O7[6]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_9	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_92default:default8Z32-601
œ
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[4]"io0/inst_ADC_TOP/isnt_filter/O7[4]2default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_11	-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_112default:default8Z32-601
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[9]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[9]2default:default2
12default:default8Z32-81
½
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[7]"io0/inst_ADC_TOP/isnt_filter/O7[7]2default:default8Z32-572
½
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[8]"io0/inst_ADC_TOP/isnt_filter/O7[8]2default:default8Z32-572
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_30[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[30]_30[8]2default:default2
12default:default8Z32-81
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[4]_4[9]0io0/inst_ADC_TOP/isnt_filter/x_array_reg[4]_4[9]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[94]_94[8]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[8]2default:default2
12default:default8Z32-81
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[2]_2[9]0io0/inst_ADC_TOP/isnt_filter/x_array_reg[2]_2[9]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_58[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_58[8]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[52]_52[4]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[52]_52[4]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[60]_60[4]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[60]_60[4]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[59]_59[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[59]_59[7]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[11]_11[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[11]_11[8]2default:default2
12default:default8Z32-81
Ý
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[79]_79[8]2default:default8Z32-572
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[71]_71[9]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[71]_71[9]2default:default2
12default:default8Z32-81
œ
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[0]"io0/inst_ADC_TOP/isnt_filter/O7[0]2default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_15	-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_152default:default8Z32-601
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[4]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[4]2default:default2
12default:default8Z32-81
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_30io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_32default:default2
32default:default8Z32-81
œ
-Processed net %s. Net driver %s was replaced
317*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O7[1]"io0/inst_ADC_TOP/isnt_filter/O7[1]2default:default2r
-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_14	-io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_142default:default8Z32-601
Ó
'Processed net %s. Replicated %s times.
81*physynth2x
0io0/inst_ADC_TOP/isnt_filter/x_array_reg[8]_8[1]0io0/inst_ADC_TOP/isnt_filter/x_array_reg[8]_8[1]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[60]_60[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[60]_60[8]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[28]_28[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[28]_28[8]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[26]_26[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[26]_26[8]2default:default2
12default:default8Z32-81
â
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[126]_126[8]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[126]_126[8]2default:default8Z32-572
â
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[127]_127[8]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[127]_127[8]2default:default8Z32-572
Ý
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_90[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[90]_90[7]2default:default8Z32-572
œ
-Processed net %s. Net driver %s was replaced
317*physynth2^
#io0/inst_ADC_TOP/isnt_filter/O7[12]#io0/inst_ADC_TOP/isnt_filter/O7[12]2default:default2p
,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_3	,io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_32default:default8Z32-601
Ù
'Processed net %s. Replicated %s times.
81*physynth2~
3io0/inst_ADC_TOP/isnt_filter/x_array_reg[44]_44[12]3io0/inst_ADC_TOP/isnt_filter/x_array_reg[44]_44[12]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[75]_75[8]2default:default2
12default:default8Z32-81
â
'Processed net %s. Replicated %s times.
81*physynth2†
7io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__1_repN_17io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__1_repN_12default:default2
52default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[48]_48[9]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[48]_48[9]2default:default2
12default:default8Z32-81
Ý
BNet %s was not replicated - recommend -force_replication_on_nets.
315*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[91]_91[7]2default:default8Z32-572
Ü
'Processed net %s. Replicated %s times.
81*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[127]_127[7]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[127]_127[7]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[56]_56[8]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[92]_92[7]2default:default2
12default:default8Z32-81
Ü
'Processed net %s. Replicated %s times.
81*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[9]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[120]_120[9]2default:default2
12default:default8Z32-81
×
'Processed net %s. Replicated %s times.
81*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[76]_76[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[76]_76[7]2default:default2
12default:default8Z32-81
Ü
'Processed net %s. Replicated %s times.
81*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[122]_122[7]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[122]_122[7]2default:default2
12default:default8Z32-81
â
'Processed net %s. Replicated %s times.
81*physynth2†
7io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_57io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_52default:default2
12default:default8Z32-81
¨
$Optimized %s %s. Created %s new %s.
216*physynth2
352default:default2
nets2default:default2
352default:default2
	instances2default:defaultZ32-232
²
(%s %s Timing Summary | WNS=%s | TNS=%s |333*physynth2
	Estimated2default:default2
 2default:default2
-6.9852default:default2
-366.7372default:defaultZ32-619
E
9Phase 5 Critical Cell Optimization | Checksum: 232f55175
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:03:12 ; elapsed = 00:03:53 . Memory (MB): peak = 1774.668 ; gain = 59.8242default:default
q

Phase %s%s
101*constraints2
6 2default:default2-
DSP Register Optimization2default:defaultZ18-101
a
FNo candidate cells for DSP register optimization found in the design.
274*physynthZ32-456
D
8Phase 6 DSP Register Optimization | Checksum: 232f55175
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:03:12 ; elapsed = 00:03:54 . Memory (MB): peak = 1774.668 ; gain = 59.8242default:default
r

Phase %s%s
101*constraints2
7 2default:default2.
BRAM Register Optimization2default:defaultZ18-101
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[0].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[2].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r2default:default8Z32-614
´
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2 
Dleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r	Dleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[1].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[1].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r2default:default8Z32-614
¶
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2¢
Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[3].r	Eleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[3].r2default:default8Z32-614
´
RProperty '%s' on BRAM cell '%s' is 0. Skip BRAM Register Optimization on the cell
328*physynth2 
READ_WIDTH_B2default:default2 
Dleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r	Dleon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r2default:default8Z32-614
`
ENo candidate cells for BRAM register optimization found in the design297*physynthZ32-526
E
9Phase 7 BRAM Register Optimization | Checksum: 232f55175
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:03:13 ; elapsed = 00:03:54 . Memory (MB): peak = 1774.668 ; gain = 59.8242default:default
s

Phase %s%s
101*constraints2
8 2default:default2/
Shift Register Optimization2default:defaultZ18-101
_
DNo candidate cells for SRL register optimization found in the design349*physynthZ32-677
F
:Phase 8 Shift Register Optimization | Checksum: 232f55175
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:03:13 ; elapsed = 00:03:54 . Memory (MB): peak = 1774.668 ; gain = 59.8242default:default
q

Phase %s%s
101*constraints2
9 2default:default2-
Critical Pin Optimization2default:defaultZ18-101
ˆ
:Identified %s candidate %s for critical-pin optimization.
320*physynth2
1002default:default2
nets2default:defaultZ32-606
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[43]_43[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[43]_43[7]2default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_311io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_312default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4772io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4772default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[63])io0/inst_ADC_TOP/isnt_filter/y_array0[63]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[31]_31[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[31]_31[8]2default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_291io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_292default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[60])io0/inst_ADC_TOP/isnt_filter/y_array0[60]2default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_281io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_282default:default2
12default:default2
pins2default:default8Z32-613
þ
+Processed net %s.  Swapped %s critical %s.
327*physynth2‚
5io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__0_repN5io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_rep__0_repN2default:default2
122default:default2
pin2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_331io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_332default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[63]_63[7]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4802io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4802default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[66]_66[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[66]_66[8]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[67]_67[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[67]_67[8]2default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[61])io0/inst_ADC_TOP/isnt_filter/y_array0[61]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[11]_11[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[11]_11[7]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4692io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4692default:default2
12default:default2
pins2default:default8Z32-613
ü
+Processed net %s.  Swapped %s critical %s.
327*physynth2€
4io0/inst_ADC_TOP/isnt_filter/x_array_reg[123]_123[7]4io0/inst_ADC_TOP/isnt_filter/x_array_reg[123]_123[7]2default:default2
12default:default2
pins2default:default8Z32-613
õ
+Processed net %s.  Swapped %s critical %s.
327*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_301io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_302default:default2
12default:default2
pins2default:default8Z32-613
Þ
GProcessed net %s.  Critical pin optimization did not optimize the net.
323*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_20io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_22default:default8Z32-609
Ú
GProcessed net %s.  Critical pin optimization did not optimize the net.
323*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN.io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN2default:default8Z32-609
í
GProcessed net %s.  Critical pin optimization did not optimize the net.
323*physynth2†
7io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_17io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__0_repN_12default:default8Z32-609
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4302io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4302default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4222io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4222default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[62])io0/inst_ADC_TOP/isnt_filter/y_array0[62]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_58[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[58]_58[7]2default:default2
12default:default2
pins2default:default8Z32-613
ò
+Processed net %s.  Swapped %s critical %s.
327*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_10io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[1]_repN_12default:default2
52default:default2
pin2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[83]_83[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[83]_83[8]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[82]_82[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[82]_82[8]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4572io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4572default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4612io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4612default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4562io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4562default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[68]_68[8]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[68]_68[8]2default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[49])io0/inst_ADC_TOP/isnt_filter/y_array0[49]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[27]_27[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[27]_27[7]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4732io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4732default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[58])io0/inst_ADC_TOP/isnt_filter/y_array0[58]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[74]_74[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[74]_74[7]2default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[51])io0/inst_ADC_TOP/isnt_filter/y_array0[51]2default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[57])io0/inst_ADC_TOP/isnt_filter/y_array0[57]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/x_array_reg[71]_71[7]2io0/inst_ADC_TOP/isnt_filter/x_array_reg[71]_71[7]2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4532io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4532default:default2
12default:default2
pins2default:default8Z32-613
å
+Processed net %s.  Swapped %s critical %s.
327*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[55])io0/inst_ADC_TOP/isnt_filter/y_array0[55]2default:default2
12default:default2
pins2default:default8Z32-613
‚
+Processed net %s.  Swapped %s critical %s.
327*physynth2†
7io0/inst_ADC_TOP/isnt_filter/x_array_reg[28]_28[8]_repN7io0/inst_ADC_TOP/isnt_filter/x_array_reg[28]_28[8]_repN2default:default2
12default:default2
pins2default:default8Z32-613
÷
+Processed net %s.  Swapped %s critical %s.
327*physynth2|
2io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4262io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_4262default:default2
12default:default2
pins2default:default8Z32-613
 
!Optimized %s %s.  Swapped %s %s.
322*physynth2
422default:default2
nets2default:default2
572default:default2
pins2default:defaultZ32-608
D
8Phase 9 Critical Pin Optimization | Checksum: 232f55175
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:03:38 ; elapsed = 00:04:25 . Memory (MB): peak = 1774.668 ; gain = 59.8242default:default
v

Phase %s%s
101*constraints2
10 2default:default21
Very High Fanout Optimization2default:defaultZ18-101
ž
=Pass %s. Identified %s candidate %s for fanout optimization.
76*physynth2
12default:default2
22default:default2
nets2default:defaultZ32-76
Ž
'Processed net %s. Replicated %s times.
81*physynth22
rst0/p_0_in_0rst0/p_0_in_02default:default2
162default:default8Z32-81
±
'Processed net %s. Replicated %s times.
81*physynth2V
io0/inst_ADC_TOP/isnt_filter/O1io0/inst_ADC_TOP/isnt_filter/O12default:default2
72default:default8Z32-81
Ê
2End Pass %s. Optimized %s %s. Created %s new %s.

29*physynth2
12default:default2
22default:default2
nets2default:default2
232default:default2
	instances2default:defaultZ32-29
I
=Phase 10 Very High Fanout Optimization | Checksum: 25096750a
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:04:36 ; elapsed = 00:05:31 . Memory (MB): peak = 1780.668 ; gain = 65.8242default:default
q

Phase %s%s
101*constraints2
11 2default:default2,
BRAM Enable Optimization2default:defaultZ18-101
D
8Phase 11 BRAM Enable Optimization | Checksum: 25096750a
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:04:36 ; elapsed = 00:05:31 . Memory (MB): peak = 1780.668 ; gain = 65.8242default:default

I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:00.162default:default2
00:00:00.182default:default2
1780.6682default:default2
0.0002default:defaultZ17-268
“
>Post Physical Optimization Timing Summary | WNS=%s | TNS=%s |
318*physynth2
-6.5712default:default2
-344.9782default:defaultZ32-603
A
5Ending Physical Synthesis Task | Checksum: 19c870a72
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:04:37 ; elapsed = 00:05:31 . Memory (MB): peak = 1780.668 ; gain = 65.8242default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
2712default:default2
822default:default2
02default:default2
02default:defaultZ4-41
X
%s completed successfully
29*	vivadotcl2#
phys_opt_design2default:defaultZ4-42
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2%
phys_opt_design: 2default:default2
00:05:152default:default2
00:06:172default:default2
1780.6682default:default2
65.8242default:defaultZ17-268
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
‚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:052default:default2
00:00:062default:default2
1780.6722default:default2
0.0002default:defaultZ17-268
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:092default:default2
00:00:112default:default2
1780.6722default:default2
0.0042default:defaultZ17-268


End Record