# SystemVerilog-for-Verification
Flip-Flop, FIFO, and Intercommunication Protocol RTL Design with SystemVerilog Testbenches following UVM-inspired architecture.
