$date
	Sat Aug 31 23:12:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regfile_tb $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var reg 5 # a1 [4:0] $end
$var reg 5 $ a2 [4:0] $end
$var reg 5 % a3 [4:0] $end
$var reg 1 & clk $end
$var reg 32 ' wd3 [31:0] $end
$var reg 1 ( we3 $end
$scope module UUT $end
$var wire 1 & clk $end
$var wire 5 ) ra1 [4:0] $end
$var wire 5 * ra2 [4:0] $end
$var wire 5 + wa3 [4:0] $end
$var wire 32 , wd3 [31:0] $end
$var wire 1 ( we3 $end
$var wire 32 - rd2 [31:0] $end
$var wire 32 . rd1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
0&
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
1&
#20
0&
#30
1&
#40
0&
#50
1&
#60
0&
#70
1&
#80
0&
#90
1&
#100
0&
1(
#110
1&
#120
0&
b1 %
b1 +
b10101011110011011110111110101011 '
b10101011110011011110111110101011 ,
#130
1&
#140
b10101011110011011110111110101011 "
b10101011110011011110111110101011 .
0&
b10 %
b10 +
b1 #
b1 )
b1001000110100010101100111 '
b1001000110100010101100111 ,
#150
1&
#160
b10101011110011011110111110101011 !
b10101011110011011110111110101011 -
b1001000110100010101100111 "
b1001000110100010101100111 .
0&
b11 %
b11 +
b1 $
b1 *
b10 #
b10 )
b11001100110011001100110011001100 '
b11001100110011001100110011001100 ,
#170
1&
#180
b11001100110011001100110011001100 !
b11001100110011001100110011001100 -
0&
b1 %
b1 +
b11 $
b11 *
b110011001100110100010101100111 '
b110011001100110100010101100111 ,
