#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5589db0f3330 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x5589db11f610_0 .var/i "errores", 31 0;
v0x5589db11f710_0 .var "t_A", 3 0;
v0x5589db11f7d0_0 .var "t_B", 3 0;
v0x5589db11f8d0_0 .var "t_Op", 1 0;
v0x5589db11f970_0 .net "t_R", 3 0, L_0x5589db124370;  1 drivers
v0x5589db11fa10_0 .net "t_c", 0 0, L_0x5589db1244a0;  1 drivers
v0x5589db11fae0_0 .var "t_l", 0 0;
v0x5589db11fbb0_0 .net "t_s", 0 0, L_0x5589db1243e0;  1 drivers
v0x5589db11fc80_0 .net "t_z", 0 0, L_0x5589db124560;  1 drivers
S_0x5589db0f2f50 .scope task, "check" "check" 2 47, 2 47 0, S_0x5589db0f3330;
 .timescale -9 -11;
v0x5589db0df9d0_0 .var "flag_carry", 0 0;
v0x5589db114a60_0 .var "flag_sign", 0 0;
v0x5589db114b20_0 .var "flag_zero", 0 0;
v0x5589db114bc0_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x5589db11fae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5589db11f8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 59 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x5589db11f8d0_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5589db11f710_0;
    %load/vec4 v0x5589db11f7d0_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589db114bc0_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5589db11f710_0;
    %load/vec4 v0x5589db11f7d0_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589db114bc0_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5589db11f710_0;
    %load/vec4 v0x5589db11f7d0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589db114bc0_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5589db11f710_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589db114bc0_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589db0df9d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589db114a60_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5589db11f8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 71 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x5589db11f8d0_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x5589db11f710_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x5589db114bc0_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x5589db11f7d0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x5589db114bc0_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x5589db11f710_0;
    %pad/u 5;
    %load/vec4 v0x5589db11f7d0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x5589db114bc0_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x5589db11f710_0;
    %pad/u 5;
    %load/vec4 v0x5589db11f7d0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x5589db114bc0_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x5589db114bc0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x5589db0df9d0_0, 0, 1;
    %load/vec4 v0x5589db114bc0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x5589db114a60_0, 0, 1;
    %load/vec4 v0x5589db114a60_0;
    %load/vec4 v0x5589db11fbb0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5589db0df9d0_0;
    %load/vec4 v0x5589db11fa10_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.14, 6;
    %load/vec4 v0x5589db11f610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589db11f610_0, 0, 32;
    %vpi_call 2 78 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x5589db11fae0_0, v0x5589db11f8d0_0, v0x5589db11f710_0, v0x5589db11f7d0_0 {0 0 0};
    %load/vec4 v0x5589db114a60_0;
    %load/vec4 v0x5589db11fbb0_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 80 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x5589db114a60_0, v0x5589db11fbb0_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x5589db0df9d0_0;
    %load/vec4 v0x5589db11fa10_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 82 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x5589db0df9d0_0, v0x5589db11fa10_0 {0 0 0};
T_0.18 ;
T_0.14 ;
T_0.1 ;
    %load/vec4 v0x5589db114bc0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x5589db114b20_0, 0, 1;
    %load/vec4 v0x5589db114bc0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5589db11f970_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5589db114b20_0;
    %load/vec4 v0x5589db11fc80_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0x5589db11f610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589db11f610_0, 0, 32;
    %vpi_call 2 90 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x5589db11fae0_0, v0x5589db11f8d0_0, v0x5589db11f710_0, v0x5589db11f7d0_0 {0 0 0};
    %load/vec4 v0x5589db114bc0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5589db11f970_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 92 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x5589db114bc0_0, 0, 4>, v0x5589db11f970_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x5589db114b20_0;
    %load/vec4 v0x5589db11fc80_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 94 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x5589db114b20_0, v0x5589db11fc80_0 {0 0 0};
T_0.24 ;
T_0.20 ;
    %end;
S_0x5589db114ca0 .scope module, "mat" "alu" 2 12, 3 1 0, S_0x5589db0f3330;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "l"
L_0x5589db124370 .functor BUFZ 4, v0x5589db11ea30_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5589db1243e0 .functor BUFZ 1, v0x5589db11f280_0, C4<0>, C4<0>, C4<0>;
L_0x5589db1244a0 .functor BUFZ 1, v0x5589db11ec60_0, C4<0>, C4<0>, C4<0>;
L_0x5589db124560 .functor BUFZ 1, v0x5589db11f400_0, C4<0>, C4<0>, C4<0>;
v0x5589db11e3c0_0 .net "A", 3 0, v0x5589db11f710_0;  1 drivers
v0x5589db11e4c0_0 .net "ALUOp", 1 0, v0x5589db11f8d0_0;  1 drivers
v0x5589db11e580_0 .net "B", 3 0, v0x5589db11f7d0_0;  1 drivers
v0x5589db11e640_0 .var "C_in0", 0 0;
v0x5589db11e730_0 .net "OP1", 3 0, v0x5589db11ee60_0;  1 drivers
v0x5589db11e890_0 .net "OP2", 3 0, L_0x5589db11fe90;  1 drivers
v0x5589db11e950_0 .net "R", 3 0, L_0x5589db124370;  alias, 1 drivers
v0x5589db11ea30_0 .var "R_Aux", 3 0;
v0x5589db11eb10_0 .net "carry", 0 0, L_0x5589db1244a0;  alias, 1 drivers
v0x5589db11ec60_0 .var "carry_Aux", 0 0;
v0x5589db11ed20_0 .var "cpl", 0 0;
v0x5589db11edc0_0 .net "l", 0 0, v0x5589db11fae0_0;  1 drivers
v0x5589db11ee60_0 .var "op1_A", 3 0;
v0x5589db11ef40_0 .var "op2_B", 3 0;
v0x5589db11f000_0 .net "posible_carry", 0 0, L_0x5589db121e90;  1 drivers
v0x5589db11f0a0_0 .net "salida_sum4", 3 0, L_0x5589db1225f0;  1 drivers
v0x5589db11f140_0 .net "salida_ul4", 3 0, L_0x5589db123f70;  1 drivers
v0x5589db11f1e0_0 .net "sign", 0 0, L_0x5589db1243e0;  alias, 1 drivers
v0x5589db11f280_0 .var "sign_Aux", 0 0;
v0x5589db11f340_0 .net "zero", 0 0, L_0x5589db124560;  alias, 1 drivers
v0x5589db11f400_0 .var "zero_Aux", 0 0;
E_0x5589db0c4c70 .event edge, v0x5589db11a000_0, v0x5589db11e160_0;
E_0x5589db0c9f60 .event edge, v0x5589db11e580_0, v0x5589db11e3c0_0, v0x5589db11edc0_0, v0x5589db115cc0_0;
S_0x5589db115000 .scope module, "complementador" "compl1" 3 18, 4 1 0, S_0x5589db114ca0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "Inp"
    .port_info 2 /INPUT 1 "cpl"
L_0x5589db11fdf0 .functor NOT 4, v0x5589db11ef40_0, C4<0000>, C4<0000>, C4<0000>;
v0x5589db115260_0 .net "Inp", 3 0, v0x5589db11ef40_0;  1 drivers
v0x5589db115360_0 .net "Out", 3 0, L_0x5589db11fe90;  alias, 1 drivers
v0x5589db115440_0 .net *"_s0", 3 0, L_0x5589db11fdf0;  1 drivers
v0x5589db115500_0 .net "cpl", 0 0, v0x5589db11ed20_0;  1 drivers
L_0x5589db11fe90 .functor MUXZ 4, v0x5589db11ef40_0, L_0x5589db11fdf0, v0x5589db11ed20_0, C4<>;
S_0x5589db115640 .scope module, "logica" "ul4" 3 25, 5 1 0, S_0x5589db114ca0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 2 "S"
v0x5589db119e60_0 .net "A", 3 0, v0x5589db11ee60_0;  alias, 1 drivers
v0x5589db119f40_0 .net "B", 3 0, L_0x5589db11fe90;  alias, 1 drivers
v0x5589db11a000_0 .net "Out", 3 0, L_0x5589db123f70;  alias, 1 drivers
v0x5589db11a0d0_0 .net "S", 1 0, v0x5589db11f8d0_0;  alias, 1 drivers
L_0x5589db122e90 .part v0x5589db11ee60_0, 0, 1;
L_0x5589db123040 .part L_0x5589db11fe90, 0, 1;
L_0x5589db123470 .part v0x5589db11ee60_0, 1, 1;
L_0x5589db123510 .part L_0x5589db11fe90, 1, 1;
L_0x5589db1239d0 .part v0x5589db11ee60_0, 2, 1;
L_0x5589db123a70 .part L_0x5589db11fe90, 2, 1;
L_0x5589db123f70 .concat8 [ 1 1 1 1], v0x5589db1160f0_0, v0x5589db117280_0, v0x5589db118420_0, v0x5589db119600_0;
L_0x5589db124150 .part v0x5589db11ee60_0, 3, 1;
L_0x5589db124240 .part L_0x5589db11fe90, 3, 1;
S_0x5589db115810 .scope module, "cl_1" "cl" 5 2, 6 1 0, S_0x5589db115640;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x5589db1204e0 .functor AND 1, L_0x5589db122e90, L_0x5589db123040, C4<1>, C4<1>;
L_0x5589db122bb0 .functor OR 1, L_0x5589db122e90, L_0x5589db123040, C4<0>, C4<0>;
L_0x5589db122d10 .functor XOR 1, L_0x5589db122e90, L_0x5589db123040, C4<0>, C4<0>;
L_0x5589db122dd0 .functor NOT 1, L_0x5589db122e90, C4<0>, C4<0>, C4<0>;
v0x5589db116270_0 .net "S", 1 0, v0x5589db11f8d0_0;  alias, 1 drivers
v0x5589db116350_0 .net "a", 0 0, L_0x5589db122e90;  1 drivers
v0x5589db1163f0_0 .net "and1", 0 0, L_0x5589db1204e0;  1 drivers
v0x5589db1164f0_0 .net "b", 0 0, L_0x5589db123040;  1 drivers
v0x5589db116590_0 .net "not1", 0 0, L_0x5589db122dd0;  1 drivers
v0x5589db116680_0 .net "or1", 0 0, L_0x5589db122bb0;  1 drivers
v0x5589db116750_0 .net "out", 0 0, v0x5589db1160f0_0;  1 drivers
v0x5589db116820_0 .net "xor1", 0 0, L_0x5589db122d10;  1 drivers
S_0x5589db1159e0 .scope module, "mux_1" "mux4_1" 6 7, 7 1 0, S_0x5589db115810;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x5589db115cc0_0 .net "S", 1 0, v0x5589db11f8d0_0;  alias, 1 drivers
v0x5589db115dc0_0 .net "a", 0 0, L_0x5589db1204e0;  alias, 1 drivers
v0x5589db115e80_0 .net "b", 0 0, L_0x5589db122bb0;  alias, 1 drivers
v0x5589db115f20_0 .net "c", 0 0, L_0x5589db122d10;  alias, 1 drivers
v0x5589db115fe0_0 .net "d", 0 0, L_0x5589db122dd0;  alias, 1 drivers
v0x5589db1160f0_0 .var "out", 0 0;
E_0x5589db0ca0d0/0 .event edge, v0x5589db115cc0_0, v0x5589db115fe0_0, v0x5589db115f20_0, v0x5589db115e80_0;
E_0x5589db0ca0d0/1 .event edge, v0x5589db115dc0_0;
E_0x5589db0ca0d0 .event/or E_0x5589db0ca0d0/0, E_0x5589db0ca0d0/1;
S_0x5589db116920 .scope module, "cl_2" "cl" 5 3, 6 1 0, S_0x5589db115640;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x5589db1230e0 .functor AND 1, L_0x5589db123470, L_0x5589db123510, C4<1>, C4<1>;
L_0x5589db123150 .functor OR 1, L_0x5589db123470, L_0x5589db123510, C4<0>, C4<0>;
L_0x5589db123260 .functor XOR 1, L_0x5589db123470, L_0x5589db123510, C4<0>, C4<0>;
L_0x5589db123320 .functor NOT 1, L_0x5589db123470, C4<0>, C4<0>, C4<0>;
v0x5589db117440_0 .net "S", 1 0, v0x5589db11f8d0_0;  alias, 1 drivers
v0x5589db117520_0 .net "a", 0 0, L_0x5589db123470;  1 drivers
v0x5589db1175e0_0 .net "and1", 0 0, L_0x5589db1230e0;  1 drivers
v0x5589db1176b0_0 .net "b", 0 0, L_0x5589db123510;  1 drivers
v0x5589db117750_0 .net "not1", 0 0, L_0x5589db123320;  1 drivers
v0x5589db117840_0 .net "or1", 0 0, L_0x5589db123150;  1 drivers
v0x5589db117910_0 .net "out", 0 0, v0x5589db117280_0;  1 drivers
v0x5589db1179e0_0 .net "xor1", 0 0, L_0x5589db123260;  1 drivers
S_0x5589db116b60 .scope module, "mux_1" "mux4_1" 6 7, 7 1 0, S_0x5589db116920;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x5589db116e20_0 .net "S", 1 0, v0x5589db11f8d0_0;  alias, 1 drivers
v0x5589db116f50_0 .net "a", 0 0, L_0x5589db1230e0;  alias, 1 drivers
v0x5589db117010_0 .net "b", 0 0, L_0x5589db123150;  alias, 1 drivers
v0x5589db1170b0_0 .net "c", 0 0, L_0x5589db123260;  alias, 1 drivers
v0x5589db117170_0 .net "d", 0 0, L_0x5589db123320;  alias, 1 drivers
v0x5589db117280_0 .var "out", 0 0;
E_0x5589db0f99b0/0 .event edge, v0x5589db115cc0_0, v0x5589db117170_0, v0x5589db1170b0_0, v0x5589db117010_0;
E_0x5589db0f99b0/1 .event edge, v0x5589db116f50_0;
E_0x5589db0f99b0 .event/or E_0x5589db0f99b0/0, E_0x5589db0f99b0/1;
S_0x5589db117ae0 .scope module, "cl_3" "cl" 5 4, 6 1 0, S_0x5589db115640;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x5589db123640 .functor AND 1, L_0x5589db1239d0, L_0x5589db123a70, C4<1>, C4<1>;
L_0x5589db1236b0 .functor OR 1, L_0x5589db1239d0, L_0x5589db123a70, C4<0>, C4<0>;
L_0x5589db1237c0 .functor XOR 1, L_0x5589db1239d0, L_0x5589db123a70, C4<0>, C4<0>;
L_0x5589db123880 .functor NOT 1, L_0x5589db1239d0, C4<0>, C4<0>, C4<0>;
v0x5589db1185e0_0 .net "S", 1 0, v0x5589db11f8d0_0;  alias, 1 drivers
v0x5589db1186c0_0 .net "a", 0 0, L_0x5589db1239d0;  1 drivers
v0x5589db118780_0 .net "and1", 0 0, L_0x5589db123640;  1 drivers
v0x5589db118850_0 .net "b", 0 0, L_0x5589db123a70;  1 drivers
v0x5589db1188f0_0 .net "not1", 0 0, L_0x5589db123880;  1 drivers
v0x5589db1189e0_0 .net "or1", 0 0, L_0x5589db1236b0;  1 drivers
v0x5589db118ab0_0 .net "out", 0 0, v0x5589db118420_0;  1 drivers
v0x5589db118b80_0 .net "xor1", 0 0, L_0x5589db1237c0;  1 drivers
S_0x5589db117d50 .scope module, "mux_1" "mux4_1" 6 7, 7 1 0, S_0x5589db117ae0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x5589db118030_0 .net "S", 1 0, v0x5589db11f8d0_0;  alias, 1 drivers
v0x5589db118110_0 .net "a", 0 0, L_0x5589db123640;  alias, 1 drivers
v0x5589db1181d0_0 .net "b", 0 0, L_0x5589db1236b0;  alias, 1 drivers
v0x5589db1182a0_0 .net "c", 0 0, L_0x5589db1237c0;  alias, 1 drivers
v0x5589db118360_0 .net "d", 0 0, L_0x5589db123880;  alias, 1 drivers
v0x5589db118420_0 .var "out", 0 0;
E_0x5589db117fc0/0 .event edge, v0x5589db115cc0_0, v0x5589db118360_0, v0x5589db1182a0_0, v0x5589db1181d0_0;
E_0x5589db117fc0/1 .event edge, v0x5589db118110_0;
E_0x5589db117fc0 .event/or E_0x5589db117fc0/0, E_0x5589db117fc0/1;
S_0x5589db118c80 .scope module, "cl_4" "cl" 5 5, 6 1 0, S_0x5589db115640;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x5589db123be0 .functor AND 1, L_0x5589db124150, L_0x5589db124240, C4<1>, C4<1>;
L_0x5589db123c50 .functor OR 1, L_0x5589db124150, L_0x5589db124240, C4<0>, C4<0>;
L_0x5589db123d60 .functor XOR 1, L_0x5589db124150, L_0x5589db124240, C4<0>, C4<0>;
L_0x5589db123e20 .functor NOT 1, L_0x5589db124150, C4<0>, C4<0>, C4<0>;
v0x5589db1197c0_0 .net "S", 1 0, v0x5589db11f8d0_0;  alias, 1 drivers
v0x5589db1198a0_0 .net "a", 0 0, L_0x5589db124150;  1 drivers
v0x5589db119960_0 .net "and1", 0 0, L_0x5589db123be0;  1 drivers
v0x5589db119a30_0 .net "b", 0 0, L_0x5589db124240;  1 drivers
v0x5589db119ad0_0 .net "not1", 0 0, L_0x5589db123e20;  1 drivers
v0x5589db119bc0_0 .net "or1", 0 0, L_0x5589db123c50;  1 drivers
v0x5589db119c90_0 .net "out", 0 0, v0x5589db119600_0;  1 drivers
v0x5589db119d60_0 .net "xor1", 0 0, L_0x5589db123d60;  1 drivers
S_0x5589db118ec0 .scope module, "mux_1" "mux4_1" 6 7, 7 1 0, S_0x5589db118c80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x5589db1191c0_0 .net "S", 1 0, v0x5589db11f8d0_0;  alias, 1 drivers
v0x5589db1192a0_0 .net "a", 0 0, L_0x5589db123be0;  alias, 1 drivers
v0x5589db119360_0 .net "b", 0 0, L_0x5589db123c50;  alias, 1 drivers
v0x5589db119430_0 .net "c", 0 0, L_0x5589db123d60;  alias, 1 drivers
v0x5589db1194f0_0 .net "d", 0 0, L_0x5589db123e20;  alias, 1 drivers
v0x5589db119600_0 .var "out", 0 0;
E_0x5589db119130/0 .event edge, v0x5589db115cc0_0, v0x5589db1194f0_0, v0x5589db119430_0, v0x5589db119360_0;
E_0x5589db119130/1 .event edge, v0x5589db1192a0_0;
E_0x5589db119130 .event/or E_0x5589db119130/0, E_0x5589db119130/1;
S_0x5589db11a240 .scope module, "sumador" "sum4" 3 24, 8 1 0, S_0x5589db114ca0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 1 "c_in"
v0x5589db11dcc0_0 .net "A", 3 0, v0x5589db11ee60_0;  alias, 1 drivers
v0x5589db11dda0_0 .net "B", 3 0, L_0x5589db11fe90;  alias, 1 drivers
v0x5589db11de40_0 .net "C1", 0 0, L_0x5589db120010;  1 drivers
v0x5589db11df30_0 .net "C2", 0 0, L_0x5589db120a80;  1 drivers
v0x5589db11e020_0 .net "C3", 0 0, L_0x5589db1214a0;  1 drivers
v0x5589db11e160_0 .net "S", 3 0, L_0x5589db1225f0;  alias, 1 drivers
v0x5589db11e220_0 .net "c_in", 0 0, v0x5589db11e640_0;  1 drivers
v0x5589db11e2c0_0 .net "c_out", 0 0, L_0x5589db121e90;  alias, 1 drivers
L_0x5589db120860 .part v0x5589db11ee60_0, 0, 1;
L_0x5589db1209e0 .part L_0x5589db11fe90, 0, 1;
L_0x5589db121290 .part v0x5589db11ee60_0, 1, 1;
L_0x5589db121380 .part L_0x5589db11fe90, 1, 1;
L_0x5589db121c70 .part v0x5589db11ee60_0, 2, 1;
L_0x5589db121d60 .part L_0x5589db11fe90, 2, 1;
L_0x5589db1225f0 .concat8 [ 1 1 1 1], L_0x5589db1200b0, L_0x5589db120b20, L_0x5589db121540, L_0x5589db121f30;
L_0x5589db122820 .part v0x5589db11ee60_0, 3, 1;
L_0x5589db122960 .part L_0x5589db11fe90, 3, 1;
S_0x5589db11a440 .scope module, "fa_1" "fa" 8 3, 9 1 0, S_0x5589db11a240;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f575be67060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11a640_0 .net *"_s10", 0 0, L_0x7f575be67060;  1 drivers
v0x5589db11a740_0 .net *"_s11", 1 0, L_0x5589db120440;  1 drivers
v0x5589db11a820_0 .net *"_s13", 1 0, L_0x5589db1205f0;  1 drivers
L_0x7f575be670a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11a910_0 .net *"_s16", 0 0, L_0x7f575be670a8;  1 drivers
v0x5589db11a9f0_0 .net *"_s17", 1 0, L_0x5589db120720;  1 drivers
v0x5589db11ab20_0 .net *"_s3", 1 0, L_0x5589db1201a0;  1 drivers
L_0x7f575be67018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11ac00_0 .net *"_s6", 0 0, L_0x7f575be67018;  1 drivers
v0x5589db11ace0_0 .net *"_s7", 1 0, L_0x5589db1202c0;  1 drivers
v0x5589db11adc0_0 .net "a", 0 0, L_0x5589db120860;  1 drivers
v0x5589db11ae80_0 .net "b", 0 0, L_0x5589db1209e0;  1 drivers
v0x5589db11af40_0 .net "c_in", 0 0, v0x5589db11e640_0;  alias, 1 drivers
v0x5589db11b000_0 .net "c_out", 0 0, L_0x5589db1200b0;  1 drivers
v0x5589db11b0c0_0 .net "sum", 0 0, L_0x5589db120010;  alias, 1 drivers
L_0x5589db120010 .part L_0x5589db120720, 1, 1;
L_0x5589db1200b0 .part L_0x5589db120720, 0, 1;
L_0x5589db1201a0 .concat [ 1 1 0 0], L_0x5589db120860, L_0x7f575be67018;
L_0x5589db1202c0 .concat [ 1 1 0 0], L_0x5589db1209e0, L_0x7f575be67060;
L_0x5589db120440 .arith/sum 2, L_0x5589db1201a0, L_0x5589db1202c0;
L_0x5589db1205f0 .concat [ 1 1 0 0], v0x5589db11e640_0, L_0x7f575be670a8;
L_0x5589db120720 .arith/sum 2, L_0x5589db120440, L_0x5589db1205f0;
S_0x5589db11b220 .scope module, "fa_2" "fa" 8 4, 9 1 0, S_0x5589db11a240;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f575be67138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11b440_0 .net *"_s10", 0 0, L_0x7f575be67138;  1 drivers
v0x5589db11b520_0 .net *"_s11", 1 0, L_0x5589db120ea0;  1 drivers
v0x5589db11b600_0 .net *"_s13", 1 0, L_0x5589db120fe0;  1 drivers
L_0x7f575be67180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11b6f0_0 .net *"_s16", 0 0, L_0x7f575be67180;  1 drivers
v0x5589db11b7d0_0 .net *"_s17", 1 0, L_0x5589db121150;  1 drivers
v0x5589db11b900_0 .net *"_s3", 1 0, L_0x5589db120c10;  1 drivers
L_0x7f575be670f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11b9e0_0 .net *"_s6", 0 0, L_0x7f575be670f0;  1 drivers
v0x5589db11bac0_0 .net *"_s7", 1 0, L_0x5589db120d00;  1 drivers
v0x5589db11bba0_0 .net "a", 0 0, L_0x5589db121290;  1 drivers
v0x5589db11bc60_0 .net "b", 0 0, L_0x5589db121380;  1 drivers
v0x5589db11bd20_0 .net "c_in", 0 0, L_0x5589db120010;  alias, 1 drivers
v0x5589db11bdc0_0 .net "c_out", 0 0, L_0x5589db120b20;  1 drivers
v0x5589db11be60_0 .net "sum", 0 0, L_0x5589db120a80;  alias, 1 drivers
L_0x5589db120a80 .part L_0x5589db121150, 1, 1;
L_0x5589db120b20 .part L_0x5589db121150, 0, 1;
L_0x5589db120c10 .concat [ 1 1 0 0], L_0x5589db121290, L_0x7f575be670f0;
L_0x5589db120d00 .concat [ 1 1 0 0], L_0x5589db121380, L_0x7f575be67138;
L_0x5589db120ea0 .arith/sum 2, L_0x5589db120c10, L_0x5589db120d00;
L_0x5589db120fe0 .concat [ 1 1 0 0], L_0x5589db120010, L_0x7f575be67180;
L_0x5589db121150 .arith/sum 2, L_0x5589db120ea0, L_0x5589db120fe0;
S_0x5589db11bff0 .scope module, "fa_3" "fa" 8 5, 9 1 0, S_0x5589db11a240;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f575be67210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11c220_0 .net *"_s10", 0 0, L_0x7f575be67210;  1 drivers
v0x5589db11c300_0 .net *"_s11", 1 0, L_0x5589db121840;  1 drivers
v0x5589db11c3e0_0 .net *"_s13", 1 0, L_0x5589db121980;  1 drivers
L_0x7f575be67258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11c4d0_0 .net *"_s16", 0 0, L_0x7f575be67258;  1 drivers
v0x5589db11c5b0_0 .net *"_s17", 1 0, L_0x5589db121b80;  1 drivers
v0x5589db11c6e0_0 .net *"_s3", 1 0, L_0x5589db121630;  1 drivers
L_0x7f575be671c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11c7c0_0 .net *"_s6", 0 0, L_0x7f575be671c8;  1 drivers
v0x5589db11c8a0_0 .net *"_s7", 1 0, L_0x5589db121720;  1 drivers
v0x5589db11c980_0 .net "a", 0 0, L_0x5589db121c70;  1 drivers
v0x5589db11cad0_0 .net "b", 0 0, L_0x5589db121d60;  1 drivers
v0x5589db11cb90_0 .net "c_in", 0 0, L_0x5589db120a80;  alias, 1 drivers
v0x5589db11cc30_0 .net "c_out", 0 0, L_0x5589db121540;  1 drivers
v0x5589db11ccd0_0 .net "sum", 0 0, L_0x5589db1214a0;  alias, 1 drivers
L_0x5589db1214a0 .part L_0x5589db121b80, 1, 1;
L_0x5589db121540 .part L_0x5589db121b80, 0, 1;
L_0x5589db121630 .concat [ 1 1 0 0], L_0x5589db121c70, L_0x7f575be671c8;
L_0x5589db121720 .concat [ 1 1 0 0], L_0x5589db121d60, L_0x7f575be67210;
L_0x5589db121840 .arith/sum 2, L_0x5589db121630, L_0x5589db121720;
L_0x5589db121980 .concat [ 1 1 0 0], L_0x5589db120a80, L_0x7f575be67258;
L_0x5589db121b80 .arith/sum 2, L_0x5589db121840, L_0x5589db121980;
S_0x5589db11ce60 .scope module, "fa_4" "fa" 8 6, 9 1 0, S_0x5589db11a240;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f575be672e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11d060_0 .net *"_s10", 0 0, L_0x7f575be672e8;  1 drivers
v0x5589db11d160_0 .net *"_s11", 1 0, L_0x5589db122200;  1 drivers
v0x5589db11d240_0 .net *"_s13", 1 0, L_0x5589db122340;  1 drivers
L_0x7f575be67330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11d330_0 .net *"_s16", 0 0, L_0x7f575be67330;  1 drivers
v0x5589db11d410_0 .net *"_s17", 1 0, L_0x5589db1224b0;  1 drivers
v0x5589db11d540_0 .net *"_s3", 1 0, L_0x5589db122020;  1 drivers
L_0x7f575be672a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589db11d620_0 .net *"_s6", 0 0, L_0x7f575be672a0;  1 drivers
v0x5589db11d700_0 .net *"_s7", 1 0, L_0x5589db122110;  1 drivers
v0x5589db11d7e0_0 .net "a", 0 0, L_0x5589db122820;  1 drivers
v0x5589db11d930_0 .net "b", 0 0, L_0x5589db122960;  1 drivers
v0x5589db11d9f0_0 .net "c_in", 0 0, L_0x5589db1214a0;  alias, 1 drivers
v0x5589db11da90_0 .net "c_out", 0 0, L_0x5589db121f30;  1 drivers
v0x5589db11db30_0 .net "sum", 0 0, L_0x5589db121e90;  alias, 1 drivers
L_0x5589db121e90 .part L_0x5589db1224b0, 1, 1;
L_0x5589db121f30 .part L_0x5589db1224b0, 0, 1;
L_0x5589db122020 .concat [ 1 1 0 0], L_0x5589db122820, L_0x7f575be672a0;
L_0x5589db122110 .concat [ 1 1 0 0], L_0x5589db122960, L_0x7f575be672e8;
L_0x5589db122200 .arith/sum 2, L_0x5589db122020, L_0x5589db122110;
L_0x5589db122340 .concat [ 1 1 0 0], L_0x5589db1214a0, L_0x7f575be67330;
L_0x5589db1224b0 .arith/sum 2, L_0x5589db122200, L_0x5589db122340;
    .scope S_0x5589db1159e0;
T_1 ;
    %wait E_0x5589db0ca0d0;
    %load/vec4 v0x5589db115cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589db1160f0_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x5589db115dc0_0;
    %store/vec4 v0x5589db1160f0_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x5589db115e80_0;
    %store/vec4 v0x5589db1160f0_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5589db115f20_0;
    %store/vec4 v0x5589db1160f0_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x5589db115fe0_0;
    %store/vec4 v0x5589db1160f0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5589db116b60;
T_2 ;
    %wait E_0x5589db0f99b0;
    %load/vec4 v0x5589db116e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589db117280_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x5589db116f50_0;
    %store/vec4 v0x5589db117280_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5589db117010_0;
    %store/vec4 v0x5589db117280_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5589db1170b0_0;
    %store/vec4 v0x5589db117280_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5589db117170_0;
    %store/vec4 v0x5589db117280_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5589db117d50;
T_3 ;
    %wait E_0x5589db117fc0;
    %load/vec4 v0x5589db118030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589db118420_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x5589db118110_0;
    %store/vec4 v0x5589db118420_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x5589db1181d0_0;
    %store/vec4 v0x5589db118420_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x5589db1182a0_0;
    %store/vec4 v0x5589db118420_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x5589db118360_0;
    %store/vec4 v0x5589db118420_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5589db118ec0;
T_4 ;
    %wait E_0x5589db119130;
    %load/vec4 v0x5589db1191c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589db119600_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5589db1192a0_0;
    %store/vec4 v0x5589db119600_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5589db119360_0;
    %store/vec4 v0x5589db119600_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5589db119430_0;
    %store/vec4 v0x5589db119600_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5589db1194f0_0;
    %store/vec4 v0x5589db119600_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5589db114ca0;
T_5 ;
    %wait E_0x5589db0c9f60;
    %load/vec4 v0x5589db11e4c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5589db11edc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x5589db11e3c0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x5589db11ee60_0, 0, 4;
    %load/vec4 v0x5589db11e4c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5589db11e4c0_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0x5589db11edc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x5589db11e580_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x5589db11e3c0_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v0x5589db11ef40_0, 0, 4;
    %load/vec4 v0x5589db11edc0_0;
    %inv;
    %load/vec4 v0x5589db11e4c0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x5589db11edc0_0;
    %inv;
    %load/vec4 v0x5589db11e4c0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %store/vec4 v0x5589db11ed20_0, 0, 1;
    %load/vec4 v0x5589db11e4c0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x5589db11e4c0_0;
    %parti/s 1, 0, 2;
    %or;
    %store/vec4 v0x5589db11e640_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5589db114ca0;
T_6 ;
    %wait E_0x5589db0c4c70;
    %load/vec4 v0x5589db11edc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5589db11f0a0_0;
    %cassign/vec4 v0x5589db11ea30_0;
    %cassign/link v0x5589db11ea30_0, v0x5589db11f0a0_0;
    %load/vec4 v0x5589db11e950_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x5589db11f280_0, 0, 1;
    %load/vec4 v0x5589db11ea30_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589db11f400_0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589db11f400_0;
T_6.3 ;
    %load/vec4 v0x5589db11f000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589db11ec60_0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589db11ec60_0;
T_6.5 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5589db11f140_0;
    %cassign/vec4 v0x5589db11ea30_0;
    %cassign/link v0x5589db11ea30_0, v0x5589db11f140_0;
    %pushi/vec4 1, 1, 1;
    %cassign/vec4 v0x5589db11f280_0;
    %load/vec4 v0x5589db11ea30_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589db11f400_0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5589db11f400_0;
T_6.7 ;
    %load/vec4 v0x5589db11f000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5589db11ec60_0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 1, 1;
    %cassign/vec4 v0x5589db11ec60_0;
T_6.9 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5589db0f3330;
T_7 ;
    %vpi_call 2 15 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %vpi_call 2 17 "$monitor", "tiempo=%0d A=%b B=%b L=%b Op=%b R=%b, Z=%b, C=%b, S=%b", $time, v0x5589db11f710_0, v0x5589db11f7d0_0, v0x5589db11fae0_0, v0x5589db11f8d0_0, v0x5589db11f970_0, v0x5589db11fc80_0, v0x5589db11fa10_0, v0x5589db11fbb0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589db11f610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589db11fae0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589db11f8d0_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589db11f710_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589db11f7d0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_7.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.7, 5;
    %jmp/1 T_7.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x5589db0f2f50;
    %join;
    %load/vec4 v0x5589db11f7d0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5589db11f7d0_0, 0, 4;
    %jmp T_7.6;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5589db11f710_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5589db11f710_0, 0, 4;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5589db11f8d0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5589db11f8d0_0, 0, 2;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %load/vec4 v0x5589db11fae0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x5589db11fae0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %vpi_call 2 41 "$display", "Encontradas %d operaciones erroneas", v0x5589db11f610_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu1.v";
    "compl1.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
    "sum4.v";
    "fa.v";
