// Seed: 1366416978
module module_0;
  assign id_0 = id_0;
  logic id_1;
  logic id_2;
endmodule
module module_1 (
    id_1
);
  inout id_1;
  tri id_1;
  type_6(
      id_2, 1, id_3
  ); type_7(
      id_1[1], 1, ~|1 & (id_2)
  );
  logic id_4;
endmodule
