// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _computeHistogram0_HH_
#define _computeHistogram0_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "computeHistogram0bkb.h"
#include "computeHistogram0cud.h"
#include "computeHistogram0dEe.h"
#include "computeHistogram0eOg.h"

namespace ap_rtl {

struct computeHistogram0 : public sc_module {
    // Port declarations 126
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<7> > descriptor_V_address0;
    sc_out< sc_logic > descriptor_V_ce0;
    sc_out< sc_logic > descriptor_V_we0;
    sc_out< sc_lv<15> > descriptor_V_d0;
    sc_in< sc_lv<15> > descriptor_V_q0;
    sc_out< sc_lv<7> > descriptor_V_address1;
    sc_out< sc_logic > descriptor_V_ce1;
    sc_out< sc_logic > descriptor_V_we1;
    sc_out< sc_lv<15> > descriptor_V_d1;
    sc_out< sc_lv<6> > image_buffer_0_address0;
    sc_out< sc_logic > image_buffer_0_ce0;
    sc_in< sc_lv<8> > image_buffer_0_q0;
    sc_out< sc_lv<6> > image_buffer_1_address0;
    sc_out< sc_logic > image_buffer_1_ce0;
    sc_in< sc_lv<8> > image_buffer_1_q0;
    sc_out< sc_lv<6> > image_buffer_1_address1;
    sc_out< sc_logic > image_buffer_1_ce1;
    sc_in< sc_lv<8> > image_buffer_1_q1;
    sc_out< sc_lv<6> > image_buffer_2_address0;
    sc_out< sc_logic > image_buffer_2_ce0;
    sc_in< sc_lv<8> > image_buffer_2_q0;
    sc_out< sc_lv<6> > image_buffer_2_address1;
    sc_out< sc_logic > image_buffer_2_ce1;
    sc_in< sc_lv<8> > image_buffer_2_q1;
    sc_out< sc_lv<6> > image_buffer_3_address0;
    sc_out< sc_logic > image_buffer_3_ce0;
    sc_in< sc_lv<8> > image_buffer_3_q0;
    sc_out< sc_lv<6> > image_buffer_3_address1;
    sc_out< sc_logic > image_buffer_3_ce1;
    sc_in< sc_lv<8> > image_buffer_3_q1;
    sc_out< sc_lv<6> > image_buffer_4_address0;
    sc_out< sc_logic > image_buffer_4_ce0;
    sc_in< sc_lv<8> > image_buffer_4_q0;
    sc_out< sc_lv<6> > image_buffer_4_address1;
    sc_out< sc_logic > image_buffer_4_ce1;
    sc_in< sc_lv<8> > image_buffer_4_q1;
    sc_out< sc_lv<6> > image_buffer_5_address0;
    sc_out< sc_logic > image_buffer_5_ce0;
    sc_in< sc_lv<8> > image_buffer_5_q0;
    sc_out< sc_lv<6> > image_buffer_5_address1;
    sc_out< sc_logic > image_buffer_5_ce1;
    sc_in< sc_lv<8> > image_buffer_5_q1;
    sc_out< sc_lv<6> > image_buffer_6_address0;
    sc_out< sc_logic > image_buffer_6_ce0;
    sc_in< sc_lv<8> > image_buffer_6_q0;
    sc_out< sc_lv<6> > image_buffer_6_address1;
    sc_out< sc_logic > image_buffer_6_ce1;
    sc_in< sc_lv<8> > image_buffer_6_q1;
    sc_out< sc_lv<6> > image_buffer_7_address0;
    sc_out< sc_logic > image_buffer_7_ce0;
    sc_in< sc_lv<8> > image_buffer_7_q0;
    sc_out< sc_lv<6> > image_buffer_7_address1;
    sc_out< sc_logic > image_buffer_7_ce1;
    sc_in< sc_lv<8> > image_buffer_7_q1;
    sc_out< sc_lv<6> > image_buffer_8_address0;
    sc_out< sc_logic > image_buffer_8_ce0;
    sc_in< sc_lv<8> > image_buffer_8_q0;
    sc_out< sc_lv<6> > image_buffer_8_address1;
    sc_out< sc_logic > image_buffer_8_ce1;
    sc_in< sc_lv<8> > image_buffer_8_q1;
    sc_out< sc_lv<6> > image_buffer_9_address0;
    sc_out< sc_logic > image_buffer_9_ce0;
    sc_in< sc_lv<8> > image_buffer_9_q0;
    sc_out< sc_lv<6> > image_buffer_9_address1;
    sc_out< sc_logic > image_buffer_9_ce1;
    sc_in< sc_lv<8> > image_buffer_9_q1;
    sc_out< sc_lv<6> > image_buffer_10_address0;
    sc_out< sc_logic > image_buffer_10_ce0;
    sc_in< sc_lv<8> > image_buffer_10_q0;
    sc_out< sc_lv<6> > image_buffer_10_address1;
    sc_out< sc_logic > image_buffer_10_ce1;
    sc_in< sc_lv<8> > image_buffer_10_q1;
    sc_out< sc_lv<6> > image_buffer_11_address0;
    sc_out< sc_logic > image_buffer_11_ce0;
    sc_in< sc_lv<8> > image_buffer_11_q0;
    sc_out< sc_lv<6> > image_buffer_11_address1;
    sc_out< sc_logic > image_buffer_11_ce1;
    sc_in< sc_lv<8> > image_buffer_11_q1;
    sc_out< sc_lv<6> > image_buffer_12_address0;
    sc_out< sc_logic > image_buffer_12_ce0;
    sc_in< sc_lv<8> > image_buffer_12_q0;
    sc_out< sc_lv<6> > image_buffer_12_address1;
    sc_out< sc_logic > image_buffer_12_ce1;
    sc_in< sc_lv<8> > image_buffer_12_q1;
    sc_out< sc_lv<6> > image_buffer_13_address0;
    sc_out< sc_logic > image_buffer_13_ce0;
    sc_in< sc_lv<8> > image_buffer_13_q0;
    sc_out< sc_lv<6> > image_buffer_13_address1;
    sc_out< sc_logic > image_buffer_13_ce1;
    sc_in< sc_lv<8> > image_buffer_13_q1;
    sc_out< sc_lv<6> > image_buffer_14_address0;
    sc_out< sc_logic > image_buffer_14_ce0;
    sc_in< sc_lv<8> > image_buffer_14_q0;
    sc_out< sc_lv<6> > image_buffer_14_address1;
    sc_out< sc_logic > image_buffer_14_ce1;
    sc_in< sc_lv<8> > image_buffer_14_q1;
    sc_out< sc_lv<6> > image_buffer_15_address0;
    sc_out< sc_logic > image_buffer_15_ce0;
    sc_in< sc_lv<8> > image_buffer_15_q0;
    sc_out< sc_lv<6> > image_buffer_15_address1;
    sc_out< sc_logic > image_buffer_15_ce1;
    sc_in< sc_lv<8> > image_buffer_15_q1;
    sc_out< sc_lv<6> > image_buffer_16_address0;
    sc_out< sc_logic > image_buffer_16_ce0;
    sc_in< sc_lv<8> > image_buffer_16_q0;
    sc_out< sc_lv<6> > image_buffer_16_address1;
    sc_out< sc_logic > image_buffer_16_ce1;
    sc_in< sc_lv<8> > image_buffer_16_q1;
    sc_out< sc_lv<6> > image_buffer_17_address0;
    sc_out< sc_logic > image_buffer_17_ce0;
    sc_in< sc_lv<8> > image_buffer_17_q0;
    sc_out< sc_lv<1> > sum_address0;
    sc_out< sc_logic > sum_ce0;
    sc_out< sc_logic > sum_we0;
    sc_out< sc_lv<32> > sum_d0;
    sc_in< sc_lv<32> > sum_q0;
    sc_out< sc_lv<1> > sum_address1;
    sc_out< sc_logic > sum_ce1;
    sc_out< sc_logic > sum_we1;
    sc_out< sc_lv<32> > sum_d1;


    // Module declarations
    computeHistogram0(sc_module_name name);
    SC_HAS_PROCESS(computeHistogram0);

    ~computeHistogram0();

    sc_trace_file* mVcdFile;

    computeHistogram0bkb* lut0_U;
    computeHistogram0cud* lut1_U;
    computeHistogram0dEe* lut2_U;
    computeHistogram0eOg* lut3_U;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > lut0_address0;
    sc_signal< sc_logic > lut0_ce0;
    sc_signal< sc_lv<7> > lut0_q0;
    sc_signal< sc_lv<8> > lut1_address0;
    sc_signal< sc_logic > lut1_ce0;
    sc_signal< sc_lv<8> > lut1_q0;
    sc_signal< sc_lv<8> > lut2_address0;
    sc_signal< sc_logic > lut2_ce0;
    sc_signal< sc_lv<9> > lut2_q0;
    sc_signal< sc_lv<8> > lut3_address0;
    sc_signal< sc_logic > lut3_ce0;
    sc_signal< sc_lv<11> > lut3_q0;
    sc_signal< sc_lv<9> > indvar_flatten2_reg_859;
    sc_signal< sc_lv<9> > indvar_flatten_reg_870;
    sc_signal< sc_lv<2> > bX_reg_881;
    sc_signal< sc_lv<5> > y_reg_892;
    sc_signal< sc_lv<5> > x_reg_903;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<5> > y_mid2_reg_1943;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943;
    sc_signal< sc_lv<8> > grp_fu_1110_p3;
    sc_signal< sc_lv<8> > reg_1232;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > tmp_98_fu_1641_p3;
    sc_signal< sc_lv<1> > or_cond_fu_1661_p2;
    sc_signal< sc_lv<7> > i_6_fu_1242_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond6_fu_1253_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_lv<2> > i_7_fu_1259_p2;
    sc_signal< sc_lv<1> > exitcond_flatten3_fu_1270_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895;
    sc_signal< sc_lv<9> > indvar_flatten_next2_fu_1276_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1282_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1904;
    sc_signal< sc_lv<9> > indvar_flatten_next_fu_1294_p3;
    sc_signal< sc_lv<2> > blkPosX_mid2_v_v_fu_1348_p3;
    sc_signal< sc_lv<2> > blkPosX_mid2_v_v_reg_1919;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > tmp_82_fu_1355_p1;
    sc_signal< sc_lv<1> > tmp_82_reg_1924;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_tmp_82_reg_1924;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_tmp_82_reg_1924;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_tmp_82_reg_1924;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_tmp_82_reg_1924;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_tmp_82_reg_1924;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924;
    sc_signal< sc_lv<5> > x_mid2_fu_1403_p3;
    sc_signal< sc_lv<5> > x_mid2_reg_1931;
    sc_signal< sc_lv<2> > y_offset_cast_mid2_fu_1421_p3;
    sc_signal< sc_lv<2> > y_offset_cast_mid2_reg_1938;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter2_y_offset_cast_mid2_reg_1938;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter3_y_offset_cast_mid2_reg_1938;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter4_y_offset_cast_mid2_reg_1938;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter5_y_offset_cast_mid2_reg_1938;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter6_y_offset_cast_mid2_reg_1938;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter7_y_offset_cast_mid2_reg_1938;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter8_y_offset_cast_mid2_reg_1938;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938;
    sc_signal< sc_lv<5> > y_mid2_fu_1453_p3;
    sc_signal< sc_lv<1> > tmp_113_reg_1948;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_tmp_113_reg_1948;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_tmp_113_reg_1948;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_tmp_113_reg_1948;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_tmp_113_reg_1948;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_tmp_113_reg_1948;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_tmp_113_reg_1948;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_tmp_113_reg_1948;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948;
    sc_signal< sc_lv<1> > sum_addr_2_reg_1953;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_sum_addr_2_reg_1953;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_sum_addr_2_reg_1953;
    sc_signal< sc_lv<5> > x_2_fu_1469_p2;
    sc_signal< sc_lv<1> > tmp_111_reg_2214;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_tmp_111_reg_2214;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_tmp_111_reg_2214;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_tmp_111_reg_2214;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_tmp_111_reg_2214;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_tmp_111_reg_2214;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_tmp_111_reg_2214;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214;
    sc_signal< sc_lv<8> > tmp_95_fu_1621_p1;
    sc_signal< sc_lv<8> > tmp_95_reg_2310;
    sc_signal< sc_lv<8> > ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310;
    sc_signal< sc_lv<10> > tmp_96_fu_1629_p2;
    sc_signal< sc_lv<10> > tmp_96_reg_2317;
    sc_signal< sc_lv<1> > tmp_98_reg_2324;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324;
    sc_signal< sc_lv<1> > or_cond_reg_2328;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_or_cond_reg_2328;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_or_cond_reg_2328;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_or_cond_reg_2328;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_or_cond_reg_2328;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_or_cond_reg_2328;
    sc_signal< sc_lv<1> > grp_fu_1095_p2;
    sc_signal< sc_lv<1> > abscond7_reg_2332;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_abscond7_reg_2332;
    sc_signal< sc_lv<1> > abscond5_reg_2337;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_abscond5_reg_2337;
    sc_signal< sc_lv<10> > mag_fu_1677_p3;
    sc_signal< sc_lv<10> > mag_reg_2342;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter6_mag_reg_2342;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter7_mag_reg_2342;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter8_mag_reg_2342;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter9_mag_reg_2342;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter10_mag_reg_2342;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter11_mag_reg_2342;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp0_iter12_mag_reg_2342;
    sc_signal< sc_lv<64> > tmp_103_fu_1684_p1;
    sc_signal< sc_lv<64> > tmp_103_reg_2348;
    sc_signal< sc_lv<64> > ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348;
    sc_signal< sc_lv<64> > ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348;
    sc_signal< sc_lv<64> > tmp_101_fu_1689_p1;
    sc_signal< sc_lv<64> > tmp_101_reg_2360;
    sc_signal< sc_lv<64> > ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360;
    sc_signal< sc_lv<64> > ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360;
    sc_signal< sc_lv<32> > sum_load_reg_2372;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<8> > abs5_fu_1697_p3;
    sc_signal< sc_lv<8> > abs5_reg_2377;
    sc_signal< sc_lv<8> > ap_pipeline_reg_pp0_iter7_abs5_reg_2377;
    sc_signal< sc_lv<8> > ap_pipeline_reg_pp0_iter8_abs5_reg_2377;
    sc_signal< sc_lv<1> > tmp_104_fu_1707_p2;
    sc_signal< sc_lv<1> > tmp_104_reg_2384;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384;
    sc_signal< sc_lv<8> > abs_fu_1713_p3;
    sc_signal< sc_lv<8> > abs_reg_2393;
    sc_signal< sc_lv<8> > ap_pipeline_reg_pp0_iter7_abs_reg_2393;
    sc_signal< sc_lv<8> > ap_pipeline_reg_pp0_iter8_abs_reg_2393;
    sc_signal< sc_lv<1> > tmp_102_fu_1723_p2;
    sc_signal< sc_lv<1> > tmp_102_reg_2400;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400;
    sc_signal< sc_lv<1> > tmp_106_fu_1735_p2;
    sc_signal< sc_lv<1> > tmp_106_reg_2409;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409;
    sc_signal< sc_lv<1> > tmp_105_fu_1740_p2;
    sc_signal< sc_lv<1> > tmp_105_reg_2418;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418;
    sc_signal< sc_lv<1> > tmp_108_fu_1748_p2;
    sc_signal< sc_lv<1> > tmp_108_reg_2427;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427;
    sc_signal< sc_lv<1> > tmp_107_fu_1757_p2;
    sc_signal< sc_lv<1> > tmp_107_reg_2436;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436;
    sc_signal< sc_lv<1> > tmp_110_fu_1766_p2;
    sc_signal< sc_lv<1> > tmp_110_reg_2445;
    sc_signal< sc_lv<1> > tmp_109_fu_1775_p2;
    sc_signal< sc_lv<1> > tmp_109_reg_2450;
    sc_signal< sc_lv<4> > bin_index_4_fu_1781_p3;
    sc_signal< sc_lv<4> > bin_index_cast_cast_fu_1788_p3;
    sc_signal< sc_lv<7> > tmp_115_fu_1859_p2;
    sc_signal< sc_lv<7> > tmp_115_reg_2465;
    sc_signal< sc_lv<7> > descriptor_V_addr_2_reg_2470;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470;
    sc_signal< sc_lv<15> > tmp_118_fu_1872_p2;
    sc_signal< sc_lv<15> > tmp_118_reg_2476;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<7> > i_reg_837;
    sc_signal< sc_lv<1> > tmp_fu_1236_p2;
    sc_signal< sc_lv<2> > i1_reg_848;
    sc_signal< sc_lv<2> > bX_phi_fu_885_p4;
    sc_signal< sc_lv<5> > y_phi_fu_896_p4;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter3_image_buffer_load_ph_reg_914;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter3_image_buffer_load_4_s_reg_951;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter3_image_buffer_load_5_s_reg_988;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter3_image_buffer_load_6_s_reg_1025;
    sc_signal< sc_lv<8> > ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025;
    sc_signal< sc_lv<4> > ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062;
    sc_signal< sc_lv<4> > ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062;
    sc_signal< sc_lv<4> > ap_phi_precharge_reg_pp0_iter7_bin_index_8_reg_1062;
    sc_signal< sc_lv<4> > ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062;
    sc_signal< sc_lv<4> > ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062;
    sc_signal< sc_lv<64> > tmp_s_fu_1248_p1;
    sc_signal< sc_lv<64> > tmp_87_fu_1265_p1;
    sc_signal< sc_lv<64> > tmp_92_mid2_fu_1359_p1;
    sc_signal< sc_lv<64> > tmp_90_fu_1501_p1;
    sc_signal< sc_lv<64> > tmp_92_fu_1526_p1;
    sc_signal< sc_lv<64> > tmp_94_fu_1552_p1;
    sc_signal< sc_lv<64> > tmp_116_fu_1865_p1;
    sc_signal< sc_lv<9> > Gy_fu_1614_p2;
    sc_signal< sc_lv<8> > tmp_86_fu_1596_p1;
    sc_signal< sc_lv<9> > Gx_fu_1589_p2;
    sc_signal< sc_lv<1> > grp_fu_1105_p2;
    sc_signal< sc_lv<8> > grp_fu_1100_p2;
    sc_signal< sc_lv<9> > indvar_flatten_op_fu_1288_p2;
    sc_signal< sc_lv<1> > tmp_81_fu_1312_p3;
    sc_signal< sc_lv<2> > bX_s_fu_1342_p2;
    sc_signal< sc_lv<2> > tmp_80_fu_1302_p4;
    sc_signal< sc_lv<4> > p_shl3_fu_1320_p3;
    sc_signal< sc_lv<1> > tmp_83_fu_1378_p3;
    sc_signal< sc_lv<1> > rev_fu_1386_p2;
    sc_signal< sc_lv<5> > y_mid_fu_1328_p3;
    sc_signal< sc_lv<1> > tmp_94_mid_fu_1392_p2;
    sc_signal< sc_lv<5> > x_mid_fu_1335_p3;
    sc_signal< sc_lv<5> > y_2_dup_fu_1397_p2;
    sc_signal< sc_lv<2> > y_offset_cast_mid_fu_1364_p3;
    sc_signal< sc_lv<2> > tmp_84_fu_1411_p4;
    sc_signal< sc_lv<1> > tmp_85_fu_1429_p3;
    sc_signal< sc_lv<4> > p_shl3_mid_fu_1371_p3;
    sc_signal< sc_lv<4> > p_shl3_mid1_fu_1437_p3;
    sc_signal< sc_lv<4> > p_shl3_mid2_fu_1445_p3;
    sc_signal< sc_lv<5> > blkPosX_mid2_fu_1475_p3;
    sc_signal< sc_lv<5> > tmp_100_cast_mid2_v_fu_1482_p2;
    sc_signal< sc_lv<6> > tmp_100_cast_mid2_fu_1488_p1;
    sc_signal< sc_lv<6> > x_cast_fu_1492_p1;
    sc_signal< sc_lv<6> > tmp_89_fu_1495_p2;
    sc_signal< sc_lv<5> > tmp_91_fu_1521_p2;
    sc_signal< sc_lv<5> > tmp_93_fu_1546_p2;
    sc_signal< sc_lv<9> > tmp_111_cast_fu_1581_p1;
    sc_signal< sc_lv<9> > tmp_114_cast_fu_1585_p1;
    sc_signal< sc_lv<9> > tmp_117_cast_fu_1606_p1;
    sc_signal< sc_lv<9> > tmp_118_cast_fu_1610_p1;
    sc_signal< sc_lv<10> > Gx_cast_fu_1602_p1;
    sc_signal< sc_lv<10> > Gy_cast_fu_1625_p1;
    sc_signal< sc_lv<9> > tmp_97_fu_1635_p2;
    sc_signal< sc_lv<1> > tmp_99_fu_1649_p2;
    sc_signal< sc_lv<1> > tmp_100_fu_1655_p2;
    sc_signal< sc_lv<1> > abscond_fu_1672_p2;
    sc_signal< sc_lv<10> > neg_fu_1667_p2;
    sc_signal< sc_lv<8> > grp_fu_1117_p2;
    sc_signal< sc_lv<8> > lut0_load_1_cast_cas_fu_1703_p1;
    sc_signal< sc_lv<8> > lut0_load_cast_cast_fu_1719_p1;
    sc_signal< sc_lv<32> > mag_cast_fu_1694_p1;
    sc_signal< sc_lv<9> > abs5_cast6_cast_fu_1745_p1;
    sc_signal< sc_lv<9> > abs_cast8_cast_fu_1754_p1;
    sc_signal< sc_lv<11> > abs5_cast7_cast_fu_1763_p1;
    sc_signal< sc_lv<11> > abs_cast9_cast_fu_1772_p1;
    sc_signal< sc_lv<2> > p_shl5_fu_1798_p3;
    sc_signal< sc_lv<3> > p_shl5_cast_fu_1805_p1;
    sc_signal< sc_lv<3> > y_offset_cast_mid2_c_fu_1795_p1;
    sc_signal< sc_lv<3> > tmp2_fu_1809_p2;
    sc_signal< sc_lv<5> > tmp_112_fu_1815_p4;
    sc_signal< sc_lv<4> > tmp_114_fu_1828_p4;
    sc_signal< sc_lv<6> > tmp5_fu_1840_p4;
    sc_signal< sc_lv<7> > tmp5_cast_fu_1849_p1;
    sc_signal< sc_lv<7> > tmp4_cast_fu_1836_p1;
    sc_signal< sc_lv<7> > tmp3_fu_1853_p2;
    sc_signal< sc_lv<7> > tmp1_cast_fu_1824_p1;
    sc_signal< sc_lv<15> > tmp_117_fu_1869_p1;
    sc_signal< sc_lv<1> > ap_CS_fsm_state19;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< bool > ap_condition_1036;
    sc_signal< bool > ap_condition_1057;
    sc_signal< bool > ap_condition_935;
    sc_signal< bool > ap_condition_920;
    sc_signal< bool > ap_condition_328;
    sc_signal< bool > ap_condition_1016;
    sc_signal< bool > ap_condition_1042;
    sc_signal< bool > ap_condition_1025;
    sc_signal< bool > ap_condition_1049;
    sc_signal< bool > ap_condition_1696;
    sc_signal< bool > ap_condition_718;
    sc_signal< bool > ap_condition_729;
    sc_signal< bool > ap_condition_763;
    sc_signal< bool > ap_condition_788;
    sc_signal< bool > ap_condition_809;
    sc_signal< bool > ap_condition_831;
    sc_signal< bool > ap_condition_853;
    sc_signal< bool > ap_condition_877;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<7> ap_const_lv7_48;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_80;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Gx_cast_fu_1602_p1();
    void thread_Gx_fu_1589_p2();
    void thread_Gy_cast_fu_1625_p1();
    void thread_Gy_fu_1614_p2();
    void thread_abs5_cast6_cast_fu_1745_p1();
    void thread_abs5_cast7_cast_fu_1763_p1();
    void thread_abs5_fu_1697_p3();
    void thread_abs_cast8_cast_fu_1754_p1();
    void thread_abs_cast9_cast_fu_1772_p1();
    void thread_abs_fu_1713_p3();
    void thread_abscond_fu_1672_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_condition_1016();
    void thread_ap_condition_1025();
    void thread_ap_condition_1036();
    void thread_ap_condition_1042();
    void thread_ap_condition_1049();
    void thread_ap_condition_1057();
    void thread_ap_condition_1696();
    void thread_ap_condition_328();
    void thread_ap_condition_718();
    void thread_ap_condition_729();
    void thread_ap_condition_763();
    void thread_ap_condition_788();
    void thread_ap_condition_809();
    void thread_ap_condition_831();
    void thread_ap_condition_853();
    void thread_ap_condition_877();
    void thread_ap_condition_920();
    void thread_ap_condition_935();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_precharge_reg_pp0_iter3_image_buffer_load_4_s_reg_951();
    void thread_ap_phi_precharge_reg_pp0_iter3_image_buffer_load_5_s_reg_988();
    void thread_ap_phi_precharge_reg_pp0_iter3_image_buffer_load_6_s_reg_1025();
    void thread_ap_phi_precharge_reg_pp0_iter3_image_buffer_load_ph_reg_914();
    void thread_ap_phi_precharge_reg_pp0_iter7_bin_index_8_reg_1062();
    void thread_ap_ready();
    void thread_bX_phi_fu_885_p4();
    void thread_bX_s_fu_1342_p2();
    void thread_bin_index_4_fu_1781_p3();
    void thread_bin_index_cast_cast_fu_1788_p3();
    void thread_blkPosX_mid2_fu_1475_p3();
    void thread_blkPosX_mid2_v_v_fu_1348_p3();
    void thread_descriptor_V_address0();
    void thread_descriptor_V_address1();
    void thread_descriptor_V_ce0();
    void thread_descriptor_V_ce1();
    void thread_descriptor_V_d0();
    void thread_descriptor_V_d1();
    void thread_descriptor_V_we0();
    void thread_descriptor_V_we1();
    void thread_exitcond6_fu_1253_p2();
    void thread_exitcond_flatten3_fu_1270_p2();
    void thread_exitcond_flatten_fu_1282_p2();
    void thread_grp_fu_1095_p2();
    void thread_grp_fu_1100_p2();
    void thread_grp_fu_1105_p2();
    void thread_grp_fu_1110_p3();
    void thread_grp_fu_1117_p2();
    void thread_i_6_fu_1242_p2();
    void thread_i_7_fu_1259_p2();
    void thread_image_buffer_0_address0();
    void thread_image_buffer_0_ce0();
    void thread_image_buffer_10_address0();
    void thread_image_buffer_10_address1();
    void thread_image_buffer_10_ce0();
    void thread_image_buffer_10_ce1();
    void thread_image_buffer_11_address0();
    void thread_image_buffer_11_address1();
    void thread_image_buffer_11_ce0();
    void thread_image_buffer_11_ce1();
    void thread_image_buffer_12_address0();
    void thread_image_buffer_12_address1();
    void thread_image_buffer_12_ce0();
    void thread_image_buffer_12_ce1();
    void thread_image_buffer_13_address0();
    void thread_image_buffer_13_address1();
    void thread_image_buffer_13_ce0();
    void thread_image_buffer_13_ce1();
    void thread_image_buffer_14_address0();
    void thread_image_buffer_14_address1();
    void thread_image_buffer_14_ce0();
    void thread_image_buffer_14_ce1();
    void thread_image_buffer_15_address0();
    void thread_image_buffer_15_address1();
    void thread_image_buffer_15_ce0();
    void thread_image_buffer_15_ce1();
    void thread_image_buffer_16_address0();
    void thread_image_buffer_16_address1();
    void thread_image_buffer_16_ce0();
    void thread_image_buffer_16_ce1();
    void thread_image_buffer_17_address0();
    void thread_image_buffer_17_ce0();
    void thread_image_buffer_1_address0();
    void thread_image_buffer_1_address1();
    void thread_image_buffer_1_ce0();
    void thread_image_buffer_1_ce1();
    void thread_image_buffer_2_address0();
    void thread_image_buffer_2_address1();
    void thread_image_buffer_2_ce0();
    void thread_image_buffer_2_ce1();
    void thread_image_buffer_3_address0();
    void thread_image_buffer_3_address1();
    void thread_image_buffer_3_ce0();
    void thread_image_buffer_3_ce1();
    void thread_image_buffer_4_address0();
    void thread_image_buffer_4_address1();
    void thread_image_buffer_4_ce0();
    void thread_image_buffer_4_ce1();
    void thread_image_buffer_5_address0();
    void thread_image_buffer_5_address1();
    void thread_image_buffer_5_ce0();
    void thread_image_buffer_5_ce1();
    void thread_image_buffer_6_address0();
    void thread_image_buffer_6_address1();
    void thread_image_buffer_6_ce0();
    void thread_image_buffer_6_ce1();
    void thread_image_buffer_7_address0();
    void thread_image_buffer_7_address1();
    void thread_image_buffer_7_ce0();
    void thread_image_buffer_7_ce1();
    void thread_image_buffer_8_address0();
    void thread_image_buffer_8_address1();
    void thread_image_buffer_8_ce0();
    void thread_image_buffer_8_ce1();
    void thread_image_buffer_9_address0();
    void thread_image_buffer_9_address1();
    void thread_image_buffer_9_ce0();
    void thread_image_buffer_9_ce1();
    void thread_indvar_flatten_next2_fu_1276_p2();
    void thread_indvar_flatten_next_fu_1294_p3();
    void thread_indvar_flatten_op_fu_1288_p2();
    void thread_lut0_address0();
    void thread_lut0_ce0();
    void thread_lut0_load_1_cast_cas_fu_1703_p1();
    void thread_lut0_load_cast_cast_fu_1719_p1();
    void thread_lut1_address0();
    void thread_lut1_ce0();
    void thread_lut2_address0();
    void thread_lut2_ce0();
    void thread_lut3_address0();
    void thread_lut3_ce0();
    void thread_mag_cast_fu_1694_p1();
    void thread_mag_fu_1677_p3();
    void thread_neg_fu_1667_p2();
    void thread_or_cond_fu_1661_p2();
    void thread_p_shl3_fu_1320_p3();
    void thread_p_shl3_mid1_fu_1437_p3();
    void thread_p_shl3_mid2_fu_1445_p3();
    void thread_p_shl3_mid_fu_1371_p3();
    void thread_p_shl5_cast_fu_1805_p1();
    void thread_p_shl5_fu_1798_p3();
    void thread_rev_fu_1386_p2();
    void thread_sum_address0();
    void thread_sum_address1();
    void thread_sum_ce0();
    void thread_sum_ce1();
    void thread_sum_d0();
    void thread_sum_d1();
    void thread_sum_we0();
    void thread_sum_we1();
    void thread_tmp1_cast_fu_1824_p1();
    void thread_tmp2_fu_1809_p2();
    void thread_tmp3_fu_1853_p2();
    void thread_tmp4_cast_fu_1836_p1();
    void thread_tmp5_cast_fu_1849_p1();
    void thread_tmp5_fu_1840_p4();
    void thread_tmp_100_cast_mid2_fu_1488_p1();
    void thread_tmp_100_cast_mid2_v_fu_1482_p2();
    void thread_tmp_100_fu_1655_p2();
    void thread_tmp_101_fu_1689_p1();
    void thread_tmp_102_fu_1723_p2();
    void thread_tmp_103_fu_1684_p1();
    void thread_tmp_104_fu_1707_p2();
    void thread_tmp_105_fu_1740_p2();
    void thread_tmp_106_fu_1735_p2();
    void thread_tmp_107_fu_1757_p2();
    void thread_tmp_108_fu_1748_p2();
    void thread_tmp_109_fu_1775_p2();
    void thread_tmp_110_fu_1766_p2();
    void thread_tmp_111_cast_fu_1581_p1();
    void thread_tmp_112_fu_1815_p4();
    void thread_tmp_114_cast_fu_1585_p1();
    void thread_tmp_114_fu_1828_p4();
    void thread_tmp_115_fu_1859_p2();
    void thread_tmp_116_fu_1865_p1();
    void thread_tmp_117_cast_fu_1606_p1();
    void thread_tmp_117_fu_1869_p1();
    void thread_tmp_118_cast_fu_1610_p1();
    void thread_tmp_118_fu_1872_p2();
    void thread_tmp_80_fu_1302_p4();
    void thread_tmp_81_fu_1312_p3();
    void thread_tmp_82_fu_1355_p1();
    void thread_tmp_83_fu_1378_p3();
    void thread_tmp_84_fu_1411_p4();
    void thread_tmp_85_fu_1429_p3();
    void thread_tmp_86_fu_1596_p1();
    void thread_tmp_87_fu_1265_p1();
    void thread_tmp_89_fu_1495_p2();
    void thread_tmp_90_fu_1501_p1();
    void thread_tmp_91_fu_1521_p2();
    void thread_tmp_92_fu_1526_p1();
    void thread_tmp_92_mid2_fu_1359_p1();
    void thread_tmp_93_fu_1546_p2();
    void thread_tmp_94_fu_1552_p1();
    void thread_tmp_94_mid_fu_1392_p2();
    void thread_tmp_95_fu_1621_p1();
    void thread_tmp_96_fu_1629_p2();
    void thread_tmp_97_fu_1635_p2();
    void thread_tmp_98_fu_1641_p3();
    void thread_tmp_99_fu_1649_p2();
    void thread_tmp_fu_1236_p2();
    void thread_tmp_s_fu_1248_p1();
    void thread_x_2_fu_1469_p2();
    void thread_x_cast_fu_1492_p1();
    void thread_x_mid2_fu_1403_p3();
    void thread_x_mid_fu_1335_p3();
    void thread_y_2_dup_fu_1397_p2();
    void thread_y_mid2_fu_1453_p3();
    void thread_y_mid_fu_1328_p3();
    void thread_y_offset_cast_mid2_c_fu_1795_p1();
    void thread_y_offset_cast_mid2_fu_1421_p3();
    void thread_y_offset_cast_mid_fu_1364_p3();
    void thread_y_phi_fu_896_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
