-- SMV description generated by Yosys 0.44 (git sha1 80ba43d26, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
MODULE main
  IVAR
    _clk : unsigned word[1]; -- clk
    _rstn : unsigned word[1]; -- rstn
  VAR
    _counter : unsigned word[2]; -- \counter
    _previous : unsigned word[2]; -- \previous
  DEFINE
    _$add$counter#sv#13$3_Y := resize(_counter, 2) + resize(0ub1_1, 2);
    _$eq$counter#sv#17$4_Y := resize(word1((_counter = 0ub2_0)), 1);
    _$ge$counter#sv#17$5_Y := resize(word1(resize(_counter, 2) >= resize(_previous, 2)), 1);
    _$auto$rtlil#cc#2485#Not$19 := !resize(_$ge$counter#sv#17$5_Y, 1);
    _$logic_or$counter#sv#17$6_Y := resize(word1((_$eq$counter#sv#17$4_Y != 0ub1_0) | (_$ge$counter#sv#17$5_Y != 0ub1_0)), 1);
    _$auto$rtlil#cc#2485#Not$24 := !resize(_$logic_or$counter#sv#17$6_Y, 1);
    _$0#counter#1#0# := bool(_rstn) ? _$add$counter#sv#13$3_Y : 0ub2_00;
    _$0#previous#1#0# := bool(_rstn) ? _counter : 0ub2_00;
    _$auto$rtlil#cc#2515#And$21 := resize(_$auto$rtlil#cc#2485#Not$19, 1) & resize(0ub1_1, 1);
    _$auto$rtlil#cc#2515#And$26 := resize(_$auto$rtlil#cc#2485#Not$24, 1) & resize(0ub1_1, 1);
  ASSIGN
    init(_counter) := 0ub2_00;
    init(_previous) := 0ub2_00;
    next(_counter) := _$0#counter#1#0#;
    next(_previous) := _$0#previous#1#0#;
  INVARSPEC !bool(0ub1_1) | bool(_$logic_or$counter#sv#17$6_Y);
  INVARSPEC !bool(0ub1_1) | bool(_$ge$counter#sv#17$5_Y);
-- end of yosys output
