SmartVHDL 1.3.1 Changelog:

## Enhancement ##
  - Alignment:
    * Support for entity alignment

## Fix ##
  - Highlight:
    * Add missing functions xx_reduce
    * Hierarchical access with range specifier
    * Handle case of comment inside entity declaration
    * Fix a few userdefined type highlight
  - Module instantiation:
    * Support empty module
    * Fix signal declaration (missing line return)
  - Reference List: work-around linux bug  where definition cannot be split in multiple line
